Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Dec 15 12:29:45 2021
| Host              : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3586)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3586)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/b_start_cdc/syncstages_ff_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/send_terminator_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tvalid_int_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.000    -3053.210                   2995                62350        0.030        0.000                      0                62276        0.582        0.000                       0                 30653  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
aclk                             {0.000 5.000}        10.000          100.000         
clk                              {0.000 5.000}        10.000          100.000         
sysclk_125_clk_p                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 1.250}        2.500           400.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                                  -0.266       -1.068                     10                 3539        0.041        0.000                      0                 3539        4.146        0.000                       0                  1938  
clk                                    6.132        0.000                      0                 1159        0.030        0.000                      0                 1159        4.020        0.000                       0                   461  
sysclk_125_clk_p                                                                                                                                                                   1.600        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        3.066        0.000                      0                46359        0.030        0.000                      0                46359        3.400        0.000                       0                 18598  
  clk_out2_design_1_clk_wiz_0_1       -0.248       -0.278                      2                 7058        0.030        0.000                      0                 7058        0.582        0.000                       0                  9652  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                   38.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  aclk                                -0.169       -0.359                      4                  737        0.032        0.000                      0                  726  
clk_out1_design_1_clk_wiz_0_1  clk                                  3.610        0.000                      0                   92        0.031        0.000                      0                   92  
aclk                           clk_out1_design_1_clk_wiz_0_1        2.800        0.000                      0                  526        1.482        0.000                      0                  515  
clk                            clk_out1_design_1_clk_wiz_0_1        5.955        0.000                      0                  102        1.403        0.000                      0                  102  
clk_out2_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        0.344        0.000                      0                   32        0.030        0.000                      0                   24  
clk_out1_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1       -2.000    -3051.865                   2983                 3216        0.032        0.000                      0                 3172  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  aclk                                 7.983        0.000                      0                    4        0.208        0.000                      0                    4  
**async_default**              clk                            clk                                  8.673        0.000                      0                    7        0.186        0.000                      0                    7  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        4.467        0.000                      0                  680        0.240        0.000                      0                  680  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :           10  Failing Endpoints,  Worst Slack       -0.266ns,  Total Violation       -1.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.979ns  (logic 3.543ns (35.505%)  route 6.436ns (64.495%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.309ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          0.986     7.628    <hidden>
    SLICE_X90Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.699 r  <hidden>
                         net (fo=2, routed)           0.678     8.377    <hidden>
    SLICE_X90Y167        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     8.470 r  <hidden>
                         net (fo=2, routed)           0.493     8.963    <hidden>
    SLICE_X91Y165        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     9.164 r  <hidden>
                         net (fo=4, routed)           0.526     9.690    <hidden>
    SLICE_X92Y164        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     9.877 r  <hidden>
                         net (fo=4, routed)           0.971    10.848    <hidden>
    SLICE_X91Y171        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040    10.888 r  <hidden>
                         net (fo=4, routed)           0.477    11.365    <hidden>
    SLICE_X91Y173        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115    11.480 f  <hidden>
                         net (fo=1, routed)           0.517    11.997    <hidden>
    SLICE_X90Y174        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    12.069 r  <hidden>
                         net (fo=1, routed)           0.022    12.091    <hidden>
    SLICE_X90Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.874    11.874    <hidden>
    SLICE_X90Y174        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.900    
                         clock uncertainty           -0.134    11.766    
    SLICE_X90Y174        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    11.825    <hidden>
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                 -0.266    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.982ns  (logic 3.545ns (35.514%)  route 6.437ns (64.486%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 11.880 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.309ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[7])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=43, routed)          0.947     7.589    <hidden>
    SLICE_X90Y162        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.738 r  <hidden>
                         net (fo=2, routed)           0.517     8.255    <hidden>
    SLICE_X90Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.326 r  <hidden>
                         net (fo=2, routed)           0.635     8.961    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.149 r  <hidden>
                         net (fo=4, routed)           0.765     9.914    <hidden>
    SLICE_X90Y171        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.102 r  <hidden>
                         net (fo=4, routed)           0.503    10.605    <hidden>
    SLICE_X90Y172        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185    10.790 r  <hidden>
                         net (fo=4, routed)           1.304    12.094    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.880    11.880    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.992    
                         clock uncertainty           -0.134    11.858    
    SLICE_X84Y185        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.917    <hidden>
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -12.094    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 3.583ns (35.902%)  route 6.397ns (64.098%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.309ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.153     7.795    <hidden>
    SLICE_X92Y162        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.866 r  <hidden>
                         net (fo=2, routed)           0.670     8.536    <hidden>
    SLICE_X92Y166        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     8.651 r  <hidden>
                         net (fo=2, routed)           0.513     9.164    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     9.357 r  <hidden>
                         net (fo=4, routed)           0.648    10.005    <hidden>
    SLICE_X92Y172        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185    10.190 r  <hidden>
                         net (fo=4, routed)           0.505    10.695    <hidden>
    SLICE_X90Y172        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070    10.765 r  <hidden>
                         net (fo=4, routed)           0.519    11.284    <hidden>
    SLICE_X88Y179        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144    11.428 f  <hidden>
                         net (fo=1, routed)           0.596    12.024    <hidden>
    SLICE_X88Y182        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    12.065 r  <hidden>
                         net (fo=1, routed)           0.027    12.092    <hidden>
    SLICE_X88Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.900    11.900    <hidden>
    SLICE_X88Y182        FDRE                                         r  <hidden>
                         clock pessimism              0.112    12.012    
                         clock uncertainty           -0.134    11.878    
    SLICE_X88Y182        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.937    <hidden>
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 3.228ns (32.416%)  route 6.730ns (67.584%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.309ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          0.986     7.628    <hidden>
    SLICE_X90Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.699 r  <hidden>
                         net (fo=2, routed)           0.678     8.377    <hidden>
    SLICE_X90Y167        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     8.470 r  <hidden>
                         net (fo=2, routed)           0.634     9.104    <hidden>
    SLICE_X91Y170        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.219 r  <hidden>
                         net (fo=4, routed)           0.662     9.881    <hidden>
    SLICE_X92Y172        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.996 r  <hidden>
                         net (fo=4, routed)           0.659    10.655    <hidden>
    SLICE_X90Y173        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070    10.725 r  <hidden>
                         net (fo=4, routed)           1.345    12.070    <hidden>
    SLICE_X85Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.882    11.882    <hidden>
    SLICE_X85Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.994    
                         clock uncertainty           -0.134    11.860    
    SLICE_X85Y185        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    11.920    <hidden>
  -------------------------------------------------------------------
                         required time                         11.920    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.077ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 3.545ns (35.877%)  route 6.336ns (64.123%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.309ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[7])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=43, routed)          0.947     7.589    <hidden>
    SLICE_X90Y162        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.738 r  <hidden>
                         net (fo=2, routed)           0.517     8.255    <hidden>
    SLICE_X90Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.326 r  <hidden>
                         net (fo=2, routed)           0.635     8.961    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.149 r  <hidden>
                         net (fo=4, routed)           0.765     9.914    <hidden>
    SLICE_X90Y171        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.102 r  <hidden>
                         net (fo=4, routed)           0.503    10.605    <hidden>
    SLICE_X90Y172        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185    10.790 r  <hidden>
                         net (fo=4, routed)           1.203    11.993    <hidden>
    SLICE_X83Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.878    11.878    <hidden>
    SLICE_X83Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.990    
                         clock uncertainty           -0.134    11.856    
    SLICE_X83Y185        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    11.916    <hidden>
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 -0.077    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 3.660ns (37.112%)  route 6.202ns (62.888%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.309ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[7])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=43, routed)          0.947     7.589    <hidden>
    SLICE_X90Y162        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.738 r  <hidden>
                         net (fo=2, routed)           0.517     8.255    <hidden>
    SLICE_X90Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.326 r  <hidden>
                         net (fo=2, routed)           0.635     8.961    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.149 r  <hidden>
                         net (fo=4, routed)           0.765     9.914    <hidden>
    SLICE_X90Y171        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.102 r  <hidden>
                         net (fo=4, routed)           0.503    10.605    <hidden>
    SLICE_X90Y172        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185    10.790 r  <hidden>
                         net (fo=4, routed)           1.042    11.832    <hidden>
    SLICE_X83Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    11.947 r  <hidden>
                         net (fo=1, routed)           0.027    11.974    <hidden>
    SLICE_X83Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.868    11.868    <hidden>
    SLICE_X83Y184        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.980    
                         clock uncertainty           -0.134    11.846    
    SLICE_X83Y184        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.905    <hidden>
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 -0.069    

Slack (VIOLATED) :        -0.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 3.389ns (34.631%)  route 6.397ns (65.369%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.309ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.014     7.656    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.788 f  <hidden>
                         net (fo=3, routed)           1.486     9.274    <hidden>
    SLICE_X93Y172        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     9.479 f  <hidden>
                         net (fo=4, routed)           0.551    10.030    <hidden>
    SLICE_X91Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.146 r  <hidden>
                         net (fo=4, routed)           0.537    10.683    <hidden>
    SLICE_X93Y172        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172    10.855 r  <hidden>
                         net (fo=4, routed)           1.043    11.898    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.882    11.882    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.908    
                         clock uncertainty           -0.134    11.774    
    SLICE_X97Y175        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    11.834    <hidden>
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                 -0.064    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 3.343ns (33.908%)  route 6.516ns (66.092%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 11.880 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.309ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          0.986     7.628    <hidden>
    SLICE_X90Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.699 r  <hidden>
                         net (fo=2, routed)           0.678     8.377    <hidden>
    SLICE_X90Y167        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     8.470 r  <hidden>
                         net (fo=2, routed)           0.634     9.104    <hidden>
    SLICE_X91Y170        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.219 r  <hidden>
                         net (fo=4, routed)           0.662     9.881    <hidden>
    SLICE_X92Y172        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.996 r  <hidden>
                         net (fo=4, routed)           0.659    10.655    <hidden>
    SLICE_X90Y173        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070    10.725 r  <hidden>
                         net (fo=4, routed)           1.108    11.833    <hidden>
    SLICE_X83Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    11.948 r  <hidden>
                         net (fo=1, routed)           0.023    11.971    <hidden>
    SLICE_X83Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.880    11.880    <hidden>
    SLICE_X83Y186        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.992    
                         clock uncertainty           -0.134    11.858    
    SLICE_X83Y186        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.917    <hidden>
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.036ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.389ns (34.734%)  route 6.368ns (65.266%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.309ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.014     7.656    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.788 f  <hidden>
                         net (fo=3, routed)           1.486     9.274    <hidden>
    SLICE_X93Y172        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     9.479 f  <hidden>
                         net (fo=4, routed)           0.551    10.030    <hidden>
    SLICE_X91Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.146 r  <hidden>
                         net (fo=4, routed)           0.537    10.683    <hidden>
    SLICE_X93Y172        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172    10.855 r  <hidden>
                         net (fo=4, routed)           1.014    11.869    <hidden>
    SLICE_X94Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.881    11.881    <hidden>
    SLICE_X94Y172        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.907    
                         clock uncertainty           -0.134    11.773    
    SLICE_X94Y172        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    11.833    <hidden>
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                 -0.036    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        9.743ns  (logic 3.389ns (34.784%)  route 6.354ns (65.216%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 11.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 0.335ns, distribution 1.777ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.309ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.112     2.112    <hidden>
    SLICE_X87Y201        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y201        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.226 f  <hidden>
                         net (fo=6, routed)           0.363     2.589    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     2.705 r  <hidden>
                         net (fo=32, routed)          0.851     3.556    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.687 r  <hidden>
                         net (fo=5, routed)           0.210     3.897    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.937 f  <hidden>
                         net (fo=1, routed)           0.342     4.279    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.616 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.616    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.771 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.771    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.637 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.747 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.747    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.449 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.449    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.642 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.014     7.656    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.788 f  <hidden>
                         net (fo=3, routed)           1.486     9.274    <hidden>
    SLICE_X93Y172        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     9.479 f  <hidden>
                         net (fo=4, routed)           0.551    10.030    <hidden>
    SLICE_X91Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.146 r  <hidden>
                         net (fo=4, routed)           0.537    10.683    <hidden>
    SLICE_X93Y172        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172    10.855 r  <hidden>
                         net (fo=4, routed)           1.000    11.855    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.884    11.884    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.910    
                         clock uncertainty           -0.134    11.776    
    SLICE_X97Y175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.835    <hidden>
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                 -0.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.897ns (routing 0.127ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.142ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.897     0.897    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X79Y189        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y189        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.945 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=6, routed)           0.073     1.018    <hidden>
    SLICE_X79Y190        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     1.033 r  <hidden>
                         net (fo=1, routed)           0.016     1.049    <hidden>
    SLICE_X79Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.070     1.070    <hidden>
    SLICE_X79Y190        FDRE                                         r  <hidden>
                         clock pessimism             -0.118     0.952    
    SLICE_X79Y190        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.008    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.936ns (routing 0.127ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.142ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.936     0.936    <hidden>
    SLICE_X91Y226        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y226        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.985 r  <hidden>
                         net (fo=1, routed)           0.140     1.125    <hidden>
    SLICE_X92Y226        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.116     1.116    <hidden>
    SLICE_X92Y226        FDRE                                         r  <hidden>
                         clock pessimism             -0.089     1.027    
    SLICE_X92Y226        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.083    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.912ns (routing 0.127ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.142ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.912     0.912    <hidden>
    SLICE_X82Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y186        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.960 r  <hidden>
                         net (fo=2, routed)           0.135     1.095    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.083     1.083    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
                         clock pessimism             -0.090     0.993    
    SLICE_X84Y185        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.049    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.048ns (32.653%)  route 0.099ns (67.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.920ns (routing 0.127ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.142ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.920     0.920    <hidden>
    SLICE_X86Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y184        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.968 r  <hidden>
                         net (fo=2, routed)           0.099     1.067    <hidden>
    SLICE_X86Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.086     1.086    <hidden>
    SLICE_X86Y183        FDRE                                         r  <hidden>
                         clock pessimism             -0.121     0.965    
    SLICE_X86Y183        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.906ns (routing 0.127ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.142ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.906     0.906    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X93Y156        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y156        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.955 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=12, routed)          0.075     1.030    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_0[1]
    SLICE_X93Y154        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     1.045 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3/O
                         net (fo=1, routed)           0.014     1.059    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3_n_0
    SLICE_X93Y154        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.075     1.075    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X93Y154        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.120     0.955    
    SLICE_X93Y154        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.011    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.093ns (63.265%)  route 0.054ns (36.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.911ns (routing 0.127ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.142ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.911     0.911    <hidden>
    SLICE_X85Y193        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y193        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.959 r  <hidden>
                         net (fo=9, routed)           0.038     0.997    <hidden>
    SLICE_X85Y193        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     1.042 r  <hidden>
                         net (fo=1, routed)           0.016     1.058    <hidden>
    SLICE_X85Y193        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.085     1.085    <hidden>
    SLICE_X85Y193        FDRE                                         r  <hidden>
                         clock pessimism             -0.132     0.953    
    SLICE_X85Y193        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.009    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.094ns (65.734%)  route 0.049ns (34.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.914ns (routing 0.127ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.142ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.914     0.914    <hidden>
    SLICE_X85Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y192        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.963 r  <hidden>
                         net (fo=5, routed)           0.037     1.000    <hidden>
    SLICE_X85Y192        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.045     1.045 r  <hidden>
                         net (fo=46, routed)          0.012     1.057    <hidden>
    SLICE_X85Y192        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.083     1.083    <hidden>
    SLICE_X85Y192        FDRE                                         r  <hidden>
                         clock pessimism             -0.132     0.951    
    SLICE_X85Y192        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.007    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.083ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.914ns (routing 0.127ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.142ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.914     0.914    <hidden>
    SLICE_X85Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y185        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.962 r  <hidden>
                         net (fo=1, routed)           0.095     1.057    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.083     1.083    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
                         clock pessimism             -0.132     0.951    
    SLICE_X84Y185        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.007    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.918ns (routing 0.127ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.142ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.918     0.918    <hidden>
    SLICE_X93Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y172        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.966 r  <hidden>
                         net (fo=1, routed)           0.095     1.061    <hidden>
    SLICE_X93Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.074     1.074    <hidden>
    SLICE_X93Y173        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     0.954    
    SLICE_X93Y173        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.009    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.048ns (20.513%)  route 0.186ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      0.938ns (routing 0.127ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.142ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.938     0.938    <hidden>
    SLICE_X89Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y183        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.986 r  <hidden>
                         net (fo=2, routed)           0.186     1.172    <hidden>
    SLICE_X89Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.079     1.079    <hidden>
    SLICE_X89Y175        FDRE                                         r  <hidden>
                         clock pessimism             -0.015     1.064    
    SLICE_X89Y175        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.120    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X9Y29   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X95Y176  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X97Y180  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X97Y179  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X97Y177  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X95Y179  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y180  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y181  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y181  <hidden>
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X96Y181  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y29   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y29   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X97Y179  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X97Y177  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X97Y177  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X95Y179  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X98Y181  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X98Y181  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X92Y184  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X96Y187  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y29   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y29   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X96Y181  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X92Y185  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X91Y184  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X91Y186  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X90Y186  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X90Y178  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X96Y180  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X98Y179  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.271ns (8.375%)  route 2.965ns (91.625%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.335ns, distribution 1.788ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.123     2.123    <hidden>
    SLICE_X91Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y143        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.238 r  <hidden>
                         net (fo=41, routed)          0.537     2.775    <hidden>
    SLICE_X97Y143        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     2.816 r  <hidden>
                         net (fo=3, routed)           0.482     3.298    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/pwropt_2
    SLICE_X90Y143        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     3.413 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=1, routed)           1.946     5.359    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_sig_13
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.174    12.041    
                         clock uncertainty           -0.134    11.907    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_REGCEAREGCE)
                                                     -0.416    11.491    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.292ns (9.413%)  route 2.810ns (90.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.123ns (routing 0.335ns, distribution 1.788ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.123     2.123    <hidden>
    SLICE_X91Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y143        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.238 r  <hidden>
                         net (fo=41, routed)          0.537     2.775    <hidden>
    SLICE_X97Y143        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.041     2.816 f  <hidden>
                         net (fo=3, routed)           0.482     3.298    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/pwropt_2
    SLICE_X90Y143        LUT4 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.136     3.434 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_gate_27/O
                         net (fo=1, routed)           1.791     5.225    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_REGCEAREGCE_cooolgate_en_sig_14
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.192    12.059    
                         clock uncertainty           -0.134    11.925    
    RAMB18_X9Y57         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_REGCEAREGCE)
                                                     -0.416    11.509    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                          -5.225    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.302ns (10.664%)  route 2.530ns (89.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=25, routed)          0.713     2.948    <hidden>
    SLICE_X88Y141        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     3.136 r  <hidden>
                         net (fo=1, routed)           1.817     4.953    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[1]
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.134    11.841    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.398    11.443    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.299ns (11.262%)  route 2.356ns (88.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=25, routed)          0.791     3.026    <hidden>
    SLICE_X89Y142        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     3.211 r  <hidden>
                         net (fo=1, routed)           1.565     4.776    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[2]
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.134    11.841    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.412    11.429    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.433ns (14.525%)  route 2.548ns (85.475%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 11.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.309ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.449     2.685    <hidden>
    SLICE_X93Y140        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     2.872 r  <hidden>
                         net (fo=135, routed)         0.654     3.526    <hidden>
    SLICE_X98Y138        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.658 r  <hidden>
                         net (fo=97, routed)          1.445     5.103    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.873    11.873    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.108    11.981    
                         clock uncertainty           -0.134    11.847    
    SLICE_X92Y133        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.433ns (14.525%)  route 2.548ns (85.475%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 11.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.309ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.449     2.685    <hidden>
    SLICE_X93Y140        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     2.872 r  <hidden>
                         net (fo=135, routed)         0.654     3.526    <hidden>
    SLICE_X98Y138        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.658 r  <hidden>
                         net (fo=97, routed)          1.445     5.103    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.873    11.873    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.108    11.981    
                         clock uncertainty           -0.134    11.847    
    SLICE_X92Y133        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.433ns (14.525%)  route 2.548ns (85.475%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 11.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.309ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.449     2.685    <hidden>
    SLICE_X93Y140        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     2.872 r  <hidden>
                         net (fo=135, routed)         0.654     3.526    <hidden>
    SLICE_X98Y138        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.658 r  <hidden>
                         net (fo=97, routed)          1.445     5.103    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.873    11.873    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.108    11.981    
                         clock uncertainty           -0.134    11.847    
    SLICE_X92Y133        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.433ns (14.525%)  route 2.548ns (85.475%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 11.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.309ns, distribution 1.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.449     2.685    <hidden>
    SLICE_X93Y140        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     2.872 r  <hidden>
                         net (fo=135, routed)         0.654     3.526    <hidden>
    SLICE_X98Y138        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.658 r  <hidden>
                         net (fo=97, routed)          1.445     5.103    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.873    11.873    <hidden>
    SLICE_X92Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.108    11.981    
                         clock uncertainty           -0.134    11.847    
    SLICE_X92Y133        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.083    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.701ns (24.015%)  route 2.218ns (75.985%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.309ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X98Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.238 r  <hidden>
                         net (fo=3, routed)           1.116     3.354    <hidden>
    SLICE_X99Y139        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     3.470 r  <hidden>
                         net (fo=1, routed)           0.000     3.470    <hidden>
    SLICE_X99Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.352     3.822 r  <hidden>
                         net (fo=2, routed)           0.469     4.291    <hidden>
    SLICE_X93Y140        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     4.407 r  <hidden>
                         net (fo=4, routed)           0.633     5.040    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.872    11.872    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.980    
                         clock uncertainty           -0.134    11.846    
    SLICE_X93Y140        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    11.799    <hidden>
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.701ns (24.015%)  route 2.218ns (75.985%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.309ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X98Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y142        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.238 r  <hidden>
                         net (fo=3, routed)           1.116     3.354    <hidden>
    SLICE_X99Y139        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     3.470 r  <hidden>
                         net (fo=1, routed)           0.000     3.470    <hidden>
    SLICE_X99Y139        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.352     3.822 r  <hidden>
                         net (fo=2, routed)           0.469     4.291    <hidden>
    SLICE_X93Y140        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     4.407 r  <hidden>
                         net (fo=4, routed)           0.633     5.040    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.872    11.872    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.980    
                         clock uncertainty           -0.134    11.846    
    SLICE_X93Y140        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    11.799    <hidden>
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  6.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.085ns (routing 0.142ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X91Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y133        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.956 r  <hidden>
                         net (fo=2, routed)           0.095     1.051    <hidden>
    SLICE_X91Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.085     1.085    <hidden>
    SLICE_X91Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     0.965    
    SLICE_X91Y134        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     1.021    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[19]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.049ns (33.108%)  route 0.099ns (66.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.912ns (routing 0.127ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.142ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.912     0.912    <hidden>
    SLICE_X91Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.961 r  <hidden>
                         net (fo=1, routed)           0.099     1.060    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[19]
    RAMB36_X9Y27         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.120     1.120    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X9Y27         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.119     1.001    
    RAMB36_X9Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[19])
                                                      0.029     1.030    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.078ns (44.828%)  route 0.096ns (55.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.911ns (routing 0.127ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.142ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.911     0.911    <hidden>
    SLICE_X99Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y141        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.959 r  <hidden>
                         net (fo=3, routed)           0.080     1.039    <hidden>
    SLICE_X97Y141        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     1.069 r  <hidden>
                         net (fo=1, routed)           0.016     1.085    <hidden>
    SLICE_X97Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.082     1.082    <hidden>
    SLICE_X97Y141        FDRE                                         r  <hidden>
                         clock pessimism             -0.085     0.997    
    SLICE_X97Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.053    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.080ns (48.193%)  route 0.086ns (51.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.910ns (routing 0.127ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.142ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.910     0.910    <hidden>
    SLICE_X92Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y138        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.959 r  <hidden>
                         net (fo=2, routed)           0.070     1.029    <hidden>
    SLICE_X91Y138        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     1.060 r  <hidden>
                         net (fo=1, routed)           0.016     1.076    <hidden>
    SLICE_X91Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.071     1.071    <hidden>
    SLICE_X91Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.085     0.986    
    SLICE_X91Y138        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.042    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.069ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.914ns (routing 0.127ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.142ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.914     0.914    <hidden>
    SLICE_X97Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.962 r  <hidden>
                         net (fo=2, routed)           0.075     1.037    <hidden>
    SLICE_X99Y136        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.030     1.067 r  <hidden>
                         net (fo=1, routed)           0.012     1.079    <hidden>
    SLICE_X99Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.069     1.069    <hidden>
    SLICE_X99Y136        FDRE                                         r  <hidden>
                         clock pessimism             -0.085     0.984    
    SLICE_X99Y136        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.040    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.907ns (routing 0.127ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.142ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.907     0.907    <hidden>
    SLICE_X91Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.956 r  <hidden>
                         net (fo=1, routed)           0.102     1.058    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[12]
    RAMB36_X9Y27         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.120     1.120    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X9Y27         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.131     0.989    
    RAMB36_X9Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                      0.029     1.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.048ns (32.877%)  route 0.098ns (67.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.909ns (routing 0.127ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.142ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.909     0.909    <hidden>
    SLICE_X92Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y139        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.957 r  <hidden>
                         net (fo=2, routed)           0.098     1.055    <hidden>
    SLICE_X92Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.078     1.078    <hidden>
    SLICE_X92Y138        FDRE                                         r  <hidden>
                         clock pessimism             -0.120     0.958    
    SLICE_X92Y138        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.014    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.120ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.909ns (routing 0.127ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.142ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.909     0.909    <hidden>
    SLICE_X91Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.958 r  <hidden>
                         net (fo=1, routed)           0.102     1.060    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/dina[8]
    RAMB36_X9Y27         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.120     1.120    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/clka
    RAMB36_X9Y27         RAMB36E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.131     0.989    
    RAMB36_X9Y27         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                      0.029     1.018    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.063ns (33.871%)  route 0.123ns (66.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.915ns (routing 0.127ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.142ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.915     0.915    <hidden>
    SLICE_X98Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y134        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.963 r  <hidden>
                         net (fo=2, routed)           0.111     1.074    <hidden>
    SLICE_X97Y135        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     1.089 r  <hidden>
                         net (fo=1, routed)           0.012     1.101    <hidden>
    SLICE_X97Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.088     1.088    <hidden>
    SLICE_X97Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.085     1.003    
    SLICE_X97Y135        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.059    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.910ns (routing 0.127ns, distribution 0.783ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.142ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.910     0.910    <hidden>
    SLICE_X91Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y139        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.959 r  <hidden>
                         net (fo=2, routed)           0.133     1.092    <hidden>
    SLICE_X93Y139        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.079     1.079    <hidden>
    SLICE_X93Y139        FDRE                                         r  <hidden>
                         clock pessimism             -0.085     0.994    
    SLICE_X93Y139        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.049    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB18_X9Y56   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB18_X9Y57   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     SRL16E/CLK          n/a            1.116         10.000      8.884      SLICE_X94Y138  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X92Y142  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X86Y140  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X86Y136  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X86Y136  <hidden>
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X86Y136  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y56   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y57   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y57   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y56   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         5.000       4.442      SLICE_X94Y138  <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         5.000       4.442      SLICE_X94Y138  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y27   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y56   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y56   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y57   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB18_X9Y57   design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         5.000       4.442      SLICE_X94Y138  <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         5.000       4.442      SLICE_X94Y138  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.296ns (21.281%)  route 4.794ns (78.719%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 9.276 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.309ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.631     4.657    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X82Y150        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     4.752 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2/O
                         net (fo=1, routed)           0.882     5.634    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8_i_2_n_0
    RAMB36_X7Y27         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.715     9.276    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y27         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8/CLKBWRCLK
                         clock pessimism              0.024     9.299    
                         clock uncertainty           -0.137     9.162    
    RAMB36_X7Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.700    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.316ns (21.666%)  route 4.758ns (78.334%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.595ns = ( 9.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.309ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.867     4.893    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X86Y139        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     5.008 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.610     5.618    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X8Y25         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.844     9.405    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y25         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.024     9.428    
                         clock uncertainty           -0.137     9.291    
    RAMB36_X8Y25         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.829    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.335ns (21.972%)  route 4.741ns (78.028%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.590ns = ( 9.410 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.309ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.867     4.893    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X86Y139        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.134     5.027 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3/O
                         net (fo=1, routed)           0.593     5.620    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2_i_3_n_0
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.849     9.410    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y26         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.024     9.433    
                         clock uncertainty           -0.137     9.296    
    RAMB36_X8Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.834    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 1.272ns (21.070%)  route 4.765ns (78.930%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.309ns, distribution 1.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.665     4.691    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X85Y151        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     4.762 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.819     5.581    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X8Y24         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.839     9.400    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y24         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.024     9.423    
                         clock uncertainty           -0.137     9.286    
    RAMB36_X8Y24         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.824    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.824    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.292ns (21.544%)  route 4.705ns (78.456%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.610ns = ( 9.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.309ns, distribution 1.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.861     4.887    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X86Y140        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.978 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3/O
                         net (fo=1, routed)           0.563     5.541    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4_i_3_n_0
    RAMB36_X8Y28         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.829     9.390    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y28         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.024     9.413    
                         clock uncertainty           -0.137     9.276    
    RAMB36_X8Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.814    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.271ns (21.329%)  route 4.688ns (78.671%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.594ns = ( 9.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.309ns, distribution 1.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.861     4.887    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X86Y140        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.957 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.546     5.503    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0
    RAMB36_X8Y27         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.845     9.406    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y27         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.024     9.429    
                         clock uncertainty           -0.137     9.292    
    RAMB36_X8Y27         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.830    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.302ns (22.302%)  route 4.536ns (77.698%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.606ns = ( 9.394 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.309ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.633     4.659    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X82Y150        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.101     4.760 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3/O
                         net (fo=1, routed)           0.622     5.382    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0
    RAMB36_X8Y31         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.833     9.394    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y31         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.024     9.417    
                         clock uncertainty           -0.137     9.280    
    RAMB36_X8Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.818    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 1.293ns (22.633%)  route 4.420ns (77.367%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.309ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.540     4.566    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X74Y149        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.092     4.658 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.599     5.257    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9_i_3_n_0
    RAMB36_X7Y28         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.710     9.271    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X7Y28         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9/CLKBWRCLK
                         clock pessimism              0.024     9.294    
                         clock uncertainty           -0.137     9.157    
    RAMB36_X7Y28         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.695    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_9
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.275ns (22.128%)  route 4.487ns (77.872%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.605ns = ( 9.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.309ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.633     4.659    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X82Y150        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.074     4.733 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3/O
                         net (fo=1, routed)           0.573     5.306    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5_i_3_n_0
    RAMB36_X8Y29         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.834     9.395    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y29         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.024     9.418    
                         clock uncertainty           -0.137     9.281    
    RAMB36_X8Y29         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.819    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          8.819    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.300ns (22.715%)  route 4.423ns (77.285%))
  Logic Levels:           9  (LUT2=2 LUT4=5 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.335ns, distribution 1.651ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.309ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.986    -0.456    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X58Y227        FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y227        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.341 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=47, routed)          0.248    -0.093    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X59Y229        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.201     0.108 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           0.614     0.722    <hidden>
    SLICE_X67Y220        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     0.838 r  <hidden>
                         net (fo=7, routed)           0.247     1.085    <hidden>
    SLICE_X67Y218        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     1.278 r  <hidden>
                         net (fo=1, routed)           0.140     1.418    <hidden>
    SLICE_X68Y218        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.131     1.549 r  <hidden>
                         net (fo=5, routed)           0.571     2.120    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X73Y209        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     2.236 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.486     2.722    <hidden>
    SLICE_X75Y199        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.135     2.857 r  <hidden>
                         net (fo=2, routed)           0.567     3.424    <hidden>
    SLICE_X75Y165        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.074     3.498 r  <hidden>
                         net (fo=14, routed)          0.408     3.906    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X76Y159        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     4.026 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=57, routed)          0.665     4.691    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X85Y151        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     4.790 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3/O
                         net (fo=1, routed)           0.477     5.267    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6_i_3_n_0
    RAMB36_X8Y30         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.824     9.385    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X8Y30         RAMB36E2                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.024     9.408    
                         clock uncertainty           -0.137     9.271    
    RAMB36_X8Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.462     8.809    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                  3.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.093ns (51.381%)  route 0.088ns (48.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.920ns (routing 0.127ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.142ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.920    -0.292    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi4_aclk
    SLICE_X91Y74         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y74         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048    -0.244 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[3]/Q
                         net (fo=2, routed)           0.072    -0.172    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/Q[0]
    SLICE_X92Y74         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045    -0.127 r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/s_axi4_rdata_i[3]_i_1/O
                         net (fo=1, routed)           0.016    -0.111    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/D[3]
    SLICE_X92Y74         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.100    -0.428    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_aclk
    SLICE_X92Y74         FDRE                                         r  design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[3]/C
                         clock pessimism              0.230    -0.197    
    SLICE_X92Y74         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.141    design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/s_axi4_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.095ns (53.073%)  route 0.084ns (46.927%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.920ns (routing 0.127ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.098ns (routing 0.142ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.920    -0.292    <hidden>
    SLICE_X88Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.244 r  <hidden>
                         net (fo=1, routed)           0.073    -0.171    <hidden>
    SLICE_X89Y114        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015    -0.156 r  <hidden>
                         net (fo=1, routed)           0.001    -0.155    <hidden>
    SLICE_X89Y114        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032    -0.123 r  <hidden>
                         net (fo=2, routed)           0.010    -0.113    <hidden>
    SLICE_X89Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.098    -0.430    <hidden>
    SLICE_X89Y114        FDRE                                         r  <hidden>
                         clock pessimism              0.230    -0.199    
    SLICE_X89Y114        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.143    <hidden>
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      0.930ns (routing 0.127ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.142ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.930    -0.282    design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X88Y230        FDRE                                         r  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y230        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.233 f  design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/Q
                         net (fo=5, routed)           0.084    -0.149    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_axi_bvalid[0]
    SLICE_X90Y230        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.031    -0.118 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_inv_i_1__0/O
                         net (fo=1, routed)           0.016    -0.102    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_inv_i_1__0_n_0
    SLICE_X90Y230        FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.113    -0.415    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X90Y230        FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv/C
                         clock pessimism              0.226    -0.188    
    SLICE_X90Y230        FDSE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.132    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.079ns (48.466%)  route 0.084ns (51.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.897ns (routing 0.127ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.059ns (routing 0.142ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.897    -0.315    <hidden>
    SLICE_X84Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.266 r  <hidden>
                         net (fo=2, routed)           0.070    -0.196    <hidden>
    SLICE_X83Y112        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030    -0.166 r  <hidden>
                         net (fo=1, routed)           0.014    -0.152    <hidden>
    SLICE_X83Y112        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.059    -0.469    <hidden>
    SLICE_X83Y112        FDRE                                         r  <hidden>
                         clock pessimism              0.230    -0.239    
    SLICE_X83Y112        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.183    <hidden>
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.093ns (50.820%)  route 0.090ns (49.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.924ns (routing 0.127ns, distribution 0.797ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.142ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.924    -0.288    <hidden>
    SLICE_X98Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y77         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048    -0.240 r  <hidden>
                         net (fo=8, routed)           0.074    -0.166    <hidden>
    SLICE_X97Y77         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045    -0.121 r  <hidden>
                         net (fo=1, routed)           0.016    -0.105    <hidden>
    SLICE_X97Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.105    -0.423    <hidden>
    SLICE_X97Y77         FDRE                                         r  <hidden>
                         clock pessimism              0.230    -0.192    
    SLICE_X97Y77         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.136    <hidden>
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.078ns (44.318%)  route 0.098ns (55.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      0.826ns (routing 0.127ns, distribution 0.699ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.142ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.826    -0.386    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X64Y214        FDSE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y214        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.338 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/Q
                         net (fo=8, routed)           0.082    -0.256    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[0]
    SLICE_X63Y214        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.030    -0.226 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__3/O
                         net (fo=1, routed)           0.016    -0.210    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__3_n_0
    SLICE_X63Y214        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.992    -0.536    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X63Y214        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.238    -0.297    
    SLICE_X63Y214        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.241    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.079ns (45.930%)  route 0.093ns (54.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.385ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      0.827ns (routing 0.127ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.142ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.827    -0.385    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y212        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.336 f  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=65, routed)          0.077    -0.259    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wrst_busy
    SLICE_X63Y212        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030    -0.229 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1/O
                         net (fo=1, routed)           0.016    -0.213    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst_n_1
    SLICE_X63Y212        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.989    -0.539    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X63Y212        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg/C
                         clock pessimism              0.238    -0.300    
    SLICE_X63Y212        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.244    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gaf_ic.ram_afull_i_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.619%)  route 0.088ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.898ns (routing 0.127ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.142ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.898    -0.314    <hidden>
    SLICE_X89Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049    -0.265 r  <hidden>
                         net (fo=2, routed)           0.072    -0.193    <hidden>
    SLICE_X88Y130        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031    -0.162 r  <hidden>
                         net (fo=1, routed)           0.016    -0.146    <hidden>
    SLICE_X88Y130        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.064    -0.464    <hidden>
    SLICE_X88Y130        FDRE                                         r  <hidden>
                         clock pessimism              0.230    -0.233    
    SLICE_X88Y130        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.177    <hidden>
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.093ns (51.381%)  route 0.088ns (48.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    -0.303ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      0.909ns (routing 0.127ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.142ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.909    -0.303    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X98Y130        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y130        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.255 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/Q
                         net (fo=11, routed)          0.074    -0.181    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]_0[1]
    SLICE_X97Y130        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.045    -0.136 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3/O
                         net (fo=1, routed)           0.014    -0.122    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[1]_i_1__3_n_0
    SLICE_X97Y130        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.087    -0.441    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X97Y130        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                         clock pessimism              0.231    -0.210    
    SLICE_X97Y130        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.154    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.048ns (25.263%)  route 0.142ns (74.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      0.852ns (routing 0.127ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.142ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.852    -0.360    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X60Y244        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y244        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.312 r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.142    -0.170    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X63Y244        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.031    -0.497    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y244        FDRE                                         r  design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.238    -0.258    
    SLICE_X63Y244        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.202    design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE1/DCLK       n/a            4.000         10.000      6.000      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y35   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y30   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y31   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y35   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y36   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y37   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X8Y38   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y36   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         10.000      8.039      RAMB36_X9Y37   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Slow    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y35   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y31   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y35   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y36   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y38   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y36   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y26   design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y39   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    SYSMONE1/DCLK       n/a            1.600         5.000       3.400      SYSMONE1_X0Y0  design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y31   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X8Y38   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y37   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X7Y34   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X6Y32   design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y35   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y30   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         5.000       4.020      RAMB36_X9Y30   design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.248ns,  Total Violation       -0.278ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.248ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.294ns (12.179%)  route 2.120ns (87.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 1.575 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.335ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.309ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.767    -0.675    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X75Y156        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.558 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.343    -0.215    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_nxt
    SLICE_X75Y156        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177    -0.038 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_ext_ff_i_1/O
                         net (fo=12, routed)          1.777     1.739    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en
    SLICE_X55Y150        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.514     1.575    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X55Y150        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]/C
                         clock pessimism              0.075     1.650    
                         clock uncertainty           -0.110     1.540    
    SLICE_X55Y150        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048     1.492    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                 -0.248    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.671ns (28.384%)  route 1.693ns (71.616%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 1.621 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.335ns, distribution 1.417ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.309ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.752    -0.690    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X61Y160        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.575 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[144]/Q
                         net (fo=4, routed)           0.988     0.413    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tdata[80]
    SLICE_X54Y165        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     0.588 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_45/O
                         net (fo=1, routed)           0.000     0.588    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_45_n_0
    SLICE_X54Y165        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.058     0.646 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_19/O
                         net (fo=1, routed)           0.000     0.646    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_19_n_0
    SLICE_X54Y165        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     0.706 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6/O
                         net (fo=2, routed)           0.614     1.320    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_6_n_0
    SLICE_X63Y161        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     1.452 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.068     1.520    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_1_n_0
    SLICE_X63Y161        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     1.651 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0/O
                         net (fo=1, routed)           0.023     1.674    <hidden>
    SLICE_X63Y161        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.560     1.621    <hidden>
    SLICE_X63Y161        FDCE                                         r  <hidden>
                         clock pessimism              0.075     1.695    
                         clock uncertainty           -0.110     1.585    
    SLICE_X63Y161        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.644    <hidden>
  -------------------------------------------------------------------
                         required time                          1.644    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.465ns (20.889%)  route 1.761ns (79.111%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 1.552 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.309ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.713    -0.729    <hidden>
    SLICE_X52Y138        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.615 r  <hidden>
                         net (fo=2, routed)           1.663     1.048    <hidden>
    SLICE_X51Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.351     1.399 r  <hidden>
                         net (fo=1, routed)           0.098     1.497    <hidden>
    SLICE_X51Y154        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.491     1.552    <hidden>
    SLICE_X51Y154        FDCE                                         r  <hidden>
                         clock pessimism              0.076     1.628    
                         clock uncertainty           -0.110     1.517    
    SLICE_X51Y154        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060     1.577    <hidden>
  -------------------------------------------------------------------
                         required time                          1.577    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.294ns (14.244%)  route 1.770ns (85.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 1.584 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.335ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.309ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.767    -0.675    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X75Y156        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.558 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.343    -0.215    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_nxt
    SLICE_X75Y156        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177    -0.038 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_ext_ff_i_1/O
                         net (fo=12, routed)          1.427     1.389    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en
    SLICE_X54Y160        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.523     1.584    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X54Y160        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                         clock pessimism              0.075     1.659    
                         clock uncertainty           -0.110     1.549    
    SLICE_X54Y160        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     1.502    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          1.502    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.294ns (14.244%)  route 1.770ns (85.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.916ns = ( 1.584 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.335ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.309ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.767    -0.675    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X75Y156        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.558 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.343    -0.215    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_nxt
    SLICE_X75Y156        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177    -0.038 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_ext_ff_i_1/O
                         net (fo=12, routed)          1.427     1.389    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en
    SLICE_X54Y160        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.523     1.584    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X54Y160        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]/C
                         clock pessimism              0.075     1.659    
                         clock uncertainty           -0.110     1.549    
    SLICE_X54Y160        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     1.502    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                          1.502    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[154]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.305ns (14.593%)  route 1.785ns (85.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 1.566 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.309ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.764    -0.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X58Y161        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[154]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y161        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.564 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[154]/Q
                         net (fo=3, routed)           1.758     1.194    <hidden>
    SLICE_X50Y155        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.385 r  <hidden>
                         net (fo=1, routed)           0.027     1.412    <hidden>
    SLICE_X50Y155        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.505     1.566    <hidden>
    SLICE_X50Y155        FDCE                                         r  <hidden>
                         clock pessimism              0.075     1.641    
                         clock uncertainty           -0.110     1.531    
    SLICE_X50Y155        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     1.590    <hidden>
  -------------------------------------------------------------------
                         required time                          1.590    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.557ns (26.187%)  route 1.570ns (73.813%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 1.623 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.763ns (routing 0.335ns, distribution 1.428ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.309ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.763    -0.679    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X59Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y162        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.562 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=40, routed)          0.773     0.211    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/ValidPositionTap[0]
    SLICE_X54Y148        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     0.399 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_57/O
                         net (fo=1, routed)           0.000     0.399    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_57_n_0
    SLICE_X54Y148        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.057     0.456 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_29/O
                         net (fo=1, routed)           0.000     0.456    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_29_n_0
    SLICE_X54Y148        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.065     0.521 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11/O
                         net (fo=2, routed)           0.768     1.289    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_11_n_0
    SLICE_X63Y164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.130     1.419 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_i_1/O
                         net (fo=1, routed)           0.029     1.448    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/RiseValid
    SLICE_X63Y164        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.562     1.623    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X63Y164        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.074     1.697    
                         clock uncertainty           -0.110     1.587    
    SLICE_X63Y164        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     1.646    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.646    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.294ns (14.766%)  route 1.697ns (85.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 1.603 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.767ns (routing 0.335ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.309ns, distribution 1.233ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.767    -0.675    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X75Y156        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y156        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.558 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.343    -0.215    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_nxt
    SLICE_X75Y156        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177    -0.038 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_req_ext_ff_i_1/O
                         net (fo=12, routed)          1.354     1.316    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_en
    SLICE_X59Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.542     1.603    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X59Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                         clock pessimism              0.075     1.678    
                         clock uncertainty           -0.110     1.567    
    SLICE_X59Y162        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     1.519    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                          1.519    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.472ns (21.984%)  route 1.675ns (78.016%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 1.623 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.738ns (routing 0.335ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.309ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.738    -0.704    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X54Y160        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y160        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.590 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=40, routed)          1.091     0.501    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/ValidPositionTap[1]
    SLICE_X62Y184        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     0.678 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_27/O
                         net (fo=1, routed)           0.000     0.678    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_27_n_0
    SLICE_X62Y184        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     0.744 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_10/O
                         net (fo=2, routed)           0.561     1.305    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/m00_axis_undeco_tvalid_INST_0_i_10_n_0
    SLICE_X63Y164        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     1.420 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_i_2/O
                         net (fo=1, routed)           0.023     1.443    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/RiseValid
    SLICE_X63Y164        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.562     1.623    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X63Y164        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg/C
                         clock pessimism              0.075     1.698    
                         clock uncertainty           -0.110     1.587    
    SLICE_X63Y164        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.646    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/FallValid_reg
  -------------------------------------------------------------------
                         required time                          1.646    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.395ns (18.845%)  route 1.701ns (81.155%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.948ns = ( 1.552 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.713ns (routing 0.335ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.309ns, distribution 1.182ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.713    -0.729    <hidden>
    SLICE_X52Y138        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y138        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114    -0.615 r  <hidden>
                         net (fo=2, routed)           1.663     1.048    <hidden>
    SLICE_X51Y154        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.281     1.329 r  <hidden>
                         net (fo=1, routed)           0.038     1.367    <hidden>
    SLICE_X51Y154        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.491     1.552    <hidden>
    SLICE_X51Y154        FDCE                                         r  <hidden>
                         clock pessimism              0.076     1.628    
                         clock uncertainty           -0.110     1.517    
    SLICE_X51Y154        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.576    <hidden>
  -------------------------------------------------------------------
                         required time                          1.576    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  0.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.079ns (44.134%)  route 0.100ns (55.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      0.777ns (routing 0.127ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.142ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.777    -0.435    <hidden>
    SLICE_X62Y180        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y180        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.386 r  <hidden>
                         net (fo=4, routed)           0.084    -0.302    <hidden>
    SLICE_X64Y180        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.030    -0.272 r  <hidden>
                         net (fo=1, routed)           0.016    -0.256    <hidden>
    SLICE_X64Y180        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.936    -0.592    <hidden>
    SLICE_X64Y180        FDCE                                         r  <hidden>
                         clock pessimism              0.250    -0.342    
    SLICE_X64Y180        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056    -0.286    <hidden>
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.094ns (51.648%)  route 0.088ns (48.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.752    -0.460    <hidden>
    SLICE_X56Y180        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y180        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.411 r  <hidden>
                         net (fo=3, routed)           0.076    -0.335    <hidden>
    SLICE_X56Y179        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.045    -0.290 r  <hidden>
                         net (fo=1, routed)           0.012    -0.278    <hidden>
    SLICE_X56Y179        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.863    -0.665    <hidden>
    SLICE_X56Y179        FDCE                                         r  <hidden>
                         clock pessimism              0.300    -0.364    
    SLICE_X56Y179        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.308    <hidden>
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      0.685ns (routing 0.127ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.142ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.685    -0.527    <hidden>
    SLICE_X51Y160        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048    -0.479 r  <hidden>
                         net (fo=2, routed)           0.071    -0.408    <hidden>
    SLICE_X51Y159        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015    -0.393 r  <hidden>
                         net (fo=1, routed)           0.012    -0.381    <hidden>
    SLICE_X51Y159        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.839    -0.689    <hidden>
    SLICE_X51Y159        FDCE                                         r  <hidden>
                         clock pessimism              0.221    -0.467    
    SLICE_X51Y159        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.411    <hidden>
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.079ns (46.199%)  route 0.092ns (53.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      0.697ns (routing 0.127ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.142ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.697    -0.515    <hidden>
    SLICE_X52Y169        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048    -0.467 r  <hidden>
                         net (fo=4, routed)           0.076    -0.391    <hidden>
    SLICE_X51Y169        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.031    -0.360 r  <hidden>
                         net (fo=1, routed)           0.016    -0.344    <hidden>
    SLICE_X51Y169        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.844    -0.684    <hidden>
    SLICE_X51Y169        FDCE                                         r  <hidden>
                         clock pessimism              0.253    -0.431    
    SLICE_X51Y169        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.375    <hidden>
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.752ns (routing 0.127ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.142ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.752    -0.460    <hidden>
    SLICE_X56Y180        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y180        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.411 r  <hidden>
                         net (fo=3, routed)           0.077    -0.334    <hidden>
    SLICE_X56Y179        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045    -0.289 r  <hidden>
                         net (fo=1, routed)           0.012    -0.277    <hidden>
    SLICE_X56Y179        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.863    -0.665    <hidden>
    SLICE_X56Y179        FDCE                                         r  <hidden>
                         clock pessimism              0.300    -0.364    
    SLICE_X56Y179        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.308    <hidden>
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      0.692ns (routing 0.127ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.823ns (routing 0.142ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.692    -0.520    <hidden>
    SLICE_X52Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y139        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.471 r  <hidden>
                         net (fo=2, routed)           0.075    -0.396    <hidden>
    SLICE_X51Y139        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015    -0.381 r  <hidden>
                         net (fo=1, routed)           0.016    -0.365    <hidden>
    SLICE_X51Y139        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.823    -0.705    <hidden>
    SLICE_X51Y139        FDCE                                         r  <hidden>
                         clock pessimism              0.252    -0.452    
    SLICE_X51Y139        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.396    <hidden>
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      0.674ns (routing 0.127ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.142ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.674    -0.538    <hidden>
    SLICE_X49Y155        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.489 r  <hidden>
                         net (fo=3, routed)           0.080    -0.409    <hidden>
    SLICE_X50Y155        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.045    -0.364 r  <hidden>
                         net (fo=1, routed)           0.012    -0.352    <hidden>
    SLICE_X50Y155        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.836    -0.692    <hidden>
    SLICE_X50Y155        FDCE                                         r  <hidden>
                         clock pessimism              0.252    -0.439    
    SLICE_X50Y155        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.383    <hidden>
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.080ns (44.199%)  route 0.101ns (55.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.592ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Net Delay (Source):      0.777ns (routing 0.127ns, distribution 0.650ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.142ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.777    -0.435    <hidden>
    SLICE_X62Y180        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y180        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.386 r  <hidden>
                         net (fo=4, routed)           0.085    -0.301    <hidden>
    SLICE_X64Y180        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031    -0.270 r  <hidden>
                         net (fo=1, routed)           0.016    -0.254    <hidden>
    SLICE_X64Y180        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.936    -0.592    <hidden>
    SLICE_X64Y180        FDCE                                         r  <hidden>
                         clock pessimism              0.250    -0.342    
    SLICE_X64Y180        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.286    <hidden>
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.064ns (40.252%)  route 0.095ns (59.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.142ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.738    -0.474    <hidden>
    SLICE_X48Y162        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y162        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.425 r  <hidden>
                         net (fo=4, routed)           0.079    -0.346    <hidden>
    SLICE_X47Y162        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015    -0.331 r  <hidden>
                         net (fo=1, routed)           0.016    -0.315    <hidden>
    SLICE_X47Y162        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.884    -0.644    <hidden>
    SLICE_X47Y162        FDCE                                         r  <hidden>
                         clock pessimism              0.241    -0.403    
    SLICE_X47Y162        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.347    <hidden>
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.049ns (36.842%)  route 0.084ns (63.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.595ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.199ns
  Clock Net Delay (Source):      0.778ns (routing 0.127ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.142ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.778    -0.434    <hidden>
    SLICE_X77Y132        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y132        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.385 r  <hidden>
                         net (fo=1, routed)           0.084    -0.301    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/DIG1
    SLICE_X76Y132        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.933    -0.595    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X76Y132        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.199    -0.396    
    SLICE_X76Y132        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062    -0.334    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         2.500       1.121      BUFGCE_X1Y48   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         2.500       1.164      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         1.250       0.582      SLICE_X79Y141  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         40.000      38.621     BUFGCE_X1Y50     design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME3_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  aclk

Setup :            4  Failing Endpoints,  Worst Slack       -0.169ns,  Total Violation       -0.359ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.308ns  (logic 3.616ns (29.379%)  route 8.692ns (70.621%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.309ns, distribution 1.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          0.986     7.527    <hidden>
    SLICE_X90Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.598 r  <hidden>
                         net (fo=2, routed)           0.678     8.276    <hidden>
    SLICE_X90Y167        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     8.369 r  <hidden>
                         net (fo=2, routed)           0.493     8.862    <hidden>
    SLICE_X91Y165        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     9.063 r  <hidden>
                         net (fo=4, routed)           0.526     9.589    <hidden>
    SLICE_X92Y164        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     9.776 r  <hidden>
                         net (fo=4, routed)           0.971    10.747    <hidden>
    SLICE_X91Y171        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040    10.787 r  <hidden>
                         net (fo=4, routed)           0.477    11.264    <hidden>
    SLICE_X91Y173        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.115    11.379 f  <hidden>
                         net (fo=1, routed)           0.517    11.896    <hidden>
    SLICE_X90Y174        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    11.968 r  <hidden>
                         net (fo=1, routed)           0.022    11.990    <hidden>
    SLICE_X90Y174        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.874    11.874    <hidden>
    SLICE_X90Y174        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.900    
                         clock uncertainty           -0.137    11.763    
    SLICE_X90Y174        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    11.822    <hidden>
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.311ns  (logic 3.618ns (29.388%)  route 8.693ns (70.612%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 11.880 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.309ns, distribution 1.571ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[7])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=43, routed)          0.947     7.488    <hidden>
    SLICE_X90Y162        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.637 r  <hidden>
                         net (fo=2, routed)           0.517     8.154    <hidden>
    SLICE_X90Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.225 r  <hidden>
                         net (fo=2, routed)           0.635     8.860    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.048 r  <hidden>
                         net (fo=4, routed)           0.765     9.813    <hidden>
    SLICE_X90Y171        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.001 r  <hidden>
                         net (fo=4, routed)           0.503    10.504    <hidden>
    SLICE_X90Y172        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185    10.689 r  <hidden>
                         net (fo=4, routed)           1.304    11.993    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.880    11.880    <hidden>
    SLICE_X84Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.992    
                         clock uncertainty           -0.137    11.855    
    SLICE_X84Y185        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.914    <hidden>
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.309ns  (logic 3.656ns (29.702%)  route 8.653ns (70.298%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        2.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.309ns, distribution 1.591ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.153     7.694    <hidden>
    SLICE_X92Y162        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     7.765 r  <hidden>
                         net (fo=2, routed)           0.670     8.435    <hidden>
    SLICE_X92Y166        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     8.550 r  <hidden>
                         net (fo=2, routed)           0.513     9.063    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     9.256 r  <hidden>
                         net (fo=4, routed)           0.648     9.904    <hidden>
    SLICE_X92Y172        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185    10.089 r  <hidden>
                         net (fo=4, routed)           0.505    10.594    <hidden>
    SLICE_X90Y172        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070    10.664 r  <hidden>
                         net (fo=4, routed)           0.519    11.183    <hidden>
    SLICE_X88Y179        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.144    11.327 f  <hidden>
                         net (fo=1, routed)           0.596    11.923    <hidden>
    SLICE_X88Y182        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    11.964 r  <hidden>
                         net (fo=1, routed)           0.027    11.991    <hidden>
    SLICE_X88Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.900    11.900    <hidden>
    SLICE_X88Y182        FDRE                                         r  <hidden>
                         clock pessimism              0.112    12.012    
                         clock uncertainty           -0.137    11.874    
    SLICE_X88Y182        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.933    <hidden>
  -------------------------------------------------------------------
                         required time                         11.933    
                         arrival time                         -11.991    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.287ns  (logic 3.301ns (26.866%)  route 8.986ns (73.134%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.309ns, distribution 1.573ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          0.986     7.527    <hidden>
    SLICE_X90Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.598 r  <hidden>
                         net (fo=2, routed)           0.678     8.276    <hidden>
    SLICE_X90Y167        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     8.369 r  <hidden>
                         net (fo=2, routed)           0.634     9.003    <hidden>
    SLICE_X91Y170        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.118 r  <hidden>
                         net (fo=4, routed)           0.662     9.780    <hidden>
    SLICE_X92Y172        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.895 r  <hidden>
                         net (fo=4, routed)           0.659    10.554    <hidden>
    SLICE_X90Y173        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070    10.624 r  <hidden>
                         net (fo=4, routed)           1.345    11.969    <hidden>
    SLICE_X85Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.882    11.882    <hidden>
    SLICE_X85Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.994    
                         clock uncertainty           -0.137    11.857    
    SLICE_X85Y185        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    11.917    <hidden>
  -------------------------------------------------------------------
                         required time                         11.917    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.210ns  (logic 3.618ns (29.631%)  route 8.592ns (70.369%))
  Logic Levels:           14  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns = ( 11.878 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.309ns, distribution 1.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[7])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=43, routed)          0.947     7.488    <hidden>
    SLICE_X90Y162        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.637 r  <hidden>
                         net (fo=2, routed)           0.517     8.154    <hidden>
    SLICE_X90Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.225 r  <hidden>
                         net (fo=2, routed)           0.635     8.860    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.048 r  <hidden>
                         net (fo=4, routed)           0.765     9.813    <hidden>
    SLICE_X90Y171        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.001 r  <hidden>
                         net (fo=4, routed)           0.503    10.504    <hidden>
    SLICE_X90Y172        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185    10.689 r  <hidden>
                         net (fo=4, routed)           1.203    11.892    <hidden>
    SLICE_X83Y185        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.878    11.878    <hidden>
    SLICE_X83Y185        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.990    
                         clock uncertainty           -0.137    11.853    
    SLICE_X83Y185        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    11.913    <hidden>
  -------------------------------------------------------------------
                         required time                         11.913    
                         arrival time                         -11.892    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.191ns  (logic 3.733ns (30.621%)  route 8.458ns (69.379%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns = ( 11.868 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.309ns, distribution 1.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[7])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<7>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<7>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<7>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[7]
                         net (fo=43, routed)          0.947     7.488    <hidden>
    SLICE_X90Y162        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     7.637 r  <hidden>
                         net (fo=2, routed)           0.517     8.154    <hidden>
    SLICE_X90Y165        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     8.225 r  <hidden>
                         net (fo=2, routed)           0.635     8.860    <hidden>
    SLICE_X92Y172        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     9.048 r  <hidden>
                         net (fo=4, routed)           0.765     9.813    <hidden>
    SLICE_X90Y171        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.188    10.001 r  <hidden>
                         net (fo=4, routed)           0.503    10.504    <hidden>
    SLICE_X90Y172        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185    10.689 r  <hidden>
                         net (fo=4, routed)           1.042    11.731    <hidden>
    SLICE_X83Y184        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115    11.846 r  <hidden>
                         net (fo=1, routed)           0.027    11.873    <hidden>
    SLICE_X83Y184        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.868    11.868    <hidden>
    SLICE_X83Y184        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.980    
                         clock uncertainty           -0.137    11.843    
    SLICE_X83Y184        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.902    <hidden>
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.115ns  (logic 3.462ns (28.576%)  route 8.653ns (71.424%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 11.882 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.309ns, distribution 1.573ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.014     7.555    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.687 f  <hidden>
                         net (fo=3, routed)           1.486     9.173    <hidden>
    SLICE_X93Y172        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     9.378 f  <hidden>
                         net (fo=4, routed)           0.551     9.929    <hidden>
    SLICE_X91Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.045 r  <hidden>
                         net (fo=4, routed)           0.537    10.582    <hidden>
    SLICE_X93Y172        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172    10.754 r  <hidden>
                         net (fo=4, routed)           1.043    11.797    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.882    11.882    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.908    
                         clock uncertainty           -0.137    11.771    
    SLICE_X97Y175        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060    11.831    <hidden>
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                         -11.797    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.188ns  (logic 3.416ns (28.028%)  route 8.772ns (71.972%))
  Logic Levels:           15  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 11.880 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.309ns, distribution 1.571ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          0.986     7.527    <hidden>
    SLICE_X90Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.071     7.598 r  <hidden>
                         net (fo=2, routed)           0.678     8.276    <hidden>
    SLICE_X90Y167        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     8.369 r  <hidden>
                         net (fo=2, routed)           0.634     9.003    <hidden>
    SLICE_X91Y170        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     9.118 r  <hidden>
                         net (fo=4, routed)           0.662     9.780    <hidden>
    SLICE_X92Y172        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     9.895 r  <hidden>
                         net (fo=4, routed)           0.659    10.554    <hidden>
    SLICE_X90Y173        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070    10.624 r  <hidden>
                         net (fo=4, routed)           1.108    11.732    <hidden>
    SLICE_X83Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    11.847 r  <hidden>
                         net (fo=1, routed)           0.023    11.870    <hidden>
    SLICE_X83Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.880    11.880    <hidden>
    SLICE_X83Y186        FDRE                                         r  <hidden>
                         clock pessimism              0.112    11.992    
                         clock uncertainty           -0.137    11.855    
    SLICE_X83Y186        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    11.914    <hidden>
  -------------------------------------------------------------------
                         required time                         11.914    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.086ns  (logic 3.462ns (28.645%)  route 8.624ns (71.355%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 11.881 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.309ns, distribution 1.572ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.014     7.555    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.687 f  <hidden>
                         net (fo=3, routed)           1.486     9.173    <hidden>
    SLICE_X93Y172        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     9.378 f  <hidden>
                         net (fo=4, routed)           0.551     9.929    <hidden>
    SLICE_X91Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.045 r  <hidden>
                         net (fo=4, routed)           0.537    10.582    <hidden>
    SLICE_X93Y172        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172    10.754 r  <hidden>
                         net (fo=4, routed)           1.014    11.768    <hidden>
    SLICE_X94Y172        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.881    11.881    <hidden>
    SLICE_X94Y172        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.907    
                         clock uncertainty           -0.137    11.770    
    SLICE_X94Y172        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    11.830    <hidden>
  -------------------------------------------------------------------
                         required time                         11.830    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.072ns  (logic 3.462ns (28.678%)  route 8.610ns (71.322%))
  Logic Levels:           13  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 11.884 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.335ns, distribution 1.789ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.309ns, distribution 1.575ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.124    -0.318    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.204 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.619     2.415    <hidden>
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     2.604 r  <hidden>
                         net (fo=32, routed)          0.851     3.455    <hidden>
    SLICE_X85Y191        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.131     3.586 r  <hidden>
                         net (fo=5, routed)           0.210     3.796    <hidden>
    SLICE_X84Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     3.836 f  <hidden>
                         net (fo=1, routed)           0.342     4.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[5]
    DSP48E2_X15Y74       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[5]_A2_DATA[5])
                                                      0.337     4.515 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     4.515    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X15Y74       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.155     4.670 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     4.670    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X15Y74       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.866     5.536 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     5.536    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_MULTIPLIER.U<6>
    DSP48E2_X15Y74       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.110     5.646 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     5.646    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_M_DATA.U_DATA<6>
    DSP48E2_X15Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.702     6.348 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     6.348    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_ALU.ALU_OUT<6>
    DSP48E2_X15Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.193     6.541 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/DSP_OUTPUT_INST/P[6]
                         net (fo=43, routed)          1.014     7.555    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     7.687 f  <hidden>
                         net (fo=3, routed)           1.486     9.173    <hidden>
    SLICE_X93Y172        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     9.378 f  <hidden>
                         net (fo=4, routed)           0.551     9.929    <hidden>
    SLICE_X91Y172        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116    10.045 r  <hidden>
                         net (fo=4, routed)           0.537    10.582    <hidden>
    SLICE_X93Y172        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.172    10.754 r  <hidden>
                         net (fo=4, routed)           1.000    11.754    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.884    11.884    <hidden>
    SLICE_X97Y175        FDRE                                         r  <hidden>
                         clock pessimism              0.026    11.910    
                         clock uncertainty           -0.137    11.773    
    SLICE_X97Y175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.832    <hidden>
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  0.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.481ns (16.190%)  route 2.490ns (83.810%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.870ns (routing 0.309ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.335ns, distribution 1.817ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.870    -0.569    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X91Y161        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.466 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.635     0.169    <hidden>
    SLICE_X91Y164        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.125     0.294 f  <hidden>
                         net (fo=3, routed)           0.712     1.006    <hidden>
    SLICE_X90Y170        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     1.095 r  <hidden>
                         net (fo=4, routed)           0.499     1.594    <hidden>
    SLICE_X90Y171        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.135     1.729 r  <hidden>
                         net (fo=4, routed)           0.263     1.992    <hidden>
    SLICE_X90Y172        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.029     2.021 r  <hidden>
                         net (fo=4, routed)           0.381     2.402    <hidden>
    SLICE_X90Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.152     2.152    <hidden>
    SLICE_X90Y183        FDRE                                         r  <hidden>
                         clock pessimism             -0.026     2.126    
                         clock uncertainty            0.137     2.263    
    SLICE_X90Y183        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.370    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.106ns (3.728%)  route 2.737ns (96.272%))
  Logic Levels:           0  
  Clock Path Skew:        2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.873ns (routing 0.309ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.110ns (routing 0.335ns, distribution 1.775ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.873    -0.566    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X84Y224        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y224        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106    -0.460 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[41]/Q
                         net (fo=16, routed)          2.737     2.277    <hidden>
    SLICE_X86Y202        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.110     2.110    <hidden>
    SLICE_X86Y202        FDRE                                         r  <hidden>
                         clock pessimism             -0.112     1.998    
                         clock uncertainty            0.137     2.135    
    SLICE_X86Y202        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.244    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.452ns (15.097%)  route 2.542ns (84.903%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.309ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.169ns (routing 0.335ns, distribution 1.834ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.866    -0.573    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X89Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y162        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104    -0.469 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.692     0.223    <hidden>
    SLICE_X91Y165        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.102     0.325 r  <hidden>
                         net (fo=2, routed)           0.582     0.907    <hidden>
    SLICE_X91Y168        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.057     0.964 r  <hidden>
                         net (fo=4, routed)           0.387     1.351    <hidden>
    SLICE_X91Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.102     1.453 r  <hidden>
                         net (fo=4, routed)           0.453     1.906    <hidden>
    SLICE_X91Y173        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     1.963 r  <hidden>
                         net (fo=4, routed)           0.400     2.363    <hidden>
    SLICE_X89Y182        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     2.393 r  <hidden>
                         net (fo=1, routed)           0.028     2.421    <hidden>
    SLICE_X89Y182        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.169     2.169    <hidden>
    SLICE_X89Y182        FDRE                                         r  <hidden>
                         clock pessimism             -0.026     2.143    
                         clock uncertainty            0.137     2.280    
    SLICE_X89Y182        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.107     2.387    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.490ns (16.943%)  route 2.402ns (83.057%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.309ns, distribution 1.555ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.335ns, distribution 1.802ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.864    -0.575    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X89Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y162        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.472 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.674     0.202    <hidden>
    SLICE_X90Y166        LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.153     0.355 r  <hidden>
                         net (fo=1, routed)           0.419     0.774    <hidden>
    SLICE_X90Y167        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.102     0.876 r  <hidden>
                         net (fo=1, routed)           0.280     1.156    <hidden>
    SLICE_X90Y168        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.103     1.259 r  <hidden>
                         net (fo=2, routed)           0.540     1.799    <hidden>
    SLICE_X91Y171        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.029     1.828 r  <hidden>
                         net (fo=4, routed)           0.489     2.317    <hidden>
    SLICE_X95Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.137     2.137    <hidden>
    SLICE_X95Y173        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.029    
                         clock uncertainty            0.137     2.166    
    SLICE_X95Y173        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.275    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.382ns (13.177%)  route 2.517ns (86.823%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.859ns (routing 0.309ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.335ns, distribution 1.800ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.859    -0.580    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X92Y157        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.476 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.770     0.294    <hidden>
    SLICE_X92Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.135     0.429 r  <hidden>
                         net (fo=1, routed)           0.443     0.872    <hidden>
    SLICE_X92Y165        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.057     0.929 f  <hidden>
                         net (fo=3, routed)           0.388     1.317    <hidden>
    SLICE_X92Y164        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.057     1.374 r  <hidden>
                         net (fo=4, routed)           0.443     1.817    <hidden>
    SLICE_X92Y171        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.029     1.846 r  <hidden>
                         net (fo=4, routed)           0.473     2.319    <hidden>
    SLICE_X96Y175        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.135     2.135    <hidden>
    SLICE_X96Y175        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.027    
                         clock uncertainty            0.137     2.164    
    SLICE_X96Y175        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.273    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.107ns (3.688%)  route 2.794ns (96.312%))
  Logic Levels:           0  
  Clock Path Skew:        2.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 0.309ns, distribution 1.570ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.335ns, distribution 1.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.879    -0.560    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X87Y236        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107    -0.453 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[18]/Q
                         net (fo=3, routed)           2.794     2.341    <hidden>
    SLICE_X90Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.160     2.160    <hidden>
    SLICE_X90Y219        FDRE                                         r  <hidden>
                         clock pessimism             -0.111     2.049    
                         clock uncertainty            0.137     2.186    
    SLICE_X90Y219        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.109     2.295    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.382ns (13.264%)  route 2.498ns (86.736%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.859ns (routing 0.309ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.109ns (routing 0.335ns, distribution 1.774ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.859    -0.580    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X92Y157        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.476 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.770     0.294    <hidden>
    SLICE_X92Y165        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.135     0.429 r  <hidden>
                         net (fo=1, routed)           0.443     0.872    <hidden>
    SLICE_X92Y165        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.057     0.929 f  <hidden>
                         net (fo=3, routed)           0.388     1.317    <hidden>
    SLICE_X92Y164        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.057     1.374 r  <hidden>
                         net (fo=4, routed)           0.443     1.817    <hidden>
    SLICE_X92Y171        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.029     1.846 r  <hidden>
                         net (fo=4, routed)           0.454     2.300    <hidden>
    SLICE_X96Y173        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.109     2.109    <hidden>
    SLICE_X96Y173        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.001    
                         clock uncertainty            0.137     2.138    
    SLICE_X96Y173        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.247    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.422ns (13.969%)  route 2.599ns (86.031%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.866ns (routing 0.309ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.335ns, distribution 1.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.866    -0.573    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X89Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y162        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104    -0.469 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.692     0.223    <hidden>
    SLICE_X91Y165        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.102     0.325 r  <hidden>
                         net (fo=2, routed)           0.582     0.907    <hidden>
    SLICE_X91Y168        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.057     0.964 r  <hidden>
                         net (fo=4, routed)           0.387     1.351    <hidden>
    SLICE_X91Y170        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.102     1.453 r  <hidden>
                         net (fo=4, routed)           0.453     1.906    <hidden>
    SLICE_X91Y173        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     1.963 r  <hidden>
                         net (fo=4, routed)           0.485     2.448    <hidden>
    SLICE_X99Y183        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.174     2.174    <hidden>
    SLICE_X99Y183        FDRE                                         r  <hidden>
                         clock pessimism             -0.026     2.148    
                         clock uncertainty            0.137     2.285    
    SLICE_X99Y183        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.392    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.371ns (12.269%)  route 2.653ns (87.731%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.873ns (routing 0.309ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.335ns, distribution 1.841ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.873    -0.566    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X92Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y162        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106    -0.460 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.664     0.204    <hidden>
    SLICE_X92Y164        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     0.327 r  <hidden>
                         net (fo=2, routed)           0.469     0.796    <hidden>
    SLICE_X90Y164        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.057     0.853 r  <hidden>
                         net (fo=4, routed)           0.583     1.436    <hidden>
    SLICE_X91Y168        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.056     1.492 r  <hidden>
                         net (fo=4, routed)           0.459     1.951    <hidden>
    SLICE_X91Y173        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.029     1.980 r  <hidden>
                         net (fo=4, routed)           0.478     2.458    <hidden>
    SLICE_X96Y186        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.176     2.176    <hidden>
    SLICE_X96Y186        FDRE                                         r  <hidden>
                         clock pessimism             -0.026     2.150    
                         clock uncertainty            0.137     2.287    
    SLICE_X96Y186        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.109     2.396    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.222ns (7.687%)  route 2.666ns (92.313%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        2.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.881ns (routing 0.309ns, distribution 1.572ns)
  Clock Net Delay (Destination): 2.133ns (routing 0.335ns, distribution 1.798ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.881    -0.558    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y213        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -0.454 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=75, routed)          2.145     1.691    <hidden>
    SLICE_X86Y192        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.029     1.720 r  <hidden>
                         net (fo=4, routed)           0.494     2.214    <hidden>
    SLICE_X86Y189        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.089     2.303 r  <hidden>
                         net (fo=1, routed)           0.027     2.330    <hidden>
    SLICE_X86Y189        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.133     2.133    <hidden>
    SLICE_X86Y189        FDRE                                         r  <hidden>
                         clock pessimism             -0.112     2.021    
                         clock uncertainty            0.137     2.159    
    SLICE_X86Y189        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     2.266    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.478ns (5.962%)  route 7.540ns (94.038%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.335ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.077    -0.365    <hidden>
    SLICE_X83Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.248 r  <hidden>
                         net (fo=6, routed)           2.496     2.248    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata[9]
    SLICE_X88Y142        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     2.319 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20/O
                         net (fo=1, routed)           0.876     3.195    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20_n_0
    SLICE_X88Y142        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     3.236 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_18/O
                         net (fo=4, routed)           1.348     4.584    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata_7_sn_1
    SLICE_X87Y142        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.699 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/NewSample_addr_buff[0]_i_1/O
                         net (fo=3, routed)           2.195     6.894    <hidden>
    SLICE_X91Y141        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.134     7.028 r  <hidden>
                         net (fo=1, routed)           0.625     7.653    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[0]
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y57         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.575    11.263    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 0.459ns (5.776%)  route 7.487ns (94.224%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.335ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.077    -0.365    <hidden>
    SLICE_X83Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.248 r  <hidden>
                         net (fo=6, routed)           2.496     2.248    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata[9]
    SLICE_X88Y142        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     2.319 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20/O
                         net (fo=1, routed)           0.876     3.195    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20_n_0
    SLICE_X88Y142        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     3.236 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_18/O
                         net (fo=4, routed)           1.348     4.584    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata_7_sn_1
    SLICE_X87Y142        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.699 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/NewSample_addr_buff[0]_i_1/O
                         net (fo=3, routed)           2.195     6.894    <hidden>
    SLICE_X91Y141        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.115     7.009 r  <hidden>
                         net (fo=1, routed)           0.572     7.581    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[0]
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.568    11.270    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.434ns (6.101%)  route 6.680ns (93.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 11.870 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.335ns, distribution 1.758ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.309ns, distribution 1.561ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.093    -0.349    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X88Y143        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.232 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=10, routed)          4.023     3.791    <hidden>
    SLICE_X90Y143        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     3.923 f  <hidden>
                         net (fo=2, routed)           2.628     6.551    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/Timestamp_TS_reg[1]_0
    SLICE_X91Y143        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.185     6.736 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/Timestamp_TS[1]_i_1/O
                         net (fo=1, routed)           0.029     6.765    <hidden>
    SLICE_X91Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.870    11.870    <hidden>
    SLICE_X91Y143        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.978    
                         clock uncertainty           -0.137    11.841    
    SLICE_X91Y143        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    11.900    <hidden>
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.237ns (3.624%)  route 6.302ns (96.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.335ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.083    -0.359    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.242 r  <hidden>
                         net (fo=4, routed)           2.473     2.231    <hidden>
    SLICE_X88Y143        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.271 r  <hidden>
                         net (fo=1, routed)           1.048     3.319    <hidden>
    SLICE_X88Y143        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.359 r  <hidden>
                         net (fo=6, routed)           1.216     4.575    <hidden>
    SLICE_X89Y142        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     4.615 r  <hidden>
                         net (fo=1, routed)           1.565     6.180    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[2]
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.412    11.426    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 0.361ns (5.557%)  route 6.135ns (94.443%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.335ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.077    -0.365    <hidden>
    SLICE_X83Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.248 r  <hidden>
                         net (fo=6, routed)           2.496     2.248    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata[9]
    SLICE_X88Y142        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     2.319 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20/O
                         net (fo=1, routed)           0.876     3.195    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20_n_0
    SLICE_X88Y142        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     3.236 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_18/O
                         net (fo=4, routed)           0.946     4.182    <hidden>
    SLICE_X88Y141        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     4.314 r  <hidden>
                         net (fo=1, routed)           1.817     6.131    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[1]
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.398    11.440    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 0.344ns (4.987%)  route 6.554ns (95.013%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        2.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.335ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.309ns, distribution 1.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.077    -0.365    <hidden>
    SLICE_X83Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.248 r  <hidden>
                         net (fo=6, routed)           2.496     2.248    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata[9]
    SLICE_X88Y142        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     2.319 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20/O
                         net (fo=1, routed)           0.876     3.195    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_20_n_0
    SLICE_X88Y142        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.041     3.236 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst_i_18/O
                         net (fo=4, routed)           1.348     4.584    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata_7_sn_1
    SLICE_X87Y142        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     4.699 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/NewSample_addr_buff[0]_i_1/O
                         net (fo=3, routed)           1.834     6.533    <hidden>
    SLICE_X88Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.855    11.855    <hidden>
    SLICE_X88Y141        FDRE                                         r  <hidden>
                         clock pessimism              0.109    11.964    
                         clock uncertainty           -0.137    11.826    
    SLICE_X88Y141        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    11.886    <hidden>
  -------------------------------------------------------------------
                         required time                         11.886    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.290ns (4.238%)  route 6.553ns (95.762%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.335ns, distribution 1.758ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.309ns, distribution 1.557ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.093    -0.349    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X88Y143        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.232 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[10]/Q
                         net (fo=10, routed)          4.023     3.791    <hidden>
    SLICE_X90Y143        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     3.923 f  <hidden>
                         net (fo=2, routed)           2.503     6.426    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS_reg[0]
    SLICE_X90Y142        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     6.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS[0]_i_1/O
                         net (fo=1, routed)           0.027     6.494    <hidden>
    SLICE_X90Y142        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.866    11.866    <hidden>
    SLICE_X90Y142        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.974    
                         clock uncertainty           -0.137    11.837    
    SLICE_X90Y142        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    11.896    <hidden>
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                          -6.494    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 0.237ns (3.775%)  route 6.041ns (96.225%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.335ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.083    -0.359    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.242 r  <hidden>
                         net (fo=4, routed)           2.473     2.231    <hidden>
    SLICE_X88Y143        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.271 r  <hidden>
                         net (fo=1, routed)           1.048     3.319    <hidden>
    SLICE_X88Y143        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.359 r  <hidden>
                         net (fo=6, routed)           1.019     4.378    <hidden>
    SLICE_X89Y143        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     4.418 r  <hidden>
                         net (fo=1, routed)           1.501     5.919    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/addra[3]
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y56         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.485    11.353    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.353    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.238ns (3.804%)  route 6.018ns (96.196%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.335ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.083    -0.359    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.242 r  <hidden>
                         net (fo=4, routed)           2.473     2.231    <hidden>
    SLICE_X88Y143        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.271 r  <hidden>
                         net (fo=1, routed)           1.048     3.319    <hidden>
    SLICE_X88Y143        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.359 r  <hidden>
                         net (fo=6, routed)           1.020     4.379    <hidden>
    SLICE_X89Y143        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.420 r  <hidden>
                         net (fo=1, routed)           1.477     5.897    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[3]
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y57         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.494    11.344    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.238ns (3.769%)  route 6.077ns (96.231%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.335ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.083    -0.359    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.242 r  <hidden>
                         net (fo=4, routed)           2.473     2.231    <hidden>
    SLICE_X88Y143        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     2.271 r  <hidden>
                         net (fo=1, routed)           1.048     3.319    <hidden>
    SLICE_X88Y143        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.359 r  <hidden>
                         net (fo=6, routed)           1.217     4.576    <hidden>
    SLICE_X89Y142        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     4.617 r  <hidden>
                         net (fo=1, routed)           1.339     5.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/addra[2]
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/clka
    RAMB18_X9Y57         RAMB18E2                                     r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.137    11.838    
    RAMB18_X9Y57         RAMB18E2 (Setup_RAMB18E2_U_RAMB181_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.423    11.415    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.107ns (3.761%)  route 2.738ns (96.239%))
  Logic Levels:           0  
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.309ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.335ns, distribution 1.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.828    -0.611    <hidden>
    SLICE_X82Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107    -0.504 r  <hidden>
                         net (fo=1, routed)           2.738     2.234    <hidden>
    SLICE_X86Y140        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.066     2.066    <hidden>
    SLICE_X86Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.109     1.957    
                         clock uncertainty            0.137     2.094    
    SLICE_X86Y140        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.109     2.203    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.104ns (3.627%)  route 2.763ns (96.373%))
  Logic Levels:           0  
  Clock Path Skew:        2.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.309ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.088ns (routing 0.335ns, distribution 1.753ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.832    -0.607    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.503 r  <hidden>
                         net (fo=1, routed)           2.763     2.260    <hidden>
    SLICE_X86Y136        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.088     2.088    <hidden>
    SLICE_X86Y136        FDCE                                         r  <hidden>
                         clock pessimism             -0.109     1.979    
                         clock uncertainty            0.137     2.117    
    SLICE_X86Y136        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.108     2.225    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.218ns (7.630%)  route 2.639ns (92.370%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.829ns (routing 0.309ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.335ns, distribution 1.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.829    -0.610    <hidden>
    SLICE_X83Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103    -0.507 r  <hidden>
                         net (fo=1, routed)           1.234     0.727    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/s00_axis_uncalib_tdata[2]
    SLICE_X87Y142        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.029     0.756 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/NewSample_addr_buff[0]_i_2/O
                         net (fo=2, routed)           0.347     1.103    <hidden>
    SLICE_X87Y142        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.029     1.132 r  <hidden>
                         net (fo=6, routed)           1.029     2.161    <hidden>
    SLICE_X87Y141        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.057     2.218 r  <hidden>
                         net (fo=1, routed)           0.029     2.247    <hidden>
    SLICE_X87Y141        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.072     2.072    <hidden>
    SLICE_X87Y141        FDRE                                         r  <hidden>
                         clock pessimism             -0.109     1.963    
                         clock uncertainty            0.137     2.100    
    SLICE_X87Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     2.207    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.295ns (10.293%)  route 2.571ns (89.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.309ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.335ns, distribution 1.755ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.857    -0.582    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X90Y143        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y143        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106    -0.476 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/Q
                         net (fo=15, routed)          1.298     0.822    <hidden>
    SLICE_X90Y144        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.101     0.923 f  <hidden>
                         net (fo=1, routed)           1.245     2.168    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/Timestamp_TS_reg[4]_0
    SLICE_X91Y144        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     2.256 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/Timestamp_TS[4]_i_1/O
                         net (fo=1, routed)           0.028     2.284    <hidden>
    SLICE_X91Y144        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.090     2.090    <hidden>
    SLICE_X91Y144        FDCE                                         r  <hidden>
                         clock pessimism             -0.108     1.982    
                         clock uncertainty            0.137     2.119    
    SLICE_X91Y144        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.226    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.160ns (5.479%)  route 2.760ns (94.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.309ns, distribution 1.552ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.861    -0.578    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X90Y144        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103    -0.475 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          2.737     2.262    <hidden>
    SLICE_X98Y142        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.057     2.319 r  <hidden>
                         net (fo=1, routed)           0.023     2.342    <hidden>
    SLICE_X98Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X98Y142        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.013    
                         clock uncertainty            0.137     2.150    
    SLICE_X98Y142        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.108     2.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.267ns (9.066%)  route 2.678ns (90.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.309ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.335ns, distribution 1.782ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.832    -0.607    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107    -0.500 r  <hidden>
                         net (fo=4, routed)           1.830     1.330    <hidden>
    SLICE_X88Y142        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.057     1.387 r  <hidden>
                         net (fo=6, routed)           0.821     2.208    <hidden>
    SLICE_X89Y142        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.103     2.311 r  <hidden>
                         net (fo=1, routed)           0.027     2.338    <hidden>
    SLICE_X89Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.117     2.117    <hidden>
    SLICE_X89Y142        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.009    
                         clock uncertainty            0.137     2.146    
    SLICE_X89Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.107     2.253    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.282ns (9.724%)  route 2.618ns (90.276%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.309ns, distribution 1.548ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.335ns, distribution 1.755ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.857    -0.582    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X90Y143        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y143        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.106    -0.476 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[14]/Q
                         net (fo=15, routed)          1.298     0.822    <hidden>
    SLICE_X90Y144        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.088     0.910 f  <hidden>
                         net (fo=1, routed)           1.294     2.204    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS_reg[13]
    SLICE_X91Y144        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.088     2.292 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/Timestamp_TS[13]_i_1/O
                         net (fo=1, routed)           0.026     2.318    <hidden>
    SLICE_X91Y144        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.090     2.090    <hidden>
    SLICE_X91Y144        FDCE                                         r  <hidden>
                         clock pessimism             -0.108     1.982    
                         clock uncertainty            0.137     2.119    
    SLICE_X91Y144        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.108     2.227    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.175ns (5.956%)  route 2.763ns (94.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.861ns (routing 0.309ns, distribution 1.552ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.861    -0.578    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X90Y144        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y144        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.103    -0.475 f  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=18, routed)          2.737     2.262    <hidden>
    SLICE_X98Y142        LUT5 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.072     2.334 r  <hidden>
                         net (fo=1, routed)           0.026     2.360    <hidden>
    SLICE_X98Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X98Y142        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.013    
                         clock uncertainty            0.137     2.150    
    SLICE_X98Y142        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.106     2.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.263ns (8.873%)  route 2.701ns (91.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.832ns (routing 0.309ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.117ns (routing 0.335ns, distribution 1.782ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.832    -0.607    <hidden>
    SLICE_X82Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.104    -0.503 r  <hidden>
                         net (fo=3, routed)           1.238     0.735    <hidden>
    SLICE_X87Y142        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.057     0.792 r  <hidden>
                         net (fo=6, routed)           1.434     2.226    <hidden>
    SLICE_X89Y142        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.102     2.328 r  <hidden>
                         net (fo=1, routed)           0.029     2.357    <hidden>
    SLICE_X89Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.117     2.117    <hidden>
    SLICE_X89Y142        FDRE                                         r  <hidden>
                         clock pessimism             -0.108     2.009    
                         clock uncertainty            0.137     2.146    
    SLICE_X89Y142        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.107     2.253    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 0.104ns (3.497%)  route 2.870ns (96.503%))
  Logic Levels:           0  
  Clock Path Skew:        2.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.828ns (routing 0.309ns, distribution 1.519ns)
  Clock Net Delay (Destination): 2.118ns (routing 0.335ns, distribution 1.783ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.828    -0.611    <hidden>
    SLICE_X82Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y142        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104    -0.507 r  <hidden>
                         net (fo=1, routed)           2.870     2.363    <hidden>
    SLICE_X92Y142        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.118     2.118    <hidden>
    SLICE_X92Y142        FDCE                                         r  <hidden>
                         clock pessimism             -0.108     2.010    
                         clock uncertainty            0.137     2.147    
    SLICE_X92Y142        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.109     2.256    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.103ns (24.141%)  route 3.466ns (75.859%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.530ns = ( 9.470 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.335ns, distribution 1.803ns)
  Clock Net Delay (Destination): 1.909ns (routing 0.309ns, distribution 1.600ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.138     2.138    <hidden>
    SLICE_X91Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.255 r  <hidden>
                         net (fo=32, routed)          0.866     3.121    <hidden>
    SLICE_X90Y191        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.326 r  <hidden>
                         net (fo=3, routed)           0.654     3.980    <hidden>
    SLICE_X90Y220        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     4.184 r  <hidden>
                         net (fo=3, routed)           0.529     4.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X92Y230        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.784 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.210     4.994    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X91Y231        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     5.125 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.120     5.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X91Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.285 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.367     5.652    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X90Y229        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     5.837 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.253     6.090    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awready
    SLICE_X89Y234        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.150     6.240 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_inv_i_1__0/O
                         net (fo=1, routed)           0.467     6.707    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_inv_i_1__0_n_0
    SLICE_X89Y234        FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.909     9.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X89Y234        FDSE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv/C
                         clock pessimism              0.111     9.581    
                         clock uncertainty           -0.137     9.444    
    SLICE_X89Y234        FDSE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     9.507    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv
  -------------------------------------------------------------------
                         required time                          9.507    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.046ns (23.909%)  route 3.329ns (76.091%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns = ( 9.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.335ns, distribution 1.803ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.309ns, distribution 1.602ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.138     2.138    <hidden>
    SLICE_X91Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.255 f  <hidden>
                         net (fo=32, routed)          0.866     3.121    <hidden>
    SLICE_X90Y191        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.326 f  <hidden>
                         net (fo=3, routed)           0.654     3.980    <hidden>
    SLICE_X90Y220        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     4.184 f  <hidden>
                         net (fo=3, routed)           0.529     4.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X92Y230        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.784 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.210     4.994    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X91Y231        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     5.125 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.120     5.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X91Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.285 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.367     5.652    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X90Y229        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     5.837 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.297     6.134    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awready
    SLICE_X90Y234        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.093     6.227 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_i_1__0/O
                         net (fo=1, routed)           0.286     6.513    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_i_1__0_n_0
    SLICE_X90Y234        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.911     9.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y234        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg/C
                         clock pessimism              0.111     9.583    
                         clock uncertainty           -0.137     9.446    
    SLICE_X90Y234        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.506    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.any_grant_reg
  -------------------------------------------------------------------
                         required time                          9.506    
                         arrival time                          -6.513    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.085ns (25.945%)  route 3.097ns (74.055%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.536ns = ( 9.464 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.335ns, distribution 1.803ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.138     2.138    <hidden>
    SLICE_X91Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.255 r  <hidden>
                         net (fo=32, routed)          0.866     3.121    <hidden>
    SLICE_X90Y191        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.326 r  <hidden>
                         net (fo=3, routed)           0.654     3.980    <hidden>
    SLICE_X90Y220        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     4.184 r  <hidden>
                         net (fo=3, routed)           0.529     4.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X92Y230        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.784 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.210     4.994    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X91Y231        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     5.125 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.120     5.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X91Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.285 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.367     5.652    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X90Y229        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     5.837 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.077     5.914    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aa_sa_awready
    SLICE_X90Y229        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     6.046 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0/O
                         net (fo=2, routed)           0.274     6.320    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0
    SLICE_X90Y229        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.903     9.464    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aclk
    SLICE_X90Y229        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]/C
                         clock pessimism              0.111     9.575    
                         clock uncertainty           -0.137     9.438    
    SLICE_X90Y229        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     9.355    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.085ns (25.945%)  route 3.097ns (74.055%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.536ns = ( 9.464 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.335ns, distribution 1.803ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.138     2.138    <hidden>
    SLICE_X91Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.255 r  <hidden>
                         net (fo=32, routed)          0.866     3.121    <hidden>
    SLICE_X90Y191        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.326 r  <hidden>
                         net (fo=3, routed)           0.654     3.980    <hidden>
    SLICE_X90Y220        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     4.184 r  <hidden>
                         net (fo=3, routed)           0.529     4.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X92Y230        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.784 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.210     4.994    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X91Y231        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     5.125 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.120     5.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X91Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.285 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.367     5.652    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X90Y229        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     5.837 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.077     5.914    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aa_sa_awready
    SLICE_X90Y229        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     6.046 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0/O
                         net (fo=2, routed)           0.274     6.320    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__0_n_0
    SLICE_X90Y229        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.903     9.464    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aclk
    SLICE_X90Y229        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/C
                         clock pessimism              0.111     9.575    
                         clock uncertainty           -0.137     9.438    
    SLICE_X90Y229        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083     9.355    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.085ns (26.082%)  route 3.075ns (73.918%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.528ns = ( 9.472 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.335ns, distribution 1.803ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.309ns, distribution 1.602ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.138     2.138    <hidden>
    SLICE_X91Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.255 f  <hidden>
                         net (fo=32, routed)          0.866     3.121    <hidden>
    SLICE_X90Y191        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.326 f  <hidden>
                         net (fo=3, routed)           0.654     3.980    <hidden>
    SLICE_X90Y220        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     4.184 f  <hidden>
                         net (fo=3, routed)           0.529     4.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X92Y230        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.784 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.210     4.994    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X91Y231        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     5.125 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.120     5.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X91Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.285 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.367     5.652    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[0]_1
    SLICE_X90Y229        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.185     5.837 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.any_grant_i_2__0/O
                         net (fo=4, routed)           0.302     6.139    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_sa_awready
    SLICE_X90Y234        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     6.271 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1/O
                         net (fo=1, routed)           0.027     6.298    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1_n_0
    SLICE_X90Y234        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.911     9.472    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X90Y234        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]/C
                         clock pessimism              0.111     9.583    
                         clock uncertainty           -0.137     9.446    
    SLICE_X90Y234        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     9.506    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[1]
  -------------------------------------------------------------------
                         required time                          9.506    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  3.208    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.917ns (23.640%)  route 2.962ns (76.360%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.536ns = ( 9.464 - 10.000 ) 
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.335ns, distribution 1.803ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.309ns, distribution 1.594ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.138     2.138    <hidden>
    SLICE_X91Y218        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y218        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.255 r  <hidden>
                         net (fo=32, routed)          0.866     3.121    <hidden>
    SLICE_X90Y191        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     3.326 r  <hidden>
                         net (fo=3, routed)           0.654     3.980    <hidden>
    SLICE_X90Y220        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     4.184 r  <hidden>
                         net (fo=3, routed)           0.529     4.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[4]
    SLICE_X92Y230        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071     4.784 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7/O
                         net (fo=1, routed)           0.210     4.994    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_7_n_0
    SLICE_X91Y231        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     5.125 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5/O
                         net (fo=1, routed)           0.120     5.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_5_n_0
    SLICE_X91Y231        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     5.285 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.271     5.556    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_axi.s_axi_awready_i_reg
    SLICE_X90Y229        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.149     5.705 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d[1]_i_2/O
                         net (fo=1, routed)           0.312     6.017    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/D[1]
    SLICE_X90Y229        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.903     9.464    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/aclk
    SLICE_X90Y229        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]/C
                         clock pessimism              0.111     9.575    
                         clock uncertainty           -0.137     9.438    
    SLICE_X90Y229        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     9.499    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                          9.499    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.778ns (23.448%)  route 2.540ns (76.552%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.335ns, distribution 1.820ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.309ns, distribution 1.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.155     2.155    <hidden>
    SLICE_X90Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.272 r  <hidden>
                         net (fo=13, routed)          0.321     2.593    <hidden>
    SLICE_X91Y218        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     2.723 r  <hidden>
                         net (fo=3, routed)           0.071     2.794    <hidden>
    SLICE_X91Y218        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     2.893 r  <hidden>
                         net (fo=2, routed)           0.327     3.220    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X91Y225        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     3.408 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.124     3.532    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X91Y225        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     3.573 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.490     4.063    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X88Y235        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.196 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.439     4.635    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y235        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.705 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.768     5.473    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y211        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.865     9.426    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y211        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]/C
                         clock pessimism              0.112     9.537    
                         clock uncertainty           -0.137     9.400    
    SLICE_X86Y211        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.353    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.778ns (23.448%)  route 2.540ns (76.552%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.335ns, distribution 1.820ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.309ns, distribution 1.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.155     2.155    <hidden>
    SLICE_X90Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.272 r  <hidden>
                         net (fo=13, routed)          0.321     2.593    <hidden>
    SLICE_X91Y218        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     2.723 r  <hidden>
                         net (fo=3, routed)           0.071     2.794    <hidden>
    SLICE_X91Y218        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     2.893 r  <hidden>
                         net (fo=2, routed)           0.327     3.220    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X91Y225        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     3.408 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.124     3.532    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X91Y225        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     3.573 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.490     4.063    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X88Y235        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.196 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.439     4.635    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y235        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.705 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.768     5.473    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y211        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.865     9.426    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y211        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                         clock pessimism              0.112     9.537    
                         clock uncertainty           -0.137     9.400    
    SLICE_X86Y211        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     9.353    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.778ns (23.448%)  route 2.540ns (76.552%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.426 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.335ns, distribution 1.820ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.309ns, distribution 1.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.155     2.155    <hidden>
    SLICE_X90Y219        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y219        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.272 r  <hidden>
                         net (fo=13, routed)          0.321     2.593    <hidden>
    SLICE_X91Y218        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     2.723 r  <hidden>
                         net (fo=3, routed)           0.071     2.794    <hidden>
    SLICE_X91Y218        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.099     2.893 r  <hidden>
                         net (fo=2, routed)           0.327     3.220    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/m_axi_wready[0]
    SLICE_X91Y225        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     3.408 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.124     3.532    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_4_n_0
    SLICE_X91Y225        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     3.573 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.490     4.063    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X88Y235        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.196 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.439     4.635    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X86Y235        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     4.705 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.768     5.473    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X86Y211        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.865     9.426    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X86Y211        FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]/C
                         clock pessimism              0.112     9.537    
                         clock uncertainty           -0.137     9.400    
    SLICE_X86Y211        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     9.353    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.778ns (24.177%)  route 2.440ns (75.824%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.682ns = ( 9.318 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.116ns (routing 0.335ns, distribution 1.781ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.309ns, distribution 1.448ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.116     2.116    <hidden>
    SLICE_X79Y190        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y190        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     2.231 r  <hidden>
                         net (fo=8, routed)           0.427     2.658    design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/s_axis_tvalid[3]
    SLICE_X79Y197        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     2.835 r  design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/m_axis_tvalid[0]_INST_0_i_1/O
                         net (fo=9, routed)           0.174     3.009    design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/f_mux_return
    SLICE_X78Y197        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.163 r  design_1_i/axis_interconnect_0/xbar/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_22_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_round_robin.inst_arb_rr_0/m_axis_tvalid[0]_INST_0/O
                         net (fo=4, routed)           0.850     4.013    <hidden>
    SLICE_X77Y224        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     4.201 r  <hidden>
                         net (fo=5, routed)           0.194     4.395    <hidden>
    SLICE_X77Y223        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.144     4.539 r  <hidden>
                         net (fo=63, routed)          0.795     5.334    <hidden>
    SLICE_X72Y228        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.757     9.318    <hidden>
    SLICE_X72Y228        FDRE                                         r  <hidden>
                         clock pessimism              0.095     9.413    
                         clock uncertainty           -0.137     9.275    
    SLICE_X72Y228        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     9.228    <hidden>
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.561ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.142ns, distribution 0.825ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.809     0.809    <hidden>
    SLICE_X75Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y165        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.857 r  <hidden>
                         net (fo=3, routed)           0.185     1.042    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[20]
    SLICE_X74Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.967    -0.561    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X74Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                         clock pessimism             -0.073    -0.633    
                         clock uncertainty            0.137    -0.496    
    SLICE_X74Y162        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.440    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.049ns (14.671%)  route 0.285ns (85.329%))
  Logic Levels:           0  
  Clock Path Skew:        -1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.127ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.142ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.904     0.904    <hidden>
    SLICE_X88Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.953 r  <hidden>
                         net (fo=2, routed)           0.285     1.238    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[12]
    SLICE_X90Y201        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.105    -0.423    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X90Y201        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/C
                         clock pessimism             -0.015    -0.438    
                         clock uncertainty            0.137    -0.300    
    SLICE_X90Y201        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.244    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.809ns (routing 0.127ns, distribution 0.682ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.142ns, distribution 0.806ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.809     0.809    <hidden>
    SLICE_X75Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y165        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.857 r  <hidden>
                         net (fo=3, routed)           0.139     0.996    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[20]
    SLICE_X75Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.948    -0.580    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X75Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                         clock pessimism             -0.110    -0.689    
                         clock uncertainty            0.137    -0.552    
    SLICE_X75Y162        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.497    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        -1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.127ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.142ns, distribution 0.854ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.853     0.853    <hidden>
    SLICE_X76Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y166        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.901 r  <hidden>
                         net (fo=3, routed)           0.150     1.051    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[27]
    SLICE_X76Y163        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.996    -0.532    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X76Y163        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/C
                         clock pessimism             -0.114    -0.646    
                         clock uncertainty            0.137    -0.509    
    SLICE_X76Y163        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056    -0.453    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.048ns (20.601%)  route 0.185ns (79.399%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.127ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.142ns, distribution 0.861ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.853     0.853    <hidden>
    SLICE_X78Y165        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y165        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.901 r  <hidden>
                         net (fo=3, routed)           0.185     1.086    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[11]
    SLICE_X76Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.003    -0.525    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X76Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/C
                         clock pessimism             -0.086    -0.611    
                         clock uncertainty            0.137    -0.474    
    SLICE_X76Y162        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.419    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.104ns (29.050%)  route 0.254ns (70.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.142ns, distribution 0.966ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913     0.913    <hidden>
    SLICE_X90Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.962 r  <hidden>
                         net (fo=2, routed)           0.243     1.205    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[11]
    SLICE_X90Y201        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.260 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i[11]_i_1__3/O
                         net (fo=1, routed)           0.011     1.271    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer[11]
    SLICE_X90Y201        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.108    -0.420    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X90Y201        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.015    -0.435    
                         clock uncertainty            0.137    -0.297    
    SLICE_X90Y201        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.241    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.515ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.048ns (13.187%)  route 0.316ns (86.813%))
  Logic Levels:           0  
  Clock Path Skew:        -1.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.426ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.127ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.142ns, distribution 0.960ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.904     0.904    <hidden>
    SLICE_X88Y179        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y179        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.952 r  <hidden>
                         net (fo=2, routed)           0.316     1.268    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[2]
    SLICE_X90Y204        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.102    -0.426    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X90Y204        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.015    -0.441    
                         clock uncertainty            0.137    -0.303    
    SLICE_X90Y204        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.247    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.049ns (13.687%)  route 0.309ns (86.313%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.142ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913     0.913    <hidden>
    SLICE_X90Y176        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.962 r  <hidden>
                         net (fo=2, routed)           0.309     1.271    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[11]
    SLICE_X90Y201        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.105    -0.423    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X90Y201        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.015    -0.438    
                         clock uncertainty            0.137    -0.300    
    SLICE_X90Y201        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055    -0.245    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.127ns, distribution 0.726ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.142ns, distribution 0.855ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.853     0.853    <hidden>
    SLICE_X76Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y166        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.901 r  <hidden>
                         net (fo=3, routed)           0.164     1.065    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[28]
    SLICE_X76Y164        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.997    -0.531    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X76Y164        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[28]/C
                         clock pessimism             -0.114    -0.645    
                         clock uncertainty            0.137    -0.508    
    SLICE_X76Y164        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056    -0.452    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.048ns (20.961%)  route 0.181ns (79.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.127ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.142ns, distribution 0.863ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.851     0.851    <hidden>
    SLICE_X77Y166        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.899 r  <hidden>
                         net (fo=3, routed)           0.181     1.080    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[19]
    SLICE_X76Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.005    -0.523    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X76Y162        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
                         clock pessimism             -0.114    -0.637    
                         clock uncertainty            0.137    -0.500    
    SLICE_X76Y162        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.444    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.524    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.319ns (24.806%)  route 0.967ns (75.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 9.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.309ns, distribution 1.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.455     3.407    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.878     9.439    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.547    
                         clock uncertainty           -0.137     9.410    
    SLICE_X93Y134        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     9.362    <hidden>
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.319ns (24.864%)  route 0.964ns (75.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 9.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.309ns, distribution 1.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.452     3.404    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.878     9.439    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.547    
                         clock uncertainty           -0.137     9.410    
    SLICE_X93Y134        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.363    <hidden>
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.319ns (24.864%)  route 0.964ns (75.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 9.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.309ns, distribution 1.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.452     3.404    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.878     9.439    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.547    
                         clock uncertainty           -0.137     9.410    
    SLICE_X93Y134        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     9.363    <hidden>
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.319ns (24.864%)  route 0.964ns (75.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.561ns = ( 9.439 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.309ns, distribution 1.569ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.452     3.404    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.878     9.439    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.547    
                         clock uncertainty           -0.137     9.410    
    SLICE_X93Y134        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     9.363    <hidden>
  -------------------------------------------------------------------
                         required time                          9.363    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.319ns (24.941%)  route 0.960ns (75.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.562ns = ( 9.438 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.309ns, distribution 1.568ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.448     3.400    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.877     9.438    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.546    
                         clock uncertainty           -0.137     9.409    
    SLICE_X93Y133        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.362    <hidden>
  -------------------------------------------------------------------
                         required time                          9.362    
                         arrival time                          -3.400    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.319ns (25.059%)  route 0.954ns (74.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.309ns, distribution 1.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.442     3.394    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.876     9.437    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.545    
                         clock uncertainty           -0.137     9.408    
    SLICE_X93Y134        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     9.361    <hidden>
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.319ns (25.059%)  route 0.954ns (74.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.309ns, distribution 1.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.442     3.394    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.876     9.437    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.545    
                         clock uncertainty           -0.137     9.408    
    SLICE_X93Y134        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     9.361    <hidden>
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.319ns (25.059%)  route 0.954ns (74.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.309ns, distribution 1.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.442     3.394    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.876     9.437    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.545    
                         clock uncertainty           -0.137     9.408    
    SLICE_X93Y134        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     9.361    <hidden>
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.319ns (25.059%)  route 0.954ns (74.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.563ns = ( 9.437 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.309ns, distribution 1.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.442     3.394    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.876     9.437    <hidden>
    SLICE_X93Y134        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.545    
                         clock uncertainty           -0.137     9.408    
    SLICE_X93Y134        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     9.361    <hidden>
  -------------------------------------------------------------------
                         required time                          9.361    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.319ns (25.138%)  route 0.950ns (74.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.560ns = ( 9.440 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.335ns, distribution 1.786ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.309ns, distribution 1.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.121     2.121    <hidden>
    SLICE_X97Y143        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     2.235 r  <hidden>
                         net (fo=28, routed)          0.512     2.747    <hidden>
    SLICE_X96Y135        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     2.952 r  <hidden>
                         net (fo=25, routed)          0.438     3.390    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.879     9.440    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
                         clock pessimism              0.108     9.548    
                         clock uncertainty           -0.137     9.411    
    SLICE_X93Y133        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     9.364    <hidden>
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  5.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.403ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.064ns (39.752%)  route 0.097ns (60.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.127ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.142ns, distribution 0.950ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.915     0.915    <hidden>
    SLICE_X96Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.964 r  <hidden>
                         net (fo=28, routed)          0.083     1.047    <hidden>
    SLICE_X95Y134        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     1.062 r  <hidden>
                         net (fo=1, routed)           0.014     1.076    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.092    -0.436    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.085    -0.520    
                         clock uncertainty            0.137    -0.383    
    SLICE_X95Y134        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056    -0.327    <hidden>
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.064ns (38.788%)  route 0.101ns (61.212%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.127ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.142ns, distribution 0.950ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.915     0.915    <hidden>
    SLICE_X96Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.964 r  <hidden>
                         net (fo=28, routed)          0.085     1.049    <hidden>
    SLICE_X95Y134        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.064 r  <hidden>
                         net (fo=1, routed)           0.016     1.080    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.092    -0.436    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.085    -0.520    
                         clock uncertainty            0.137    -0.383    
    SLICE_X95Y134        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056    -0.327    <hidden>
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.408ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        -1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.127ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.142ns, distribution 0.950ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.915     0.915    <hidden>
    SLICE_X96Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.964 r  <hidden>
                         net (fo=28, routed)          0.117     1.081    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.092    -0.436    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.085    -0.520    
                         clock uncertainty            0.137    -0.383    
    SLICE_X95Y134        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056    -0.327    <hidden>
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.436ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.915ns (routing 0.127ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.142ns, distribution 0.950ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.915     0.915    <hidden>
    SLICE_X96Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.964 r  <hidden>
                         net (fo=28, routed)          0.078     1.042    <hidden>
    SLICE_X95Y134        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.030     1.072 r  <hidden>
                         net (fo=1, routed)           0.012     1.084    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.092    -0.436    <hidden>
    SLICE_X95Y134        FDRE                                         r  <hidden>
                         clock pessimism             -0.085    -0.520    
                         clock uncertainty            0.137    -0.383    
    SLICE_X95Y134        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056    -0.327    <hidden>
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.465ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.127ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.142ns, distribution 0.921ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.907     0.907    <hidden>
    SLICE_X90Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y136        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.955 r  <hidden>
                         net (fo=1, routed)           0.074     1.029    <hidden>
    SLICE_X88Y137        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     1.044 r  <hidden>
                         net (fo=1, routed)           0.012     1.056    <hidden>
    SLICE_X88Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.063    -0.465    <hidden>
    SLICE_X88Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.085    -0.550    
                         clock uncertainty            0.137    -0.413    
    SLICE_X88Y137        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.357    <hidden>
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.441ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.914ns (routing 0.127ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.142ns, distribution 0.945ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.914     0.914    <hidden>
    SLICE_X92Y133        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y133        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.963 r  <hidden>
                         net (fo=1, routed)           0.068     1.031    <hidden>
    SLICE_X93Y133        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.046 r  <hidden>
                         net (fo=1, routed)           0.015     1.061    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.087    -0.441    <hidden>
    SLICE_X93Y133        FDRE                                         r  <hidden>
                         clock pessimism             -0.132    -0.572    
                         clock uncertainty            0.137    -0.435    
    SLICE_X93Y133        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.379    <hidden>
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.104ns (68.874%)  route 0.047ns (31.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.127ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.907     0.907    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.956 r  <hidden>
                         net (fo=1, routed)           0.033     0.989    <hidden>
    SLICE_X90Y135        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.055     1.044 r  <hidden>
                         net (fo=1, routed)           0.014     1.058    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081    -0.447    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.132    -0.578    
                         clock uncertainty            0.137    -0.441    
    SLICE_X90Y135        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056    -0.385    <hidden>
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.101ns (66.447%)  route 0.051ns (33.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.127ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.907     0.907    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.955 r  <hidden>
                         net (fo=1, routed)           0.035     0.990    <hidden>
    SLICE_X90Y135        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.053     1.043 r  <hidden>
                         net (fo=1, routed)           0.016     1.059    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081    -0.447    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.132    -0.578    
                         clock uncertainty            0.137    -0.441    
    SLICE_X90Y135        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.385    <hidden>
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.101ns (66.447%)  route 0.051ns (33.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.127ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.907     0.907    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.955 r  <hidden>
                         net (fo=1, routed)           0.036     0.991    <hidden>
    SLICE_X90Y135        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.053     1.044 r  <hidden>
                         net (fo=1, routed)           0.015     1.059    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081    -0.447    <hidden>
    SLICE_X90Y135        FDRE                                         r  <hidden>
                         clock pessimism             -0.132    -0.578    
                         clock uncertainty            0.137    -0.441    
    SLICE_X90Y135        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056    -0.385    <hidden>
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.101ns (67.785%)  route 0.048ns (32.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.127ns, distribution 0.779ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.142ns, distribution 0.934ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.906     0.906    <hidden>
    SLICE_X89Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.954 r  <hidden>
                         net (fo=1, routed)           0.036     0.990    <hidden>
    SLICE_X89Y137        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.053     1.043 r  <hidden>
                         net (fo=1, routed)           0.012     1.055    <hidden>
    SLICE_X89Y137        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.076    -0.452    <hidden>
    SLICE_X89Y137        FDRE                                         r  <hidden>
                         clock pessimism             -0.131    -0.582    
                         clock uncertainty            0.137    -0.445    
    SLICE_X89Y137        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056    -0.389    <hidden>
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  1.444    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.809ns  (logic 0.458ns (25.318%)  route 1.351ns (74.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.309ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     7.406 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           1.351     8.757    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[13]
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.814     9.375    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C
                         clock pessimism             -0.075     9.299    
                         clock uncertainty           -0.257     9.042    
    SLICE_X80Y122        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     9.101    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.782ns  (logic 0.419ns (23.513%)  route 1.363ns (76.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.309ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.419     7.367 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           1.363     8.730    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[10]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.818     9.379    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
                         clock pessimism             -0.075     9.303    
                         clock uncertainty           -0.257     9.046    
    SLICE_X81Y122        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     9.107    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.652ns  (logic 0.446ns (26.998%)  route 1.206ns (73.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.309ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     7.394 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           1.206     8.600    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[9]
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.814     9.375    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                         clock pessimism             -0.075     9.299    
                         clock uncertainty           -0.257     9.042    
    SLICE_X80Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     9.105    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.494ns  (logic 0.448ns (29.987%)  route 1.046ns (70.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.309ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.448     7.396 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           1.046     8.442    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[7]
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.814     9.375    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism             -0.075     9.299    
                         clock uncertainty           -0.257     9.042    
    SLICE_X80Y122        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.101    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.480ns  (logic 0.419ns (28.311%)  route 1.061ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.309ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.419     7.367 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           1.061     8.428    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[2]
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.814     9.375    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                         clock pessimism             -0.075     9.299    
                         clock uncertainty           -0.257     9.042    
    SLICE_X80Y122        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.101    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.479ns  (logic 0.446ns (30.156%)  route 1.033ns (69.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.309ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.446     7.394 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           1.033     8.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[11]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.818     9.379    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                         clock pessimism             -0.075     9.303    
                         clock uncertainty           -0.257     9.046    
    SLICE_X81Y122        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     9.104    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.484ns  (logic 0.445ns (29.987%)  route 1.039ns (70.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.309ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     7.393 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           1.039     8.432    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[3]
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.825     9.386    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                         clock pessimism             -0.075     9.310    
                         clock uncertainty           -0.257     9.053    
    SLICE_X79Y123        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     9.114    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.454ns  (logic 0.449ns (30.880%)  route 1.005ns (69.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.625ns = ( 9.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.309ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.449     7.397 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           1.005     8.402    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[5]
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.814     9.375    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                         clock pessimism             -0.075     9.299    
                         clock uncertainty           -0.257     9.042    
    SLICE_X80Y122        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     9.104    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.428ns  (logic 0.413ns (28.922%)  route 1.015ns (71.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 9.379 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.309ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.413     7.361 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           1.015     8.376    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[0]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.818     9.379    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism             -0.075     9.303    
                         clock uncertainty           -0.257     9.046    
    SLICE_X81Y122        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     9.105    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_1 rise@7.500ns)
  Data Path Delay:        1.434ns  (logic 0.445ns (31.032%)  route 0.989ns (68.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.614ns = ( 9.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 6.948 - 7.500 ) 
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.335ns, distribution 1.555ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.309ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      7.500     7.500 r  
    G10                                               0.000     7.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     7.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.022 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     8.112    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.112 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     8.977    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.439     4.538 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     4.975    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.058 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.890     6.948    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445     7.393 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.989     8.382    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[1]
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.825     9.386    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                         clock pessimism             -0.075     9.310    
                         clock uncertainty           -0.257     9.053    
    SLICE_X79Y123        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     9.112    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.158ns (25.566%)  route 0.460ns (74.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.142ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.796    -0.416    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.158    -0.258 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.460     0.202    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[12]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.025    -0.503    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C
                         clock pessimism              0.361    -0.141    
                         clock uncertainty            0.257     0.116    
    SLICE_X81Y122        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     0.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.158ns (25.443%)  route 0.463ns (74.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.142ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.796    -0.416    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.158    -0.258 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.463     0.205    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[8]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.025    -0.503    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                         clock pessimism              0.361    -0.141    
                         clock uncertainty            0.257     0.116    
    SLICE_X81Y122        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.151ns (24.238%)  route 0.472ns (75.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.142ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.792    -0.420    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/WCLK
    SLICE_X81Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151    -0.269 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMA_D1/O
                         net (fo=1, routed)           0.472     0.203    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[15]
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.020    -0.508    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X80Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C
                         clock pessimism              0.361    -0.146    
                         clock uncertainty            0.257     0.111    
    SLICE_X80Y122        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.167    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.203    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.158ns (25.159%)  route 0.470ns (74.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.142ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.792    -0.420    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/WCLK
    SLICE_X81Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.158    -0.262 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMB/O
                         net (fo=1, routed)           0.470     0.208    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[16]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.025    -0.503    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/C
                         clock pessimism              0.361    -0.141    
                         clock uncertainty            0.257     0.116    
    SLICE_X81Y122        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.151ns (23.742%)  route 0.485ns (76.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.142ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.796    -0.416    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151    -0.265 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.485     0.220    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[1]
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.036    -0.492    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                         clock pessimism              0.361    -0.130    
                         clock uncertainty            0.257     0.127    
    SLICE_X79Y123        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.183    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.049ns (7.865%)  route 0.574ns (92.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.799ns (routing 0.127ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.142ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.799    -0.413    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X79Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.364 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=36, routed)          0.574     0.210    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X79Y124        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.026    -0.502    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X79Y124        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.361    -0.140    
                         clock uncertainty            0.257     0.117    
    SLICE_X79Y124        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     0.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.156ns (24.375%)  route 0.484ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.142ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.796    -0.416    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.156    -0.260 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.484     0.224    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[4]
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.036    -0.492    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                         clock pessimism              0.361    -0.130    
                         clock uncertainty            0.257     0.127    
    SLICE_X79Y123        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.183    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.157ns (24.493%)  route 0.484ns (75.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.796ns (routing 0.127ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.036ns (routing 0.142ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.796    -0.416    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/WCLK
    SLICE_X79Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y125        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.157    -0.259 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.484     0.225    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[6]
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.036    -0.492    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X79Y123        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
                         clock pessimism              0.361    -0.130    
                         clock uncertainty            0.257     0.127    
    SLICE_X79Y123        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     0.183    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.151ns (23.742%)  route 0.485ns (76.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.142ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.792    -0.420    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/WCLK
    SLICE_X81Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.151    -0.269 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMB_D1/O
                         net (fo=1, routed)           0.485     0.216    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[17]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.025    -0.503    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C
                         clock pessimism              0.361    -0.141    
                         clock uncertainty            0.257     0.116    
    SLICE_X81Y122        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.056     0.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.150ns (23.548%)  route 0.487ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.792ns (routing 0.127ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.142ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.792    -0.420    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/WCLK
    SLICE_X81Y125        RAMD32                                       r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y125        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.150    -0.270 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_19/RAMC_D1/O
                         net (fo=1, routed)           0.487     0.217    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[19]
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.025    -0.503    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X81Y122        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C
                         clock pessimism              0.361    -0.141    
                         clock uncertainty            0.257     0.116    
    SLICE_X81Y122        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.172    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :         2983  Failing Endpoints,  Worst Slack       -2.000ns,  Total Violation    -3051.865ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.000ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 2.048ns (53.319%)  route 1.793ns (46.681%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 1.589 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.725     0.948    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/AsyncInput
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.327 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.354    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X57Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.373 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.400    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[15]
    SLICE_X57Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.419 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.446    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[23]
    SLICE_X57Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.465 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.492    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[31]
    SLICE_X57Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.511 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.538    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[39]
    SLICE_X57Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.557 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.584    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[47]
    SLICE_X57Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.630    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[55]
    SLICE_X57Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.649 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[63]
    SLICE_X57Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.704 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[15]
    SLICE_X57Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.750 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.768    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[23]
    SLICE_X57Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.796 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.814    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[31]
    SLICE_X57Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.842 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.873    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[39]
    SLICE_X57Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.901 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.919    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[47]
    SLICE_X57Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.965    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[55]
    SLICE_X57Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.993 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.011    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[63]
    SLICE_X57Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.039 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.057    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[71]
    SLICE_X57Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.085 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.103    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[79]
    SLICE_X57Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.131 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.149    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[87]
    SLICE_X57Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.177 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.195    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[95]
    SLICE_X57Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.223 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[103]
    SLICE_X57Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.269 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.287    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[111]
    SLICE_X57Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.315 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.333    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[119]
    SLICE_X57Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.361 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.379    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[127]
    SLICE_X57Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.407 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.425    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[135]
    SLICE_X57Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.453 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.471    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[143]
    SLICE_X57Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.499 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[151]
    SLICE_X57Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.545 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.563    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[159]
    SLICE_X57Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.591 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.609    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[167]
    SLICE_X57Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.637 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.655    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[175]
    SLICE_X57Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.683 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.701    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[183]
    SLICE_X57Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.729 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.747    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[191]
    SLICE_X57Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.775 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.793    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[199]
    SLICE_X57Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.821 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.839    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[207]
    SLICE_X57Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.867 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.885    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[215]
    SLICE_X57Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.913 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.931    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[223]
    SLICE_X57Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.959 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.977    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[231]
    SLICE_X57Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.005 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.023    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[239]
    SLICE_X57Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.051 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.069    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[247]
    SLICE_X57Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.115    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[255]
    SLICE_X57Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.144     3.259 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[6]
                         net (fo=1, routed)           0.057     3.316    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[262]
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.528     1.589    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[318]/C
                         clock pessimism             -0.075     1.513    
                         clock uncertainty           -0.257     1.256    
    SLICE_X57Y177        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     1.316    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[318]
  -------------------------------------------------------------------
                         required time                          1.316    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                 -2.000    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 2.048ns (53.333%)  route 1.792ns (46.667%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 1.595 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.724     0.947    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/AsyncInput
    SLICE_X56Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     1.326 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.353    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[7]
    SLICE_X56Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.372 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.399    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[15]
    SLICE_X56Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.418 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.445    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[23]
    SLICE_X56Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.464 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.491    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[31]
    SLICE_X56Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.510 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.537    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[39]
    SLICE_X56Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.556 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.583    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[47]
    SLICE_X56Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.602 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.629    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[55]
    SLICE_X56Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.648 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.675    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[63]
    SLICE_X56Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.703 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.721    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[15]
    SLICE_X56Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.749 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.767    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[23]
    SLICE_X56Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.795 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.826    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[31]
    SLICE_X56Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.854 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.872    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[39]
    SLICE_X56Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.900 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.918    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[47]
    SLICE_X56Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.946 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.964    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[55]
    SLICE_X56Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.992 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.010    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[63]
    SLICE_X56Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.038 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.056    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[71]
    SLICE_X56Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.084 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.102    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[79]
    SLICE_X56Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.130 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.148    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[87]
    SLICE_X56Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[95]
    SLICE_X56Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.222 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.240    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[103]
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.268 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.286    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[111]
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.314 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[119]
    SLICE_X56Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.360 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.378    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[127]
    SLICE_X56Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.406 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.424    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[135]
    SLICE_X56Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.452 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.470    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[143]
    SLICE_X56Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.516    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[151]
    SLICE_X56Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.544 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.562    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[159]
    SLICE_X56Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.590 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.608    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[167]
    SLICE_X56Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.636 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.654    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[175]
    SLICE_X56Y168        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.682 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.700    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[183]
    SLICE_X56Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.728 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.746    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[191]
    SLICE_X56Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.774 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.792    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[199]
    SLICE_X56Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.820 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.838    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[207]
    SLICE_X56Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.866 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.884    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[215]
    SLICE_X56Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.912 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.930    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[223]
    SLICE_X56Y174        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.958 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[231]
    SLICE_X56Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     3.004 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.022    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[239]
    SLICE_X56Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     3.050 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.068    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[247]
    SLICE_X56Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     3.096 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.114    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[255]
    SLICE_X56Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.144     3.258 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[6]
                         net (fo=1, routed)           0.057     3.315    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/D[262]
    SLICE_X56Y178        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.534     1.595    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X56Y178        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]/C
                         clock pessimism             -0.075     1.519    
                         clock uncertainty           -0.257     1.262    
    SLICE_X56Y178        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     1.322    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]
  -------------------------------------------------------------------
                         required time                          1.322    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 2.048ns (52.729%)  route 1.836ns (47.271%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 1.650 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.309ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.768     0.991    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/AsyncInput
    SLICE_X58Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.370 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.397    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[7]
    SLICE_X58Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.416 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.443    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[15]
    SLICE_X58Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.462 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.489    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[23]
    SLICE_X58Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.508 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.535    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[31]
    SLICE_X58Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.554 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.581    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[39]
    SLICE_X58Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.600 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.627    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[47]
    SLICE_X58Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.646 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.673    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[55]
    SLICE_X58Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.040     1.732    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[63]
    SLICE_X58Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.760 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.778    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[15]
    SLICE_X58Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.806 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.824    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[23]
    SLICE_X58Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.852 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.870    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[31]
    SLICE_X58Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.898 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.916    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[39]
    SLICE_X58Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.944 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.962    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[47]
    SLICE_X58Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.008    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[55]
    SLICE_X58Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.036 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.054    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[63]
    SLICE_X58Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.082 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.100    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[71]
    SLICE_X58Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.128 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.146    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[79]
    SLICE_X58Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.174 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.192    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[87]
    SLICE_X58Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.220 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.238    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[95]
    SLICE_X58Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.266 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.284    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[103]
    SLICE_X58Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.312 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.330    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[111]
    SLICE_X58Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.358 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.376    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[119]
    SLICE_X58Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.404 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.422    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[127]
    SLICE_X58Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.450 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.468    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[135]
    SLICE_X58Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.496 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.514    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[143]
    SLICE_X58Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.542 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.560    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[151]
    SLICE_X58Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.588 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.606    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[159]
    SLICE_X58Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.634 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.652    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[167]
    SLICE_X58Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.680 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.698    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[175]
    SLICE_X58Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.726 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.744    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[183]
    SLICE_X58Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.772 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.790    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[191]
    SLICE_X58Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.818 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.836    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[199]
    SLICE_X58Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.864 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.882    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[207]
    SLICE_X58Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.910 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.928    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[215]
    SLICE_X58Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.956 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.974    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[223]
    SLICE_X58Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.002 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.020    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[231]
    SLICE_X58Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.066    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[239]
    SLICE_X58Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.094 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.112    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[247]
    SLICE_X58Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.140 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.158    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[255]
    SLICE_X58Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.144     3.302 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[6]
                         net (fo=1, routed)           0.057     3.359    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/D[262]
    SLICE_X58Y181        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.589     1.650    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X58Y181        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]/C
                         clock pessimism             -0.075     1.574    
                         clock uncertainty           -0.257     1.317    
    SLICE_X58Y181        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     1.377    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[318]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.038ns (53.351%)  route 1.782ns (46.649%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 1.589 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.725     0.948    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/AsyncInput
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.327 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.354    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X57Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.373 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.400    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[15]
    SLICE_X57Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.419 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.446    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[23]
    SLICE_X57Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.465 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.492    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[31]
    SLICE_X57Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.511 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.538    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[39]
    SLICE_X57Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.557 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.584    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[47]
    SLICE_X57Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.630    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[55]
    SLICE_X57Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.649 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[63]
    SLICE_X57Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.704 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[15]
    SLICE_X57Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.750 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.768    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[23]
    SLICE_X57Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.796 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.814    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[31]
    SLICE_X57Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.842 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.873    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[39]
    SLICE_X57Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.901 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.919    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[47]
    SLICE_X57Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.965    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[55]
    SLICE_X57Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.993 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.011    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[63]
    SLICE_X57Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.039 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.057    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[71]
    SLICE_X57Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.085 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.103    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[79]
    SLICE_X57Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.131 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.149    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[87]
    SLICE_X57Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.177 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.195    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[95]
    SLICE_X57Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.223 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[103]
    SLICE_X57Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.269 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.287    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[111]
    SLICE_X57Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.315 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.333    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[119]
    SLICE_X57Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.361 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.379    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[127]
    SLICE_X57Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.407 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.425    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[135]
    SLICE_X57Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.453 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.471    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[143]
    SLICE_X57Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.499 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[151]
    SLICE_X57Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.545 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.563    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[159]
    SLICE_X57Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.591 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.609    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[167]
    SLICE_X57Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.637 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.655    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[175]
    SLICE_X57Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.683 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.701    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[183]
    SLICE_X57Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.729 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.747    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[191]
    SLICE_X57Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.775 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.793    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[199]
    SLICE_X57Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.821 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.839    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[207]
    SLICE_X57Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.867 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.885    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[215]
    SLICE_X57Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.913 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.931    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[223]
    SLICE_X57Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.959 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.977    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[231]
    SLICE_X57Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.005 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.023    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[239]
    SLICE_X57Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.051 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.069    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[247]
    SLICE_X57Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.115    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[255]
    SLICE_X57Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.134     3.249 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[4]
                         net (fo=1, routed)           0.046     3.295    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[260]
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.528     1.589    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[316]/C
                         clock pessimism             -0.075     1.513    
                         clock uncertainty           -0.257     1.256    
    SLICE_X57Y177        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.316    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[316]
  -------------------------------------------------------------------
                         required time                          1.316    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.972ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 2.038ns (53.365%)  route 1.781ns (46.635%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.905ns = ( 1.595 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.724     0.947    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/AsyncInput
    SLICE_X56Y139        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     1.326 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.353    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[7]
    SLICE_X56Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.372 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.399    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[15]
    SLICE_X56Y141        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.418 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.445    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[23]
    SLICE_X56Y142        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.464 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.491    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[31]
    SLICE_X56Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.510 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.537    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[39]
    SLICE_X56Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.556 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.583    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[47]
    SLICE_X56Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.602 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.629    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[55]
    SLICE_X56Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.019     1.648 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.675    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[63]
    SLICE_X56Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.703 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.721    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[15]
    SLICE_X56Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.749 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.767    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[23]
    SLICE_X56Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.795 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.826    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[31]
    SLICE_X56Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.854 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.872    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[39]
    SLICE_X56Y151        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.900 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.918    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[47]
    SLICE_X56Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.946 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.964    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[55]
    SLICE_X56Y153        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     1.992 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.010    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[63]
    SLICE_X56Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.038 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.056    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[71]
    SLICE_X56Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.084 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.102    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[79]
    SLICE_X56Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.130 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.148    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[87]
    SLICE_X56Y157        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[95]
    SLICE_X56Y158        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.222 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.240    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[103]
    SLICE_X56Y159        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.268 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.286    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[111]
    SLICE_X56Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.314 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[119]
    SLICE_X56Y161        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.360 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.378    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[127]
    SLICE_X56Y162        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.406 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.424    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[135]
    SLICE_X56Y163        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.452 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.470    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[143]
    SLICE_X56Y164        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.498 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.516    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[151]
    SLICE_X56Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.544 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.562    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[159]
    SLICE_X56Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.590 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.608    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[167]
    SLICE_X56Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.636 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.654    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[175]
    SLICE_X56Y168        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.682 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.700    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[183]
    SLICE_X56Y169        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.728 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.746    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[191]
    SLICE_X56Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.774 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.792    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[199]
    SLICE_X56Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.820 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.838    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[207]
    SLICE_X56Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.866 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.884    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[215]
    SLICE_X56Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.912 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.930    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[223]
    SLICE_X56Y174        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     2.958 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[231]
    SLICE_X56Y175        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     3.004 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.022    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[239]
    SLICE_X56Y176        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     3.050 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.068    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[247]
    SLICE_X56Y177        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     3.096 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.114    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[255]
    SLICE_X56Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.134     3.248 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[4]
                         net (fo=1, routed)           0.046     3.294    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/D[260]
    SLICE_X56Y178        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.534     1.595    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X56Y178        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]/C
                         clock pessimism             -0.075     1.519    
                         clock uncertainty           -0.257     1.262    
    SLICE_X56Y178        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.322    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]
  -------------------------------------------------------------------
                         required time                          1.322    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                 -1.972    

Slack (VIOLATED) :        -1.961ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 2.038ns (52.757%)  route 1.825ns (47.243%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 1.650 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.309ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.768     0.991    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/AsyncInput
    SLICE_X58Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.370 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.397    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[7]
    SLICE_X58Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.416 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.443    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[15]
    SLICE_X58Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.462 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.489    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[23]
    SLICE_X58Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.508 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.535    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[31]
    SLICE_X58Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.554 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.581    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[39]
    SLICE_X58Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.600 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.627    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[47]
    SLICE_X58Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.646 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.673    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[55]
    SLICE_X58Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.692 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.040     1.732    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/CO_Taps_preTDL[1]_2[63]
    SLICE_X58Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.760 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.778    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[15]
    SLICE_X58Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.806 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.824    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[23]
    SLICE_X58Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.852 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.870    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[31]
    SLICE_X58Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.898 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.916    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[39]
    SLICE_X58Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.944 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.962    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[47]
    SLICE_X58Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.990 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.008    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[55]
    SLICE_X58Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.036 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.054    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[63]
    SLICE_X58Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.082 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.100    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[71]
    SLICE_X58Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.128 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.146    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[79]
    SLICE_X58Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.174 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.192    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[87]
    SLICE_X58Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.220 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.238    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[95]
    SLICE_X58Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.266 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.284    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[103]
    SLICE_X58Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.312 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.330    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[111]
    SLICE_X58Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.358 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.376    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[119]
    SLICE_X58Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.404 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.422    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[127]
    SLICE_X58Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.450 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.468    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[135]
    SLICE_X58Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.496 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.514    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[143]
    SLICE_X58Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.542 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.560    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[151]
    SLICE_X58Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.588 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.606    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[159]
    SLICE_X58Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.634 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.652    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[167]
    SLICE_X58Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.680 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.698    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[175]
    SLICE_X58Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.726 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.744    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[183]
    SLICE_X58Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.772 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.790    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[191]
    SLICE_X58Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.818 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.836    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[199]
    SLICE_X58Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.864 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.882    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[207]
    SLICE_X58Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.910 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.928    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[215]
    SLICE_X58Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.956 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.974    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[223]
    SLICE_X58Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.002 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.020    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[231]
    SLICE_X58Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.048 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.066    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[239]
    SLICE_X58Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.094 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.112    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[247]
    SLICE_X58Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.140 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.158    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/D[255]
    SLICE_X58Y181        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.134     3.292 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[4]
                         net (fo=1, routed)           0.046     3.338    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/D[260]
    SLICE_X58Y181        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.589     1.650    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X58Y181        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]/C
                         clock pessimism             -0.075     1.574    
                         clock uncertainty           -0.257     1.317    
    SLICE_X58Y181        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     1.377    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[316]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -3.338    
  -------------------------------------------------------------------
                         slack                                 -1.961    

Slack (VIOLATED) :        -1.959ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.018ns (53.119%)  route 1.781ns (46.881%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 1.589 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.725     0.948    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/AsyncInput
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.327 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.354    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X57Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.373 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.400    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[15]
    SLICE_X57Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.419 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.446    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[23]
    SLICE_X57Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.465 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.492    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[31]
    SLICE_X57Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.511 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.538    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[39]
    SLICE_X57Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.557 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.584    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[47]
    SLICE_X57Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.630    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[55]
    SLICE_X57Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.649 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[63]
    SLICE_X57Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.704 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[15]
    SLICE_X57Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.750 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.768    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[23]
    SLICE_X57Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.796 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.814    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[31]
    SLICE_X57Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.842 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.873    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[39]
    SLICE_X57Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.901 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.919    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[47]
    SLICE_X57Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.965    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[55]
    SLICE_X57Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.993 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.011    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[63]
    SLICE_X57Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.039 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.057    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[71]
    SLICE_X57Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.085 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.103    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[79]
    SLICE_X57Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.131 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.149    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[87]
    SLICE_X57Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.177 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.195    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[95]
    SLICE_X57Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.223 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[103]
    SLICE_X57Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.269 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.287    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[111]
    SLICE_X57Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.315 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.333    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[119]
    SLICE_X57Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.361 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.379    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[127]
    SLICE_X57Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.407 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.425    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[135]
    SLICE_X57Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.453 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.471    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[143]
    SLICE_X57Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.499 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[151]
    SLICE_X57Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.545 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.563    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[159]
    SLICE_X57Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.591 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.609    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[167]
    SLICE_X57Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.637 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.655    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[175]
    SLICE_X57Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.683 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.701    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[183]
    SLICE_X57Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.729 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.747    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[191]
    SLICE_X57Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.775 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.793    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[199]
    SLICE_X57Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.821 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.839    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[207]
    SLICE_X57Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.867 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.885    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[215]
    SLICE_X57Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.913 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.931    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[223]
    SLICE_X57Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.959 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.977    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[231]
    SLICE_X57Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.005 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.023    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[239]
    SLICE_X57Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.051 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.069    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[247]
    SLICE_X57Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.115    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[255]
    SLICE_X57Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.114     3.229 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[5]
                         net (fo=1, routed)           0.045     3.274    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[261]
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.528     1.589    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[317]/C
                         clock pessimism             -0.075     1.513    
                         clock uncertainty           -0.257     1.256    
    SLICE_X57Y177        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     1.315    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[317]
  -------------------------------------------------------------------
                         required time                          1.315    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 -1.959    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[314]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 1.999ns (52.661%)  route 1.797ns (47.339%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.910ns = ( 1.590 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.309ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.725     0.948    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/AsyncInput
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.327 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.354    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X57Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.373 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.400    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[15]
    SLICE_X57Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.419 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.446    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[23]
    SLICE_X57Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.465 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.492    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[31]
    SLICE_X57Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.511 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.538    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[39]
    SLICE_X57Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.557 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.584    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[47]
    SLICE_X57Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.630    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[55]
    SLICE_X57Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.649 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[63]
    SLICE_X57Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.704 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[15]
    SLICE_X57Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.750 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.768    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[23]
    SLICE_X57Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.796 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.814    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[31]
    SLICE_X57Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.842 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.873    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[39]
    SLICE_X57Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.901 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.919    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[47]
    SLICE_X57Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.965    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[55]
    SLICE_X57Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.993 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.011    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[63]
    SLICE_X57Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.039 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.057    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[71]
    SLICE_X57Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.085 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.103    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[79]
    SLICE_X57Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.131 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.149    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[87]
    SLICE_X57Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.177 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.195    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[95]
    SLICE_X57Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.223 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[103]
    SLICE_X57Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.269 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.287    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[111]
    SLICE_X57Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.315 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.333    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[119]
    SLICE_X57Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.361 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.379    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[127]
    SLICE_X57Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.407 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.425    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[135]
    SLICE_X57Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.453 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.471    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[143]
    SLICE_X57Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.499 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[151]
    SLICE_X57Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.545 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.563    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[159]
    SLICE_X57Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.591 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.609    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[167]
    SLICE_X57Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.637 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.655    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[175]
    SLICE_X57Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.683 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.701    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[183]
    SLICE_X57Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.729 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.747    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[191]
    SLICE_X57Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.775 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.793    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[199]
    SLICE_X57Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.821 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.839    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[207]
    SLICE_X57Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.867 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.885    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[215]
    SLICE_X57Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.913 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.931    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[223]
    SLICE_X57Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.959 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.977    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[231]
    SLICE_X57Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.005 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.023    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[239]
    SLICE_X57Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.051 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.069    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[247]
    SLICE_X57Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.097 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.115    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[255]
    SLICE_X57Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.095     3.210 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[2]
                         net (fo=1, routed)           0.061     3.271    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[258]
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.529     1.590    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X57Y177        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[314]/C
                         clock pessimism             -0.075     1.514    
                         clock uncertainty           -0.257     1.257    
    SLICE_X57Y177        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     1.316    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[314]
  -------------------------------------------------------------------
                         required time                          1.316    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.955ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 2.048ns (53.250%)  route 1.798ns (46.750%))
  Logic Levels:           42  (CARRY8=42)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.861ns = ( 1.639 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.309ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.730     0.953    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/AsyncInput
    SLICE_X55Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.332 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.359    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[7]
    SLICE_X55Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.378 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.405    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[15]
    SLICE_X55Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.424 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.451    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[23]
    SLICE_X55Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.470 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.497    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[31]
    SLICE_X55Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.516 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.543    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[39]
    SLICE_X55Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.562 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.589    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[47]
    SLICE_X55Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.608 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.635    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[55]
    SLICE_X55Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.654 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.681    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/CO_Taps_preTDL[2]_4[63]
    SLICE_X55Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.709 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.740    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[15]
    SLICE_X55Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.768 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.786    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[23]
    SLICE_X55Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.814 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.832    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[31]
    SLICE_X55Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.860 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[39]
    SLICE_X55Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.906 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.924    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[47]
    SLICE_X55Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.952 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.970    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[55]
    SLICE_X55Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.998 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.016    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[63]
    SLICE_X55Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.044 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.062    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[71]
    SLICE_X55Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.090 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.108    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[79]
    SLICE_X55Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.136 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.154    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[87]
    SLICE_X55Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.182 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.200    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[95]
    SLICE_X55Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.228 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.246    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[103]
    SLICE_X55Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.274 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.292    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[111]
    SLICE_X55Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.320 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.338    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[119]
    SLICE_X55Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.366 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.384    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[127]
    SLICE_X55Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.412 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.430    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[135]
    SLICE_X55Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.458 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.476    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[143]
    SLICE_X55Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.504 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.522    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[151]
    SLICE_X55Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.550 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.568    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[159]
    SLICE_X55Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.596 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.614    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[167]
    SLICE_X55Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.642 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.660    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[175]
    SLICE_X55Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.688 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.706    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[183]
    SLICE_X55Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.734 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.752    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[191]
    SLICE_X55Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.780 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.798    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[199]
    SLICE_X55Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.826 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.844    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[207]
    SLICE_X55Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.872 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.890    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[215]
    SLICE_X55Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.918 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.936    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[223]
    SLICE_X55Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.964 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.982    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[231]
    SLICE_X55Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.010 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.028    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[239]
    SLICE_X55Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.056 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.074    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[247]
    SLICE_X55Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.102 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.120    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/D[255]
    SLICE_X55Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.144     3.264 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[39].CARRY8_TDL/CO[6]
                         net (fo=1, routed)           0.057     3.321    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/D[262]
    SLICE_X55Y180        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.578     1.639    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X55Y180        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[318]/C
                         clock pessimism             -0.075     1.563    
                         clock uncertainty           -0.257     1.306    
    SLICE_X55Y180        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     1.366    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[318]
  -------------------------------------------------------------------
                         required time                          1.366    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 -1.955    

Slack (VIOLATED) :        -1.954ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[310]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_design_1_clk_wiz_0_1 rise@2.500ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 2.020ns (53.228%)  route 1.775ns (46.772%))
  Logic Levels:           41  (CARRY8=41)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.911ns = ( 1.589 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.917ns (routing 0.335ns, distribution 1.582ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.917    -0.525    <hidden>
    SLICE_X60Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.408 r  <hidden>
                         net (fo=1, routed)           0.197    -0.211    <hidden>
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     0.168 r  <hidden>
                         net (fo=1, routed)           0.027     0.195    <hidden>
    SLICE_X60Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.028     0.223 r  <hidden>
                         net (fo=8, routed)           0.725     0.948    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/AsyncInput
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     1.327 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.354    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X57Y139        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.373 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.400    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[15]
    SLICE_X57Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.419 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.446    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[23]
    SLICE_X57Y141        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.465 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[3].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.492    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[31]
    SLICE_X57Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.511 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[4].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.538    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[39]
    SLICE_X57Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.557 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[5].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.584    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[47]
    SLICE_X57Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[6].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.630    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[55]
    SLICE_X57Y145        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.019     1.649 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[7].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.027     1.676    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[63]
    SLICE_X57Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.704 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[8].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.722    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[15]
    SLICE_X57Y147        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.750 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[9].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.768    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[23]
    SLICE_X57Y148        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.796 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[10].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.814    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[31]
    SLICE_X57Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.842 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[11].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.031     1.873    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[39]
    SLICE_X57Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.901 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[12].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.919    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[47]
    SLICE_X57Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.947 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[13].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     1.965    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[55]
    SLICE_X57Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     1.993 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[14].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.011    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[63]
    SLICE_X57Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.039 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[15].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.057    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[71]
    SLICE_X57Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.085 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[16].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.103    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[79]
    SLICE_X57Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.131 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[17].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.149    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[87]
    SLICE_X57Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.177 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[18].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.195    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[95]
    SLICE_X57Y157        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.223 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[19].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.241    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[103]
    SLICE_X57Y158        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.269 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[20].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.287    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[111]
    SLICE_X57Y159        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.315 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[21].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.333    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[119]
    SLICE_X57Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.361 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[22].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.379    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[127]
    SLICE_X57Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.407 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[23].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.425    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[135]
    SLICE_X57Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.453 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[24].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.471    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[143]
    SLICE_X57Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.499 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[25].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[151]
    SLICE_X57Y164        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.545 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[26].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.563    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[159]
    SLICE_X57Y165        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.591 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[27].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.609    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[167]
    SLICE_X57Y166        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.637 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[28].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.655    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[175]
    SLICE_X57Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.683 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[29].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.701    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[183]
    SLICE_X57Y168        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.729 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[30].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.747    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[191]
    SLICE_X57Y169        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.775 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[31].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.793    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[199]
    SLICE_X57Y170        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.821 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[32].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.839    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[207]
    SLICE_X57Y171        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.867 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[33].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.885    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[215]
    SLICE_X57Y172        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.913 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[34].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.931    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[223]
    SLICE_X57Y173        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     2.959 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[35].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     2.977    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[231]
    SLICE_X57Y174        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.005 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[36].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.023    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[239]
    SLICE_X57Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.028     3.051 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[37].CARRY8_TDL/CO[7]
                         net (fo=2, routed)           0.018     3.069    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/D[247]
    SLICE_X57Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.144     3.213 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[38].CARRY8_TDL/CO[6]
                         net (fo=1, routed)           0.057     3.270    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[254]
    SLICE_X57Y176        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[310]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      2.500     2.500 r  
    G10                                               0.000     2.500 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     2.501    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     2.825 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     2.876    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.876 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.654    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -4.040    -0.386 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    -0.014    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     0.061 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        1.528     1.589    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X57Y176        FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[310]/C
                         clock pessimism             -0.075     1.513    
                         clock uncertainty           -0.257     1.256    
    SLICE_X57Y176        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     1.316    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[310]
  -------------------------------------------------------------------
                         required time                          1.316    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                 -1.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.049ns (10.187%)  route 0.432ns (89.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.142ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.865    -0.347    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X80Y124        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.298 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=33, routed)          0.432     0.134    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X80Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.955    -0.573    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X80Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.361    -0.211    
                         clock uncertainty            0.257     0.046    
    SLICE_X80Y126        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.102    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.128ns (27.706%)  route 0.334ns (72.294%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.806ns (routing 0.127ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.142ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.806    -0.406    <hidden>
    SLICE_X67Y126        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.357 r  <hidden>
                         net (fo=2, routed)           0.322    -0.035    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/StartOut_repN_1_alias
    SLICE_X68Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.079     0.044 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.056    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[0]
    SLICE_X68Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.875    -0.653    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X68Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[0]/C
                         clock pessimism              0.361    -0.291    
                         clock uncertainty            0.257    -0.034    
    SLICE_X68Y126        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.022    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.468%)  route 0.338ns (72.532%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.142ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.803    -0.409    <hidden>
    SLICE_X66Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.360 r  <hidden>
                         net (fo=2, routed)           0.326    -0.034    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_TDL/StartOut_repN_2_alias
    SLICE_X64Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.079     0.045 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.057    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/D[0]
    SLICE_X64Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.869    -0.659    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X64Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[0]/C
                         clock pessimism              0.361    -0.297    
                         clock uncertainty            0.257    -0.040    
    SLICE_X64Y128        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.016    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.128ns (26.176%)  route 0.361ns (73.824%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.806ns (routing 0.127ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.142ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.806    -0.406    <hidden>
    SLICE_X67Y126        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.357 r  <hidden>
                         net (fo=2, routed)           0.349    -0.008    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/StartOut_repN_1_alias
    SLICE_X67Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.079     0.071 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.083    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/D[0]
    SLICE_X67Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.883    -0.645    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/clk
    SLICE_X67Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]/C
                         clock pessimism              0.361    -0.283    
                         clock uncertainty            0.257    -0.026    
    SLICE_X67Y128        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.030    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[1].Inst_Sampler_TDL/SampledTaps_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.128ns (26.611%)  route 0.353ns (73.389%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.142ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.803    -0.409    <hidden>
    SLICE_X66Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.360 r  <hidden>
                         net (fo=2, routed)           0.341    -0.019    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/StartOut_repN_2_alias
    SLICE_X66Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.079     0.060 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.072    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/D[0]
    SLICE_X66Y130        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.871    -0.657    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/clk
    SLICE_X66Y130        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[0]/C
                         clock pessimism              0.361    -0.295    
                         clock uncertainty            0.257    -0.038    
    SLICE_X66Y130        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.018    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[2].Inst_Sampler_TDL/SampledTaps_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.198ns (37.218%)  route 0.334ns (62.782%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.653ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.806ns (routing 0.127ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.142ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.806    -0.406    <hidden>
    SLICE_X67Y126        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.357 r  <hidden>
                         net (fo=2, routed)           0.322    -0.035    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/StartOut_repN_1_alias
    SLICE_X68Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.110     0.075 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.000     0.075    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X68Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.039     0.114 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.126    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[1]
    SLICE_X68Y127        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.875    -0.653    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X68Y127        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[8]/C
                         clock pessimism              0.361    -0.291    
                         clock uncertainty            0.257    -0.034    
    SLICE_X68Y127        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.022    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.048ns (8.649%)  route 0.507ns (91.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.142ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.865    -0.347    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X80Y124        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.299 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=31, routed)          0.507     0.208    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X80Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.955    -0.573    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X80Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.361    -0.211    
                         clock uncertainty            0.257     0.046    
    SLICE_X80Y126        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     0.102    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.048ns (8.587%)  route 0.511ns (91.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.573ns
    Source Clock Delay      (SCD):    -0.347ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.865ns (routing 0.127ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.142ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.865    -0.347    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X80Y124        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.299 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=32, routed)          0.511     0.212    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X80Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.955    -0.573    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X80Y126        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.361    -0.211    
                         clock uncertainty            0.257     0.046    
    SLICE_X80Y126        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.102    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.198ns (36.940%)  route 0.338ns (63.060%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.803ns (routing 0.127ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.142ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.803    -0.409    <hidden>
    SLICE_X66Y128        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.360 r  <hidden>
                         net (fo=2, routed)           0.326    -0.034    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_TDL/StartOut_repN_2_alias
    SLICE_X64Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.110     0.076 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.000     0.076    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_TDL/CO_Taps_preTDL[0]_0[7]
    SLICE_X64Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.039     0.115 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.127    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/D[1]
    SLICE_X64Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.869    -0.659    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/clk
    SLICE_X64Y129        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[8]/C
                         clock pessimism              0.361    -0.297    
                         clock uncertainty            0.257    -0.040    
    SLICE_X64Y129        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.016    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[0].Inst_Sampler_TDL/SampledTaps_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.214ns (39.051%)  route 0.334ns (60.949%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.806ns (routing 0.127ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.882ns (routing 0.142ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.806    -0.406    <hidden>
    SLICE_X67Y126        FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    -0.357 r  <hidden>
                         net (fo=2, routed)           0.322    -0.035    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/StartOut_repN_1_alias
    SLICE_X68Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.110     0.075 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Init_CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.000     0.075    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[7]
    SLICE_X68Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.016     0.091 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[1].CARRY8_TDL/CO[7]
                         net (fo=1, routed)           0.000     0.091    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/CO_Taps_preTDL[3]_6[15]
    SLICE_X68Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.039     0.130 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_TDL/Inst_Imp.Gen_CARRY8_TDL[2].CARRY8_TDL/CO[0]
                         net (fo=1, routed)           0.012     0.142    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/D[2]
    SLICE_X68Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=9650, routed)        0.882    -0.646    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/clk
    SLICE_X68Y128        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[16]/C
                         clock pessimism              0.361    -0.284    
                         clock uncertainty            0.257    -0.027    
    SLICE_X68Y128        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.029    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_XUS_Virtu_0/U0/Inst_AXI4Stream_XUS_VirtualTDLWrapper/VirtualTDL[3].Inst_Sampler_TDL/SampledTaps_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.117ns (2.813%)  route 4.042ns (97.187%))
  Logic Levels:           0  
  Clock Path Skew:        2.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.309ns, distribution 1.597ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.098    -0.344    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y191        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.227 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.042     3.815    <hidden>
    SLICE_X89Y188        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.906    11.906    <hidden>
    SLICE_X89Y188        FDCE                                         r  <hidden>
                         clock pessimism              0.112    12.018    
                         clock uncertainty           -0.137    11.881    
    SLICE_X89Y188        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    11.799    <hidden>
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.117ns (2.813%)  route 4.042ns (97.187%))
  Logic Levels:           0  
  Clock Path Skew:        2.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 11.906 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.344ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.335ns, distribution 1.763ns)
  Clock Net Delay (Destination): 1.906ns (routing 0.309ns, distribution 1.597ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.098    -0.344    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y191        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117    -0.227 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          4.042     3.815    <hidden>
    SLICE_X89Y188        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.906    11.906    <hidden>
    SLICE_X89Y188        FDCE                                         r  <hidden>
                         clock pessimism              0.112    12.018    
                         clock uncertainty           -0.137    11.881    
    SLICE_X89Y188        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    11.799    <hidden>
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.114ns (3.169%)  route 3.483ns (96.831%))
  Logic Levels:           0  
  Clock Path Skew:        2.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 11.860 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.335ns, distribution 1.800ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.309ns, distribution 1.551ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.135    -0.307    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X88Y190        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.193 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           3.483     3.290    <hidden>
    SLICE_X79Y190        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.860    11.860    <hidden>
    SLICE_X79Y190        FDCE                                         r  <hidden>
                         clock pessimism              0.112    11.972    
                         clock uncertainty           -0.137    11.835    
    SLICE_X79Y190        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.753    <hidden>
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 0.114ns (3.179%)  route 3.472ns (96.821%))
  Logic Levels:           0  
  Clock Path Skew:        2.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 11.855 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.335ns, distribution 1.800ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.309ns, distribution 1.546ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.135    -0.307    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X88Y190        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.193 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           3.472     3.279    <hidden>
    SLICE_X79Y189        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.855    11.855    <hidden>
    SLICE_X79Y189        FDCE                                         r  <hidden>
                         clock pessimism              0.112    11.967    
                         clock uncertainty           -0.137    11.830    
    SLICE_X79Y189        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    11.748    <hidden>
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                          -3.279    
  -------------------------------------------------------------------
                         slack                                  8.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.103ns (3.544%)  route 2.803ns (96.456%))
  Logic Levels:           0  
  Clock Path Skew:        2.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.309ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.113ns (routing 0.335ns, distribution 1.778ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.896    -0.543    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X88Y190        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.440 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           2.803     2.363    <hidden>
    SLICE_X79Y190        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.113     2.113    <hidden>
    SLICE_X79Y190        FDCE                                         r  <hidden>
                         clock pessimism             -0.112     2.001    
                         clock uncertainty            0.137     2.139    
    SLICE_X79Y190        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.016     2.155    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.103ns (3.553%)  route 2.796ns (96.447%))
  Logic Levels:           0  
  Clock Path Skew:        2.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.896ns (routing 0.309ns, distribution 1.587ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.335ns, distribution 1.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.896    -0.543    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X88Y190        FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y190        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.440 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=9, routed)           2.796     2.356    <hidden>
    SLICE_X79Y189        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.101     2.101    <hidden>
    SLICE_X79Y189        FDCE                                         r  <hidden>
                         clock pessimism             -0.112     1.989    
                         clock uncertainty            0.137     2.126    
    SLICE_X79Y189        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.016     2.142    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.107ns (3.170%)  route 3.268ns (96.830%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.852ns (routing 0.309ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.335ns, distribution 1.827ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.852    -0.587    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y191        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107    -0.480 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.268     2.788    <hidden>
    SLICE_X89Y188        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.162     2.162    <hidden>
    SLICE_X89Y188        FDCE                                         r  <hidden>
                         clock pessimism             -0.112     2.050    
                         clock uncertainty            0.137     2.188    
    SLICE_X89Y188        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.016     2.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.107ns (3.170%)  route 3.268ns (96.830%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.852ns (routing 0.309ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.335ns, distribution 1.827ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     0.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040    -2.886 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.514    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.439 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.852    -0.587    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y191        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.107    -0.480 f  design_1_i/proc_sys_reset_1/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=16, routed)          3.268     2.788    <hidden>
    SLICE_X89Y188        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.162     2.162    <hidden>
    SLICE_X89Y188        FDCE                                         r  <hidden>
                         clock pessimism             -0.112     2.050    
                         clock uncertainty            0.137     2.188    
    SLICE_X89Y188        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.016     2.204    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.114ns (11.740%)  route 0.857ns (88.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.309ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.857     3.093    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.874    11.874    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.982    
                         clock uncertainty           -0.134    11.848    
    SLICE_X93Y140        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    11.766    <hidden>
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.114ns (11.740%)  route 0.857ns (88.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 11.874 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.309ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.857     3.093    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.874    11.874    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.982    
                         clock uncertainty           -0.134    11.848    
    SLICE_X93Y140        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    11.766    <hidden>
  -------------------------------------------------------------------
                         required time                         11.766    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.114ns (11.863%)  route 0.847ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.309ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.847     3.083    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.872    11.872    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.980    
                         clock uncertainty           -0.134    11.846    
    SLICE_X93Y140        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.114ns (11.863%)  route 0.847ns (88.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.872ns = ( 11.872 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.309ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.847     3.083    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.872    11.872    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.980    
                         clock uncertainty           -0.134    11.846    
    SLICE_X93Y140        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.764    <hidden>
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.114ns (15.811%)  route 0.607ns (84.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 11.867 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.309ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.607     2.843    <hidden>
    SLICE_X99Y135        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.867    11.867    <hidden>
    SLICE_X99Y135        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.975    
                         clock uncertainty           -0.134    11.841    
    SLICE_X99Y135        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.759    <hidden>
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  8.916    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.114ns (20.141%)  route 0.452ns (79.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 11.860 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.309ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.452     2.688    <hidden>
    SLICE_X98Y139        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.860    11.860    <hidden>
    SLICE_X98Y139        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.968    
                         clock uncertainty           -0.134    11.834    
    SLICE_X98Y139        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.752    <hidden>
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  9.064    

Slack (MET) :             9.064ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.114ns (20.141%)  route 0.452ns (79.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 11.860 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.335ns, distribution 1.787ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.309ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.122     2.122    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.236 f  <hidden>
                         net (fo=27, routed)          0.452     2.688    <hidden>
    SLICE_X98Y139        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.860    11.860    <hidden>
    SLICE_X98Y139        FDCE                                         r  <hidden>
                         clock pessimism              0.108    11.968    
                         clock uncertainty           -0.134    11.834    
    SLICE_X98Y139        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    11.752    <hidden>
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  9.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.048ns (18.321%)  route 0.214ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.142ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.214     1.170    <hidden>
    SLICE_X98Y139        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.064     1.064    <hidden>
    SLICE_X98Y139        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.979    
    SLICE_X98Y139        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.984    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.048ns (18.321%)  route 0.214ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.142ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.214     1.170    <hidden>
    SLICE_X98Y139        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.064     1.064    <hidden>
    SLICE_X98Y139        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.979    
    SLICE_X98Y139        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     0.984    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.048ns (14.159%)  route 0.291ns (85.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.142ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.291     1.247    <hidden>
    SLICE_X99Y135        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.070     1.070    <hidden>
    SLICE_X99Y135        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.985    
    SLICE_X99Y135        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.990    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.048ns (10.596%)  route 0.405ns (89.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.142ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.405     1.361    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.078     1.078    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.993    
    SLICE_X93Y140        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     0.998    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.048ns (10.596%)  route 0.405ns (89.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.142ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.405     1.361    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.078     1.078    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.993    
    SLICE_X93Y140        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.998    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.048ns (10.458%)  route 0.411ns (89.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.411     1.367    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081     1.081    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.996    
    SLICE_X93Y140        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.001    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.048ns (10.458%)  route 0.411ns (89.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.908ns (routing 0.127ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.908     0.908    <hidden>
    SLICE_X97Y142        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y142        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.956 f  <hidden>
                         net (fo=27, routed)          0.411     1.367    <hidden>
    SLICE_X93Y140        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCE_X1Y49         BUFGCE                       0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081     1.081    <hidden>
    SLICE_X93Y140        FDCE                                         r  <hidden>
                         clock pessimism             -0.085     0.996    
    SLICE_X93Y140        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.001    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.247ns (4.853%)  route 4.843ns (95.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.309ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.694     4.710    <hidden>
    SLICE_X84Y163        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.812     9.373    <hidden>
    SLICE_X84Y163        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.396    
                         clock uncertainty           -0.137     9.259    
    SLICE_X84Y163        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.177    <hidden>
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.247ns (4.853%)  route 4.843ns (95.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.309ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.694     4.710    <hidden>
    SLICE_X84Y163        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.812     9.373    <hidden>
    SLICE_X84Y163        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.396    
                         clock uncertainty           -0.137     9.259    
    SLICE_X84Y163        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     9.177    <hidden>
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.247ns (4.853%)  route 4.843ns (95.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.309ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.694     4.710    <hidden>
    SLICE_X84Y163        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.812     9.373    <hidden>
    SLICE_X84Y163        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.396    
                         clock uncertainty           -0.137     9.259    
    SLICE_X84Y163        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     9.177    <hidden>
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 0.247ns (4.853%)  route 4.843ns (95.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 9.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.309ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.694     4.710    <hidden>
    SLICE_X84Y163        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.812     9.373    <hidden>
    SLICE_X84Y163        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.396    
                         clock uncertainty           -0.137     9.259    
    SLICE_X84Y163        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.177    <hidden>
  -------------------------------------------------------------------
                         required time                          9.177    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.247ns (4.859%)  route 4.836ns (95.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.623ns = ( 9.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.309ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.687     4.703    <hidden>
    SLICE_X82Y169        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.816     9.377    <hidden>
    SLICE_X82Y169        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.400    
                         clock uncertainty           -0.137     9.263    
    SLICE_X82Y169        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     9.181    <hidden>
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.247ns (4.859%)  route 4.836ns (95.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.623ns = ( 9.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.309ns, distribution 1.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.687     4.703    <hidden>
    SLICE_X82Y169        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.816     9.377    <hidden>
    SLICE_X82Y169        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.400    
                         clock uncertainty           -0.137     9.263    
    SLICE_X82Y169        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     9.181    <hidden>
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.247ns (4.858%)  route 4.837ns (95.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.309ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.688     4.704    <hidden>
    SLICE_X83Y162        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.824     9.385    <hidden>
    SLICE_X83Y162        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.408    
                         clock uncertainty           -0.137     9.271    
    SLICE_X83Y162        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     9.189    <hidden>
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.247ns (4.858%)  route 4.837ns (95.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 9.385 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.309ns, distribution 1.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.688     4.704    <hidden>
    SLICE_X83Y162        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.824     9.385    <hidden>
    SLICE_X83Y162        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.408    
                         clock uncertainty           -0.137     9.271    
    SLICE_X83Y162        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     9.189    <hidden>
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.247ns (4.900%)  route 4.794ns (95.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.309ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.645     4.661    <hidden>
    SLICE_X82Y170        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.830     9.391    <hidden>
    SLICE_X82Y170        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.414    
                         clock uncertainty           -0.137     9.277    
    SLICE_X82Y170        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     9.195    <hidden>
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 0.247ns (4.900%)  route 4.794ns (95.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.609ns = ( 9.391 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.265ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.335ns, distribution 1.727ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.309ns, distribution 1.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.522 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.612    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.612 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.477    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -2.962 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.525    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.442 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       2.062    -0.380    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X77Y194        FDRE                                         r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y194        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.265 r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=355, routed)         4.149     3.884    <hidden>
    SLICE_X81Y168        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132     4.016 f  <hidden>
                         net (fo=35, routed)          0.645     4.661    <hidden>
    SLICE_X82Y170        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001    10.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.325 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.376    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.376 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.154    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.040     7.114 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     7.486    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.561 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.830     9.391    <hidden>
    SLICE_X82Y170        FDCE                                         r  <hidden>
                         clock pessimism              0.024     9.414    
                         clock uncertainty           -0.137     9.277    
    SLICE_X82Y170        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.082     9.195    <hidden>
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -4.661    
  -------------------------------------------------------------------
                         slack                                  4.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.049ns (15.031%)  route 0.277ns (84.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.142ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.876    -0.336    <hidden>
    SLICE_X84Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.287 f  <hidden>
                         net (fo=27, routed)          0.277    -0.010    <hidden>
    SLICE_X86Y138        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.043    -0.485    <hidden>
    SLICE_X86Y138        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.255    
    SLICE_X86Y138        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    -0.250    <hidden>
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.049ns (15.031%)  route 0.277ns (84.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.142ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.876    -0.336    <hidden>
    SLICE_X84Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.287 f  <hidden>
                         net (fo=27, routed)          0.277    -0.010    <hidden>
    SLICE_X86Y138        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.043    -0.485    <hidden>
    SLICE_X86Y138        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.255    
    SLICE_X86Y138        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005    -0.250    <hidden>
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.049ns (14.759%)  route 0.283ns (85.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.142ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.876    -0.336    <hidden>
    SLICE_X84Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.287 f  <hidden>
                         net (fo=27, routed)          0.283    -0.004    <hidden>
    SLICE_X86Y138        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.046    -0.482    <hidden>
    SLICE_X86Y138        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.252    
    SLICE_X86Y138        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    -0.247    <hidden>
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.049ns (14.759%)  route 0.283ns (85.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.142ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.876    -0.336    <hidden>
    SLICE_X84Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.287 f  <hidden>
                         net (fo=27, routed)          0.283    -0.004    <hidden>
    SLICE_X87Y137        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.038    -0.490    <hidden>
    SLICE_X87Y137        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.260    
    SLICE_X87Y137        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.255    <hidden>
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.101ns (23.059%)  route 0.337ns (76.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.142ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913    -0.299    <hidden>
    SLICE_X99Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.250 r  <hidden>
                         net (fo=143, routed)         0.110    -0.140    <hidden>
    SLICE_X98Y165        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052    -0.088 f  <hidden>
                         net (fo=35, routed)          0.227     0.139    <hidden>
    SLICE_X92Y165        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.076    -0.452    <hidden>
    SLICE_X92Y165        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.221    
    SLICE_X92Y165        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.216    <hidden>
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.101ns (22.697%)  route 0.344ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913    -0.299    <hidden>
    SLICE_X99Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.250 r  <hidden>
                         net (fo=143, routed)         0.110    -0.140    <hidden>
    SLICE_X98Y165        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052    -0.088 f  <hidden>
                         net (fo=35, routed)          0.234     0.146    <hidden>
    SLICE_X93Y165        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081    -0.447    <hidden>
    SLICE_X93Y165        FDCE                                         r  <hidden>
                         clock pessimism              0.231    -0.216    
    SLICE_X93Y165        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005    -0.211    <hidden>
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.101ns (22.697%)  route 0.344ns (77.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.447ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.231ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.142ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913    -0.299    <hidden>
    SLICE_X99Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.250 r  <hidden>
                         net (fo=143, routed)         0.110    -0.140    <hidden>
    SLICE_X98Y165        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052    -0.088 f  <hidden>
                         net (fo=35, routed)          0.234     0.146    <hidden>
    SLICE_X93Y165        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.081    -0.447    <hidden>
    SLICE_X93Y165        FDCE                                         r  <hidden>
                         clock pessimism              0.231    -0.216    
    SLICE_X93Y165        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005    -0.211    <hidden>
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.049ns (11.836%)  route 0.365ns (88.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.198ns
  Clock Net Delay (Source):      0.876ns (routing 0.127ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.142ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.876    -0.336    <hidden>
    SLICE_X84Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.287 f  <hidden>
                         net (fo=27, routed)          0.365     0.078    <hidden>
    SLICE_X84Y138        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.030    -0.498    <hidden>
    SLICE_X84Y138        FDCE                                         r  <hidden>
                         clock pessimism              0.198    -0.299    
    SLICE_X84Y138        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    -0.294    <hidden>
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.101ns (20.911%)  route 0.382ns (79.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.142ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913    -0.299    <hidden>
    SLICE_X99Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.250 r  <hidden>
                         net (fo=143, routed)         0.110    -0.140    <hidden>
    SLICE_X98Y165        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052    -0.088 f  <hidden>
                         net (fo=35, routed)          0.272     0.184    <hidden>
    SLICE_X93Y166        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.074    -0.454    <hidden>
    SLICE_X93Y166        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.223    
    SLICE_X93Y166        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    -0.218    <hidden>
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.101ns (20.911%)  route 0.382ns (79.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      0.913ns (routing 0.127ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.142ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.203 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.231    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.231 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.636    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.042    -1.406 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.239    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.212 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       0.913    -0.299    <hidden>
    SLICE_X99Y165        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.250 r  <hidden>
                         net (fo=143, routed)         0.110    -0.140    <hidden>
    SLICE_X98Y165        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.052    -0.088 f  <hidden>
                         net (fo=35, routed)          0.272     0.184    <hidden>
    SLICE_X93Y166        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.001     0.001    design_1_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.506    design_1_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.506 r  design_1_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.963    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.731    -1.768 r  design_1_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.559    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCE_X1Y49         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.528 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=20995, routed)       1.074    -0.454    <hidden>
    SLICE_X93Y166        FDCE                                         r  <hidden>
                         clock pessimism              0.230    -0.223    
    SLICE_X93Y166        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005    -0.218    <hidden>
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.402    





