Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7f84028db5a94bdba998588afdda6cf4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tester_behav xil_defaultlib.tester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'segments' [C:/Users/Taan/XilinxProjects/Lab02/Lab02.srcs/sources_1/new/quadSevenSeg.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkDiv
Compiling module xil_defaultlib.segmentDecoder
Compiling module xil_defaultlib.quadSevenSeg
Compiling module xil_defaultlib.system_default
Compiling module xil_defaultlib.tester
Compiling module xil_defaultlib.glbl
Built simulation snapshot tester_behav
