

================================================================
== Vitis HLS Report for 'hls_atoi_w_len'
================================================================
* Date:           Sat Nov 16 22:45:36 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        gps-parser
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  10.894 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36  |hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      43|    239|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     20|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      47|    330|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36  |hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1  |        0|   0|  43|  239|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+
    |Total                                             |                                        |        0|   0|  43|  239|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |sub_ln16_fu_54_p2  |         -|   0|  0|  39|           1|          32|
    |ap_return          |    select|   0|  0|  32|           1|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  71|           2|          64|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  3|   0|    3|          0|
    |grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  4|   0|    4|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|  hls_atoi_w_len|  return value|
|s                    |   in|    7|     ap_none|               s|        scalar|
|n                    |   in|    3|     ap_none|               n|        scalar|
|stored_msg_address0  |  out|    7|   ap_memory|      stored_msg|         array|
|stored_msg_ce0       |  out|    1|   ap_memory|      stored_msg|         array|
|stored_msg_q0        |   in|    8|   ap_memory|      stored_msg|         array|
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.19>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %n"   --->   Operation 4 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %s"   --->   Operation 5 'read' 's_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%is_neg_loc = alloca i64 1"   --->   Operation 6 'alloca' 'is_neg_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%res_loc = alloca i64 1"   --->   Operation 7 'alloca' 'res_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (4.19ns)   --->   "%call_ln0 = call void @hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1, i7 %s_read, i3 %n_read, i32 %res_loc, i1 %is_neg_loc, i8 %stored_msg"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.21>
ST_2 : Operation 9 [1/2] (5.21ns)   --->   "%call_ln0 = call void @hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1, i7 %s_read, i3 %n_read, i32 %res_loc, i1 %is_neg_loc, i8 %stored_msg"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 5.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%res_loc_load = load i32 %res_loc"   --->   Operation 10 'load' 'res_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%is_neg_loc_load = load i1 %is_neg_loc"   --->   Operation 11 'load' 'is_neg_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (2.55ns)   --->   "%sub_ln16 = sub i32 0, i32 %res_loc_load" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:16]   --->   Operation 12 'sub' 'sub_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 13 [1/1] (0.69ns)   --->   "%res = select i1 %is_neg_loc_load, i32 %sub_ln16, i32 %res_loc_load" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:15]   --->   Operation 13 'select' 'res' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i32 %res" [/ecel/UFAD/mark.gross/fnn-gps/gps-parser/parser.cpp:18]   --->   Operation 14 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stored_msg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read          (read  ) [ 0010]
s_read          (read  ) [ 0010]
is_neg_loc      (alloca) [ 0111]
res_loc         (alloca) [ 0111]
call_ln0        (call  ) [ 0000]
res_loc_load    (load  ) [ 0000]
is_neg_loc_load (load  ) [ 0000]
sub_ln16        (sub   ) [ 0000]
res             (select) [ 0000]
ret_ln18        (ret   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stored_msg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stored_msg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="is_neg_loc_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="is_neg_loc/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="res_loc_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_loc/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="n_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="3" slack="0"/>
<pin id="26" dir="0" index="1" bw="3" slack="0"/>
<pin id="27" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="s_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="7" slack="0"/>
<pin id="32" dir="0" index="1" bw="7" slack="0"/>
<pin id="33" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="7" slack="0"/>
<pin id="39" dir="0" index="2" bw="3" slack="0"/>
<pin id="40" dir="0" index="3" bw="32" slack="0"/>
<pin id="41" dir="0" index="4" bw="1" slack="0"/>
<pin id="42" dir="0" index="5" bw="8" slack="0"/>
<pin id="43" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="res_loc_load_load_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="2"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_loc_load/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="is_neg_loc_load_load_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="1" slack="2"/>
<pin id="53" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="is_neg_loc_load/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sub_ln16_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="res_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/3 "/>
</bind>
</comp>

<comp id="68" class="1005" name="n_read_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="1"/>
<pin id="70" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="73" class="1005" name="s_read_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="1"/>
<pin id="75" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

<comp id="78" class="1005" name="is_neg_loc_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="is_neg_loc "/>
</bind>
</comp>

<comp id="84" class="1005" name="res_loc_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="res_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="19"><net_src comp="10" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="23"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="28"><net_src comp="6" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="36" pin=5"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="48" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="51" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="54" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="48" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="24" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="76"><net_src comp="30" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="81"><net_src comp="16" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="36" pin=4"/></net>

<net id="83"><net_src comp="78" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="87"><net_src comp="20" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="36" pin=3"/></net>

<net id="89"><net_src comp="84" pin="1"/><net_sink comp="48" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stored_msg | {}
 - Input state : 
	Port: hls_atoi_w_len : s | {1 }
	Port: hls_atoi_w_len : n | {1 }
	Port: hls_atoi_w_len : stored_msg | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		sub_ln16 : 1
		res : 2
		ret_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|   call   | grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36 |  1.588  |    48   |   190   |
|----------|--------------------------------------------------|---------|---------|---------|
|    sub   |                  sub_ln16_fu_54                  |    0    |    0    |    39   |
|----------|--------------------------------------------------|---------|---------|---------|
|  select  |                     res_fu_60                    |    0    |    0    |    32   |
|----------|--------------------------------------------------|---------|---------|---------|
|   read   |                 n_read_read_fu_24                |    0    |    0    |    0    |
|          |                 s_read_read_fu_30                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |  1.588  |    48   |   261   |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|is_neg_loc_reg_78|    1   |
|  n_read_reg_68  |    3   |
|  res_loc_reg_84 |   32   |
|  s_read_reg_73  |    7   |
+-----------------+--------+
|      Total      |   43   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36 |  p1  |   2  |   7  |   14   ||    9    |
| grp_hls_atoi_w_len_Pipeline_VITIS_LOOP_8_1_fu_36 |  p2  |   2  |   3  |    6   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   20   ||  3.176  ||    18   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   48   |   261  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   43   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   91   |   279  |
+-----------+--------+--------+--------+
