Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  6 16:23:54 2019
| Host         : 18-11125MS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file state_machine_top_control_sets_placed.rpt
| Design       : state_machine_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              30 |            7 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                     |                           |                1 |              2 |
|  counter/CLK   | state_machine/next_state[3]_i_1_n_0 | sw_IBUF[0]                |                1 |              8 |
|  clk_IBUF_BUFG | counter/count[31]_i_1_n_0           |                           |                2 |             10 |
|  counter/CLK   |                                     | sw_IBUF[0]                |                7 |             30 |
|  clk_IBUF_BUFG |                                     | counter/count[31]_i_1_n_0 |                8 |             62 |
+----------------+-------------------------------------+---------------------------+------------------+----------------+


