// Seed: 515468038
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2,
    output wire id_3,
    input tri id_4,
    output supply1 id_5
);
  always @(posedge (id_4 - -1)) begin : LABEL_0
    #id_7;
  end
  wire id_8;
  ;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1,
    input  wor  id_2,
    output wand id_3
);
  localparam id_5 = 1;
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_3,
      id_2,
      id_3
  );
  assign id_3 = id_1;
  genvar id_7;
  assign id_6[-1 : 1] = 1;
endmodule
