-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dft_dft_Pipeline_loop_sample is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    real_sample_TVALID : IN STD_LOGIC;
    imag_sample_TVALID : IN STD_LOGIC;
    real_sample_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    real_sample_TREADY : OUT STD_LOGIC;
    real_sample_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    real_sample_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    real_sample_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    imag_sample_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    imag_sample_TREADY : OUT STD_LOGIC;
    imag_sample_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    imag_sample_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    imag_sample_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    re_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_0_ce0 : OUT STD_LOGIC;
    re_sample_0_we0 : OUT STD_LOGIC;
    re_sample_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_1_ce0 : OUT STD_LOGIC;
    re_sample_1_we0 : OUT STD_LOGIC;
    re_sample_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_2_ce0 : OUT STD_LOGIC;
    re_sample_2_we0 : OUT STD_LOGIC;
    re_sample_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_3_ce0 : OUT STD_LOGIC;
    re_sample_3_we0 : OUT STD_LOGIC;
    re_sample_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_4_ce0 : OUT STD_LOGIC;
    re_sample_4_we0 : OUT STD_LOGIC;
    re_sample_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_5_ce0 : OUT STD_LOGIC;
    re_sample_5_we0 : OUT STD_LOGIC;
    re_sample_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_6_ce0 : OUT STD_LOGIC;
    re_sample_6_we0 : OUT STD_LOGIC;
    re_sample_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_7_ce0 : OUT STD_LOGIC;
    re_sample_7_we0 : OUT STD_LOGIC;
    re_sample_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_8_ce0 : OUT STD_LOGIC;
    re_sample_8_we0 : OUT STD_LOGIC;
    re_sample_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_9_ce0 : OUT STD_LOGIC;
    re_sample_9_we0 : OUT STD_LOGIC;
    re_sample_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_10_ce0 : OUT STD_LOGIC;
    re_sample_10_we0 : OUT STD_LOGIC;
    re_sample_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_11_ce0 : OUT STD_LOGIC;
    re_sample_11_we0 : OUT STD_LOGIC;
    re_sample_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_12_ce0 : OUT STD_LOGIC;
    re_sample_12_we0 : OUT STD_LOGIC;
    re_sample_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_13_ce0 : OUT STD_LOGIC;
    re_sample_13_we0 : OUT STD_LOGIC;
    re_sample_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_14_ce0 : OUT STD_LOGIC;
    re_sample_14_we0 : OUT STD_LOGIC;
    re_sample_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_15_ce0 : OUT STD_LOGIC;
    re_sample_15_we0 : OUT STD_LOGIC;
    re_sample_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_16_ce0 : OUT STD_LOGIC;
    re_sample_16_we0 : OUT STD_LOGIC;
    re_sample_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_17_ce0 : OUT STD_LOGIC;
    re_sample_17_we0 : OUT STD_LOGIC;
    re_sample_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_18_ce0 : OUT STD_LOGIC;
    re_sample_18_we0 : OUT STD_LOGIC;
    re_sample_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_19_ce0 : OUT STD_LOGIC;
    re_sample_19_we0 : OUT STD_LOGIC;
    re_sample_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_20_ce0 : OUT STD_LOGIC;
    re_sample_20_we0 : OUT STD_LOGIC;
    re_sample_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_21_ce0 : OUT STD_LOGIC;
    re_sample_21_we0 : OUT STD_LOGIC;
    re_sample_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_22_ce0 : OUT STD_LOGIC;
    re_sample_22_we0 : OUT STD_LOGIC;
    re_sample_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_23_ce0 : OUT STD_LOGIC;
    re_sample_23_we0 : OUT STD_LOGIC;
    re_sample_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_24_ce0 : OUT STD_LOGIC;
    re_sample_24_we0 : OUT STD_LOGIC;
    re_sample_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_25_ce0 : OUT STD_LOGIC;
    re_sample_25_we0 : OUT STD_LOGIC;
    re_sample_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_26_ce0 : OUT STD_LOGIC;
    re_sample_26_we0 : OUT STD_LOGIC;
    re_sample_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_27_ce0 : OUT STD_LOGIC;
    re_sample_27_we0 : OUT STD_LOGIC;
    re_sample_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_28_ce0 : OUT STD_LOGIC;
    re_sample_28_we0 : OUT STD_LOGIC;
    re_sample_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_29_ce0 : OUT STD_LOGIC;
    re_sample_29_we0 : OUT STD_LOGIC;
    re_sample_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_30_ce0 : OUT STD_LOGIC;
    re_sample_30_we0 : OUT STD_LOGIC;
    re_sample_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_31_ce0 : OUT STD_LOGIC;
    re_sample_31_we0 : OUT STD_LOGIC;
    re_sample_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_32_ce0 : OUT STD_LOGIC;
    re_sample_32_we0 : OUT STD_LOGIC;
    re_sample_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_33_ce0 : OUT STD_LOGIC;
    re_sample_33_we0 : OUT STD_LOGIC;
    re_sample_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_34_ce0 : OUT STD_LOGIC;
    re_sample_34_we0 : OUT STD_LOGIC;
    re_sample_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_35_ce0 : OUT STD_LOGIC;
    re_sample_35_we0 : OUT STD_LOGIC;
    re_sample_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_36_ce0 : OUT STD_LOGIC;
    re_sample_36_we0 : OUT STD_LOGIC;
    re_sample_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_37_ce0 : OUT STD_LOGIC;
    re_sample_37_we0 : OUT STD_LOGIC;
    re_sample_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_38_ce0 : OUT STD_LOGIC;
    re_sample_38_we0 : OUT STD_LOGIC;
    re_sample_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_39_ce0 : OUT STD_LOGIC;
    re_sample_39_we0 : OUT STD_LOGIC;
    re_sample_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_40_ce0 : OUT STD_LOGIC;
    re_sample_40_we0 : OUT STD_LOGIC;
    re_sample_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_41_ce0 : OUT STD_LOGIC;
    re_sample_41_we0 : OUT STD_LOGIC;
    re_sample_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_42_ce0 : OUT STD_LOGIC;
    re_sample_42_we0 : OUT STD_LOGIC;
    re_sample_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_43_ce0 : OUT STD_LOGIC;
    re_sample_43_we0 : OUT STD_LOGIC;
    re_sample_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_44_ce0 : OUT STD_LOGIC;
    re_sample_44_we0 : OUT STD_LOGIC;
    re_sample_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_45_ce0 : OUT STD_LOGIC;
    re_sample_45_we0 : OUT STD_LOGIC;
    re_sample_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_46_ce0 : OUT STD_LOGIC;
    re_sample_46_we0 : OUT STD_LOGIC;
    re_sample_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_47_ce0 : OUT STD_LOGIC;
    re_sample_47_we0 : OUT STD_LOGIC;
    re_sample_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_48_ce0 : OUT STD_LOGIC;
    re_sample_48_we0 : OUT STD_LOGIC;
    re_sample_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_49_ce0 : OUT STD_LOGIC;
    re_sample_49_we0 : OUT STD_LOGIC;
    re_sample_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_50_ce0 : OUT STD_LOGIC;
    re_sample_50_we0 : OUT STD_LOGIC;
    re_sample_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_51_ce0 : OUT STD_LOGIC;
    re_sample_51_we0 : OUT STD_LOGIC;
    re_sample_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_52_ce0 : OUT STD_LOGIC;
    re_sample_52_we0 : OUT STD_LOGIC;
    re_sample_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_53_ce0 : OUT STD_LOGIC;
    re_sample_53_we0 : OUT STD_LOGIC;
    re_sample_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_54_ce0 : OUT STD_LOGIC;
    re_sample_54_we0 : OUT STD_LOGIC;
    re_sample_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_55_ce0 : OUT STD_LOGIC;
    re_sample_55_we0 : OUT STD_LOGIC;
    re_sample_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_56_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_56_ce0 : OUT STD_LOGIC;
    re_sample_56_we0 : OUT STD_LOGIC;
    re_sample_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_57_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_57_ce0 : OUT STD_LOGIC;
    re_sample_57_we0 : OUT STD_LOGIC;
    re_sample_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_58_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_58_ce0 : OUT STD_LOGIC;
    re_sample_58_we0 : OUT STD_LOGIC;
    re_sample_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_59_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_59_ce0 : OUT STD_LOGIC;
    re_sample_59_we0 : OUT STD_LOGIC;
    re_sample_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_60_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_60_ce0 : OUT STD_LOGIC;
    re_sample_60_we0 : OUT STD_LOGIC;
    re_sample_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_61_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_61_ce0 : OUT STD_LOGIC;
    re_sample_61_we0 : OUT STD_LOGIC;
    re_sample_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_62_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_62_ce0 : OUT STD_LOGIC;
    re_sample_62_we0 : OUT STD_LOGIC;
    re_sample_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    re_sample_63_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    re_sample_63_ce0 : OUT STD_LOGIC;
    re_sample_63_we0 : OUT STD_LOGIC;
    re_sample_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_0_ce0 : OUT STD_LOGIC;
    im_sample_0_we0 : OUT STD_LOGIC;
    im_sample_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_1_ce0 : OUT STD_LOGIC;
    im_sample_1_we0 : OUT STD_LOGIC;
    im_sample_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_2_ce0 : OUT STD_LOGIC;
    im_sample_2_we0 : OUT STD_LOGIC;
    im_sample_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_3_ce0 : OUT STD_LOGIC;
    im_sample_3_we0 : OUT STD_LOGIC;
    im_sample_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_4_ce0 : OUT STD_LOGIC;
    im_sample_4_we0 : OUT STD_LOGIC;
    im_sample_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_5_ce0 : OUT STD_LOGIC;
    im_sample_5_we0 : OUT STD_LOGIC;
    im_sample_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_6_ce0 : OUT STD_LOGIC;
    im_sample_6_we0 : OUT STD_LOGIC;
    im_sample_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_7_ce0 : OUT STD_LOGIC;
    im_sample_7_we0 : OUT STD_LOGIC;
    im_sample_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_8_ce0 : OUT STD_LOGIC;
    im_sample_8_we0 : OUT STD_LOGIC;
    im_sample_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_9_ce0 : OUT STD_LOGIC;
    im_sample_9_we0 : OUT STD_LOGIC;
    im_sample_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_10_ce0 : OUT STD_LOGIC;
    im_sample_10_we0 : OUT STD_LOGIC;
    im_sample_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_11_ce0 : OUT STD_LOGIC;
    im_sample_11_we0 : OUT STD_LOGIC;
    im_sample_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_12_ce0 : OUT STD_LOGIC;
    im_sample_12_we0 : OUT STD_LOGIC;
    im_sample_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_13_ce0 : OUT STD_LOGIC;
    im_sample_13_we0 : OUT STD_LOGIC;
    im_sample_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_14_ce0 : OUT STD_LOGIC;
    im_sample_14_we0 : OUT STD_LOGIC;
    im_sample_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_15_ce0 : OUT STD_LOGIC;
    im_sample_15_we0 : OUT STD_LOGIC;
    im_sample_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_16_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_16_ce0 : OUT STD_LOGIC;
    im_sample_16_we0 : OUT STD_LOGIC;
    im_sample_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_17_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_17_ce0 : OUT STD_LOGIC;
    im_sample_17_we0 : OUT STD_LOGIC;
    im_sample_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_18_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_18_ce0 : OUT STD_LOGIC;
    im_sample_18_we0 : OUT STD_LOGIC;
    im_sample_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_19_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_19_ce0 : OUT STD_LOGIC;
    im_sample_19_we0 : OUT STD_LOGIC;
    im_sample_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_20_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_20_ce0 : OUT STD_LOGIC;
    im_sample_20_we0 : OUT STD_LOGIC;
    im_sample_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_21_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_21_ce0 : OUT STD_LOGIC;
    im_sample_21_we0 : OUT STD_LOGIC;
    im_sample_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_22_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_22_ce0 : OUT STD_LOGIC;
    im_sample_22_we0 : OUT STD_LOGIC;
    im_sample_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_23_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_23_ce0 : OUT STD_LOGIC;
    im_sample_23_we0 : OUT STD_LOGIC;
    im_sample_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_24_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_24_ce0 : OUT STD_LOGIC;
    im_sample_24_we0 : OUT STD_LOGIC;
    im_sample_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_25_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_25_ce0 : OUT STD_LOGIC;
    im_sample_25_we0 : OUT STD_LOGIC;
    im_sample_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_26_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_26_ce0 : OUT STD_LOGIC;
    im_sample_26_we0 : OUT STD_LOGIC;
    im_sample_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_27_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_27_ce0 : OUT STD_LOGIC;
    im_sample_27_we0 : OUT STD_LOGIC;
    im_sample_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_28_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_28_ce0 : OUT STD_LOGIC;
    im_sample_28_we0 : OUT STD_LOGIC;
    im_sample_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_29_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_29_ce0 : OUT STD_LOGIC;
    im_sample_29_we0 : OUT STD_LOGIC;
    im_sample_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_30_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_30_ce0 : OUT STD_LOGIC;
    im_sample_30_we0 : OUT STD_LOGIC;
    im_sample_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_31_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_31_ce0 : OUT STD_LOGIC;
    im_sample_31_we0 : OUT STD_LOGIC;
    im_sample_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_32_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_32_ce0 : OUT STD_LOGIC;
    im_sample_32_we0 : OUT STD_LOGIC;
    im_sample_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_33_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_33_ce0 : OUT STD_LOGIC;
    im_sample_33_we0 : OUT STD_LOGIC;
    im_sample_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_34_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_34_ce0 : OUT STD_LOGIC;
    im_sample_34_we0 : OUT STD_LOGIC;
    im_sample_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_35_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_35_ce0 : OUT STD_LOGIC;
    im_sample_35_we0 : OUT STD_LOGIC;
    im_sample_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_36_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_36_ce0 : OUT STD_LOGIC;
    im_sample_36_we0 : OUT STD_LOGIC;
    im_sample_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_37_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_37_ce0 : OUT STD_LOGIC;
    im_sample_37_we0 : OUT STD_LOGIC;
    im_sample_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_38_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_38_ce0 : OUT STD_LOGIC;
    im_sample_38_we0 : OUT STD_LOGIC;
    im_sample_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_39_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_39_ce0 : OUT STD_LOGIC;
    im_sample_39_we0 : OUT STD_LOGIC;
    im_sample_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_40_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_40_ce0 : OUT STD_LOGIC;
    im_sample_40_we0 : OUT STD_LOGIC;
    im_sample_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_41_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_41_ce0 : OUT STD_LOGIC;
    im_sample_41_we0 : OUT STD_LOGIC;
    im_sample_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_42_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_42_ce0 : OUT STD_LOGIC;
    im_sample_42_we0 : OUT STD_LOGIC;
    im_sample_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_43_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_43_ce0 : OUT STD_LOGIC;
    im_sample_43_we0 : OUT STD_LOGIC;
    im_sample_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_44_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_44_ce0 : OUT STD_LOGIC;
    im_sample_44_we0 : OUT STD_LOGIC;
    im_sample_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_45_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_45_ce0 : OUT STD_LOGIC;
    im_sample_45_we0 : OUT STD_LOGIC;
    im_sample_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_46_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_46_ce0 : OUT STD_LOGIC;
    im_sample_46_we0 : OUT STD_LOGIC;
    im_sample_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_47_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_47_ce0 : OUT STD_LOGIC;
    im_sample_47_we0 : OUT STD_LOGIC;
    im_sample_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_48_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_48_ce0 : OUT STD_LOGIC;
    im_sample_48_we0 : OUT STD_LOGIC;
    im_sample_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_49_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_49_ce0 : OUT STD_LOGIC;
    im_sample_49_we0 : OUT STD_LOGIC;
    im_sample_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_50_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_50_ce0 : OUT STD_LOGIC;
    im_sample_50_we0 : OUT STD_LOGIC;
    im_sample_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_51_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_51_ce0 : OUT STD_LOGIC;
    im_sample_51_we0 : OUT STD_LOGIC;
    im_sample_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_52_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_52_ce0 : OUT STD_LOGIC;
    im_sample_52_we0 : OUT STD_LOGIC;
    im_sample_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_53_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_53_ce0 : OUT STD_LOGIC;
    im_sample_53_we0 : OUT STD_LOGIC;
    im_sample_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_54_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_54_ce0 : OUT STD_LOGIC;
    im_sample_54_we0 : OUT STD_LOGIC;
    im_sample_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_55_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_55_ce0 : OUT STD_LOGIC;
    im_sample_55_we0 : OUT STD_LOGIC;
    im_sample_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_56_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_56_ce0 : OUT STD_LOGIC;
    im_sample_56_we0 : OUT STD_LOGIC;
    im_sample_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_57_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_57_ce0 : OUT STD_LOGIC;
    im_sample_57_we0 : OUT STD_LOGIC;
    im_sample_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_58_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_58_ce0 : OUT STD_LOGIC;
    im_sample_58_we0 : OUT STD_LOGIC;
    im_sample_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_59_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_59_ce0 : OUT STD_LOGIC;
    im_sample_59_we0 : OUT STD_LOGIC;
    im_sample_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_60_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_60_ce0 : OUT STD_LOGIC;
    im_sample_60_we0 : OUT STD_LOGIC;
    im_sample_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_61_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_61_ce0 : OUT STD_LOGIC;
    im_sample_61_we0 : OUT STD_LOGIC;
    im_sample_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_62_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_62_ce0 : OUT STD_LOGIC;
    im_sample_62_we0 : OUT STD_LOGIC;
    im_sample_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    im_sample_63_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    im_sample_63_ce0 : OUT STD_LOGIC;
    im_sample_63_we0 : OUT STD_LOGIC;
    im_sample_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of dft_dft_Pipeline_loop_sample is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln25_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal real_sample_TDATA_blk_n : STD_LOGIC;
    signal imag_sample_TDATA_blk_n : STD_LOGIC;
    signal zext_ln29_fu_2310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_fu_440 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln25_fu_2146_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln29_fu_2296_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp1_data_fu_2156_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_data_fu_2228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_2300_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1418 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component dft_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component dft_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    k_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1418)) then
                if ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) then 
                    k_fu_440 <= add_ln25_fu_2146_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_440 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln25_fu_2146_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_1418_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
                ap_condition_1418 <= (not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_state1, k_fu_440, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_440;
        end if; 
    end process;

    icmp_ln25_fu_2140_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv11_400) else "0";
    im_sample_0_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_0_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_0_ce0 <= ap_const_logic_1;
        else 
            im_sample_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_0_d0 <= tmp2_data_fu_2228_p1;

    im_sample_0_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_0))) then 
            im_sample_0_we0 <= ap_const_logic_1;
        else 
            im_sample_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_10_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_10_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_10_ce0 <= ap_const_logic_1;
        else 
            im_sample_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_10_d0 <= tmp2_data_fu_2228_p1;

    im_sample_10_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_A))) then 
            im_sample_10_we0 <= ap_const_logic_1;
        else 
            im_sample_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_11_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_11_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_11_ce0 <= ap_const_logic_1;
        else 
            im_sample_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_11_d0 <= tmp2_data_fu_2228_p1;

    im_sample_11_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_B))) then 
            im_sample_11_we0 <= ap_const_logic_1;
        else 
            im_sample_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_12_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_12_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_12_ce0 <= ap_const_logic_1;
        else 
            im_sample_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_12_d0 <= tmp2_data_fu_2228_p1;

    im_sample_12_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_C))) then 
            im_sample_12_we0 <= ap_const_logic_1;
        else 
            im_sample_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_13_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_13_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_13_ce0 <= ap_const_logic_1;
        else 
            im_sample_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_13_d0 <= tmp2_data_fu_2228_p1;

    im_sample_13_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_D))) then 
            im_sample_13_we0 <= ap_const_logic_1;
        else 
            im_sample_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_14_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_14_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_14_ce0 <= ap_const_logic_1;
        else 
            im_sample_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_14_d0 <= tmp2_data_fu_2228_p1;

    im_sample_14_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_E))) then 
            im_sample_14_we0 <= ap_const_logic_1;
        else 
            im_sample_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_15_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_15_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_15_ce0 <= ap_const_logic_1;
        else 
            im_sample_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_15_d0 <= tmp2_data_fu_2228_p1;

    im_sample_15_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_F))) then 
            im_sample_15_we0 <= ap_const_logic_1;
        else 
            im_sample_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_16_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_16_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_16_ce0 <= ap_const_logic_1;
        else 
            im_sample_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_16_d0 <= tmp2_data_fu_2228_p1;

    im_sample_16_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_10))) then 
            im_sample_16_we0 <= ap_const_logic_1;
        else 
            im_sample_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_17_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_17_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_17_ce0 <= ap_const_logic_1;
        else 
            im_sample_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_17_d0 <= tmp2_data_fu_2228_p1;

    im_sample_17_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_11))) then 
            im_sample_17_we0 <= ap_const_logic_1;
        else 
            im_sample_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_18_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_18_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_18_ce0 <= ap_const_logic_1;
        else 
            im_sample_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_18_d0 <= tmp2_data_fu_2228_p1;

    im_sample_18_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_12))) then 
            im_sample_18_we0 <= ap_const_logic_1;
        else 
            im_sample_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_19_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_19_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_19_ce0 <= ap_const_logic_1;
        else 
            im_sample_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_19_d0 <= tmp2_data_fu_2228_p1;

    im_sample_19_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_13))) then 
            im_sample_19_we0 <= ap_const_logic_1;
        else 
            im_sample_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_1_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_1_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_1_ce0 <= ap_const_logic_1;
        else 
            im_sample_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_1_d0 <= tmp2_data_fu_2228_p1;

    im_sample_1_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1))) then 
            im_sample_1_we0 <= ap_const_logic_1;
        else 
            im_sample_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_20_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_20_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_20_ce0 <= ap_const_logic_1;
        else 
            im_sample_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_20_d0 <= tmp2_data_fu_2228_p1;

    im_sample_20_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_14))) then 
            im_sample_20_we0 <= ap_const_logic_1;
        else 
            im_sample_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_21_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_21_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_21_ce0 <= ap_const_logic_1;
        else 
            im_sample_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_21_d0 <= tmp2_data_fu_2228_p1;

    im_sample_21_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_15))) then 
            im_sample_21_we0 <= ap_const_logic_1;
        else 
            im_sample_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_22_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_22_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_22_ce0 <= ap_const_logic_1;
        else 
            im_sample_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_22_d0 <= tmp2_data_fu_2228_p1;

    im_sample_22_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_16))) then 
            im_sample_22_we0 <= ap_const_logic_1;
        else 
            im_sample_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_23_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_23_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_23_ce0 <= ap_const_logic_1;
        else 
            im_sample_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_23_d0 <= tmp2_data_fu_2228_p1;

    im_sample_23_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_17))) then 
            im_sample_23_we0 <= ap_const_logic_1;
        else 
            im_sample_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_24_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_24_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_24_ce0 <= ap_const_logic_1;
        else 
            im_sample_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_24_d0 <= tmp2_data_fu_2228_p1;

    im_sample_24_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_18))) then 
            im_sample_24_we0 <= ap_const_logic_1;
        else 
            im_sample_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_25_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_25_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_25_ce0 <= ap_const_logic_1;
        else 
            im_sample_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_25_d0 <= tmp2_data_fu_2228_p1;

    im_sample_25_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_19))) then 
            im_sample_25_we0 <= ap_const_logic_1;
        else 
            im_sample_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_26_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_26_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_26_ce0 <= ap_const_logic_1;
        else 
            im_sample_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_26_d0 <= tmp2_data_fu_2228_p1;

    im_sample_26_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1A))) then 
            im_sample_26_we0 <= ap_const_logic_1;
        else 
            im_sample_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_27_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_27_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_27_ce0 <= ap_const_logic_1;
        else 
            im_sample_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_27_d0 <= tmp2_data_fu_2228_p1;

    im_sample_27_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1B))) then 
            im_sample_27_we0 <= ap_const_logic_1;
        else 
            im_sample_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_28_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_28_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_28_ce0 <= ap_const_logic_1;
        else 
            im_sample_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_28_d0 <= tmp2_data_fu_2228_p1;

    im_sample_28_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1C))) then 
            im_sample_28_we0 <= ap_const_logic_1;
        else 
            im_sample_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_29_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_29_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_29_ce0 <= ap_const_logic_1;
        else 
            im_sample_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_29_d0 <= tmp2_data_fu_2228_p1;

    im_sample_29_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1D))) then 
            im_sample_29_we0 <= ap_const_logic_1;
        else 
            im_sample_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_2_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_2_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_2_ce0 <= ap_const_logic_1;
        else 
            im_sample_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_2_d0 <= tmp2_data_fu_2228_p1;

    im_sample_2_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2))) then 
            im_sample_2_we0 <= ap_const_logic_1;
        else 
            im_sample_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_30_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_30_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_30_ce0 <= ap_const_logic_1;
        else 
            im_sample_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_30_d0 <= tmp2_data_fu_2228_p1;

    im_sample_30_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1E))) then 
            im_sample_30_we0 <= ap_const_logic_1;
        else 
            im_sample_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_31_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_31_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_31_ce0 <= ap_const_logic_1;
        else 
            im_sample_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_31_d0 <= tmp2_data_fu_2228_p1;

    im_sample_31_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1F))) then 
            im_sample_31_we0 <= ap_const_logic_1;
        else 
            im_sample_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_32_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_32_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_32_ce0 <= ap_const_logic_1;
        else 
            im_sample_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_32_d0 <= tmp2_data_fu_2228_p1;

    im_sample_32_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_20))) then 
            im_sample_32_we0 <= ap_const_logic_1;
        else 
            im_sample_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_33_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_33_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_33_ce0 <= ap_const_logic_1;
        else 
            im_sample_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_33_d0 <= tmp2_data_fu_2228_p1;

    im_sample_33_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_21))) then 
            im_sample_33_we0 <= ap_const_logic_1;
        else 
            im_sample_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_34_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_34_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_34_ce0 <= ap_const_logic_1;
        else 
            im_sample_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_34_d0 <= tmp2_data_fu_2228_p1;

    im_sample_34_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_22))) then 
            im_sample_34_we0 <= ap_const_logic_1;
        else 
            im_sample_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_35_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_35_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_35_ce0 <= ap_const_logic_1;
        else 
            im_sample_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_35_d0 <= tmp2_data_fu_2228_p1;

    im_sample_35_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_23))) then 
            im_sample_35_we0 <= ap_const_logic_1;
        else 
            im_sample_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_36_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_36_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_36_ce0 <= ap_const_logic_1;
        else 
            im_sample_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_36_d0 <= tmp2_data_fu_2228_p1;

    im_sample_36_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_24))) then 
            im_sample_36_we0 <= ap_const_logic_1;
        else 
            im_sample_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_37_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_37_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_37_ce0 <= ap_const_logic_1;
        else 
            im_sample_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_37_d0 <= tmp2_data_fu_2228_p1;

    im_sample_37_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_25))) then 
            im_sample_37_we0 <= ap_const_logic_1;
        else 
            im_sample_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_38_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_38_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_38_ce0 <= ap_const_logic_1;
        else 
            im_sample_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_38_d0 <= tmp2_data_fu_2228_p1;

    im_sample_38_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_26))) then 
            im_sample_38_we0 <= ap_const_logic_1;
        else 
            im_sample_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_39_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_39_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_39_ce0 <= ap_const_logic_1;
        else 
            im_sample_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_39_d0 <= tmp2_data_fu_2228_p1;

    im_sample_39_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_27))) then 
            im_sample_39_we0 <= ap_const_logic_1;
        else 
            im_sample_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_3_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_3_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_3_ce0 <= ap_const_logic_1;
        else 
            im_sample_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_3_d0 <= tmp2_data_fu_2228_p1;

    im_sample_3_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3))) then 
            im_sample_3_we0 <= ap_const_logic_1;
        else 
            im_sample_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_40_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_40_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_40_ce0 <= ap_const_logic_1;
        else 
            im_sample_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_40_d0 <= tmp2_data_fu_2228_p1;

    im_sample_40_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_28))) then 
            im_sample_40_we0 <= ap_const_logic_1;
        else 
            im_sample_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_41_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_41_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_41_ce0 <= ap_const_logic_1;
        else 
            im_sample_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_41_d0 <= tmp2_data_fu_2228_p1;

    im_sample_41_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_29))) then 
            im_sample_41_we0 <= ap_const_logic_1;
        else 
            im_sample_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_42_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_42_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_42_ce0 <= ap_const_logic_1;
        else 
            im_sample_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_42_d0 <= tmp2_data_fu_2228_p1;

    im_sample_42_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2A))) then 
            im_sample_42_we0 <= ap_const_logic_1;
        else 
            im_sample_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_43_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_43_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_43_ce0 <= ap_const_logic_1;
        else 
            im_sample_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_43_d0 <= tmp2_data_fu_2228_p1;

    im_sample_43_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2B))) then 
            im_sample_43_we0 <= ap_const_logic_1;
        else 
            im_sample_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_44_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_44_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_44_ce0 <= ap_const_logic_1;
        else 
            im_sample_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_44_d0 <= tmp2_data_fu_2228_p1;

    im_sample_44_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2C))) then 
            im_sample_44_we0 <= ap_const_logic_1;
        else 
            im_sample_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_45_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_45_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_45_ce0 <= ap_const_logic_1;
        else 
            im_sample_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_45_d0 <= tmp2_data_fu_2228_p1;

    im_sample_45_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2D))) then 
            im_sample_45_we0 <= ap_const_logic_1;
        else 
            im_sample_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_46_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_46_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_46_ce0 <= ap_const_logic_1;
        else 
            im_sample_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_46_d0 <= tmp2_data_fu_2228_p1;

    im_sample_46_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2E))) then 
            im_sample_46_we0 <= ap_const_logic_1;
        else 
            im_sample_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_47_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_47_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_47_ce0 <= ap_const_logic_1;
        else 
            im_sample_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_47_d0 <= tmp2_data_fu_2228_p1;

    im_sample_47_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2F))) then 
            im_sample_47_we0 <= ap_const_logic_1;
        else 
            im_sample_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_48_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_48_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_48_ce0 <= ap_const_logic_1;
        else 
            im_sample_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_48_d0 <= tmp2_data_fu_2228_p1;

    im_sample_48_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_30))) then 
            im_sample_48_we0 <= ap_const_logic_1;
        else 
            im_sample_48_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_49_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_49_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_49_ce0 <= ap_const_logic_1;
        else 
            im_sample_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_49_d0 <= tmp2_data_fu_2228_p1;

    im_sample_49_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_31))) then 
            im_sample_49_we0 <= ap_const_logic_1;
        else 
            im_sample_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_4_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_4_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_4_ce0 <= ap_const_logic_1;
        else 
            im_sample_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_4_d0 <= tmp2_data_fu_2228_p1;

    im_sample_4_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_4))) then 
            im_sample_4_we0 <= ap_const_logic_1;
        else 
            im_sample_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_50_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_50_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_50_ce0 <= ap_const_logic_1;
        else 
            im_sample_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_50_d0 <= tmp2_data_fu_2228_p1;

    im_sample_50_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_32))) then 
            im_sample_50_we0 <= ap_const_logic_1;
        else 
            im_sample_50_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_51_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_51_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_51_ce0 <= ap_const_logic_1;
        else 
            im_sample_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_51_d0 <= tmp2_data_fu_2228_p1;

    im_sample_51_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_33))) then 
            im_sample_51_we0 <= ap_const_logic_1;
        else 
            im_sample_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_52_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_52_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_52_ce0 <= ap_const_logic_1;
        else 
            im_sample_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_52_d0 <= tmp2_data_fu_2228_p1;

    im_sample_52_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_34))) then 
            im_sample_52_we0 <= ap_const_logic_1;
        else 
            im_sample_52_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_53_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_53_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_53_ce0 <= ap_const_logic_1;
        else 
            im_sample_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_53_d0 <= tmp2_data_fu_2228_p1;

    im_sample_53_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_35))) then 
            im_sample_53_we0 <= ap_const_logic_1;
        else 
            im_sample_53_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_54_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_54_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_54_ce0 <= ap_const_logic_1;
        else 
            im_sample_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_54_d0 <= tmp2_data_fu_2228_p1;

    im_sample_54_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_36))) then 
            im_sample_54_we0 <= ap_const_logic_1;
        else 
            im_sample_54_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_55_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_55_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_55_ce0 <= ap_const_logic_1;
        else 
            im_sample_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_55_d0 <= tmp2_data_fu_2228_p1;

    im_sample_55_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_37))) then 
            im_sample_55_we0 <= ap_const_logic_1;
        else 
            im_sample_55_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_56_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_56_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_56_ce0 <= ap_const_logic_1;
        else 
            im_sample_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_56_d0 <= tmp2_data_fu_2228_p1;

    im_sample_56_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_38))) then 
            im_sample_56_we0 <= ap_const_logic_1;
        else 
            im_sample_56_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_57_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_57_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_57_ce0 <= ap_const_logic_1;
        else 
            im_sample_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_57_d0 <= tmp2_data_fu_2228_p1;

    im_sample_57_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_39))) then 
            im_sample_57_we0 <= ap_const_logic_1;
        else 
            im_sample_57_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_58_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_58_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_58_ce0 <= ap_const_logic_1;
        else 
            im_sample_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_58_d0 <= tmp2_data_fu_2228_p1;

    im_sample_58_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3A))) then 
            im_sample_58_we0 <= ap_const_logic_1;
        else 
            im_sample_58_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_59_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_59_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_59_ce0 <= ap_const_logic_1;
        else 
            im_sample_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_59_d0 <= tmp2_data_fu_2228_p1;

    im_sample_59_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3B))) then 
            im_sample_59_we0 <= ap_const_logic_1;
        else 
            im_sample_59_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_5_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_5_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_5_ce0 <= ap_const_logic_1;
        else 
            im_sample_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_5_d0 <= tmp2_data_fu_2228_p1;

    im_sample_5_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_5))) then 
            im_sample_5_we0 <= ap_const_logic_1;
        else 
            im_sample_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_60_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_60_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_60_ce0 <= ap_const_logic_1;
        else 
            im_sample_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_60_d0 <= tmp2_data_fu_2228_p1;

    im_sample_60_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3C))) then 
            im_sample_60_we0 <= ap_const_logic_1;
        else 
            im_sample_60_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_61_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_61_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_61_ce0 <= ap_const_logic_1;
        else 
            im_sample_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_61_d0 <= tmp2_data_fu_2228_p1;

    im_sample_61_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3D))) then 
            im_sample_61_we0 <= ap_const_logic_1;
        else 
            im_sample_61_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_62_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_62_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_62_ce0 <= ap_const_logic_1;
        else 
            im_sample_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_62_d0 <= tmp2_data_fu_2228_p1;

    im_sample_62_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3E))) then 
            im_sample_62_we0 <= ap_const_logic_1;
        else 
            im_sample_62_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_63_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_63_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_63_ce0 <= ap_const_logic_1;
        else 
            im_sample_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_63_d0 <= tmp2_data_fu_2228_p1;

    im_sample_63_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3F))) then 
            im_sample_63_we0 <= ap_const_logic_1;
        else 
            im_sample_63_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_6_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_6_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_6_ce0 <= ap_const_logic_1;
        else 
            im_sample_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_6_d0 <= tmp2_data_fu_2228_p1;

    im_sample_6_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_6))) then 
            im_sample_6_we0 <= ap_const_logic_1;
        else 
            im_sample_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_7_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_7_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_7_ce0 <= ap_const_logic_1;
        else 
            im_sample_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_7_d0 <= tmp2_data_fu_2228_p1;

    im_sample_7_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_7))) then 
            im_sample_7_we0 <= ap_const_logic_1;
        else 
            im_sample_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_8_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_8_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_8_ce0 <= ap_const_logic_1;
        else 
            im_sample_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_8_d0 <= tmp2_data_fu_2228_p1;

    im_sample_8_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_8))) then 
            im_sample_8_we0 <= ap_const_logic_1;
        else 
            im_sample_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_9_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    im_sample_9_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_sample_9_ce0 <= ap_const_logic_1;
        else 
            im_sample_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    im_sample_9_d0 <= tmp2_data_fu_2228_p1;

    im_sample_9_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_9))) then 
            im_sample_9_we0 <= ap_const_logic_1;
        else 
            im_sample_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    imag_sample_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if (((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            imag_sample_TDATA_blk_n <= imag_sample_TVALID;
        else 
            imag_sample_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    imag_sample_TREADY_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            imag_sample_TREADY <= ap_const_logic_1;
        else 
            imag_sample_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln_fu_2300_p4 <= ap_sig_allocacmp_k_1(9 downto 6);
    re_sample_0_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_0_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_0_ce0 <= ap_const_logic_1;
        else 
            re_sample_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_0_d0 <= tmp1_data_fu_2156_p1;

    re_sample_0_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_0))) then 
            re_sample_0_we0 <= ap_const_logic_1;
        else 
            re_sample_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_10_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_10_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_10_ce0 <= ap_const_logic_1;
        else 
            re_sample_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_10_d0 <= tmp1_data_fu_2156_p1;

    re_sample_10_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_A))) then 
            re_sample_10_we0 <= ap_const_logic_1;
        else 
            re_sample_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_11_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_11_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_11_ce0 <= ap_const_logic_1;
        else 
            re_sample_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_11_d0 <= tmp1_data_fu_2156_p1;

    re_sample_11_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_B))) then 
            re_sample_11_we0 <= ap_const_logic_1;
        else 
            re_sample_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_12_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_12_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_12_ce0 <= ap_const_logic_1;
        else 
            re_sample_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_12_d0 <= tmp1_data_fu_2156_p1;

    re_sample_12_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_C))) then 
            re_sample_12_we0 <= ap_const_logic_1;
        else 
            re_sample_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_13_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_13_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_13_ce0 <= ap_const_logic_1;
        else 
            re_sample_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_13_d0 <= tmp1_data_fu_2156_p1;

    re_sample_13_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_D))) then 
            re_sample_13_we0 <= ap_const_logic_1;
        else 
            re_sample_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_14_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_14_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_14_ce0 <= ap_const_logic_1;
        else 
            re_sample_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_14_d0 <= tmp1_data_fu_2156_p1;

    re_sample_14_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_E))) then 
            re_sample_14_we0 <= ap_const_logic_1;
        else 
            re_sample_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_15_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_15_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_15_ce0 <= ap_const_logic_1;
        else 
            re_sample_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_15_d0 <= tmp1_data_fu_2156_p1;

    re_sample_15_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_F))) then 
            re_sample_15_we0 <= ap_const_logic_1;
        else 
            re_sample_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_16_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_16_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_16_ce0 <= ap_const_logic_1;
        else 
            re_sample_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_16_d0 <= tmp1_data_fu_2156_p1;

    re_sample_16_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_10))) then 
            re_sample_16_we0 <= ap_const_logic_1;
        else 
            re_sample_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_17_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_17_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_17_ce0 <= ap_const_logic_1;
        else 
            re_sample_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_17_d0 <= tmp1_data_fu_2156_p1;

    re_sample_17_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_11))) then 
            re_sample_17_we0 <= ap_const_logic_1;
        else 
            re_sample_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_18_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_18_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_18_ce0 <= ap_const_logic_1;
        else 
            re_sample_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_18_d0 <= tmp1_data_fu_2156_p1;

    re_sample_18_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_12))) then 
            re_sample_18_we0 <= ap_const_logic_1;
        else 
            re_sample_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_19_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_19_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_19_ce0 <= ap_const_logic_1;
        else 
            re_sample_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_19_d0 <= tmp1_data_fu_2156_p1;

    re_sample_19_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_13))) then 
            re_sample_19_we0 <= ap_const_logic_1;
        else 
            re_sample_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_1_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_1_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_1_ce0 <= ap_const_logic_1;
        else 
            re_sample_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_1_d0 <= tmp1_data_fu_2156_p1;

    re_sample_1_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1))) then 
            re_sample_1_we0 <= ap_const_logic_1;
        else 
            re_sample_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_20_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_20_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_20_ce0 <= ap_const_logic_1;
        else 
            re_sample_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_20_d0 <= tmp1_data_fu_2156_p1;

    re_sample_20_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_14))) then 
            re_sample_20_we0 <= ap_const_logic_1;
        else 
            re_sample_20_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_21_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_21_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_21_ce0 <= ap_const_logic_1;
        else 
            re_sample_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_21_d0 <= tmp1_data_fu_2156_p1;

    re_sample_21_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_15))) then 
            re_sample_21_we0 <= ap_const_logic_1;
        else 
            re_sample_21_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_22_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_22_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_22_ce0 <= ap_const_logic_1;
        else 
            re_sample_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_22_d0 <= tmp1_data_fu_2156_p1;

    re_sample_22_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_16))) then 
            re_sample_22_we0 <= ap_const_logic_1;
        else 
            re_sample_22_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_23_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_23_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_23_ce0 <= ap_const_logic_1;
        else 
            re_sample_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_23_d0 <= tmp1_data_fu_2156_p1;

    re_sample_23_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_17))) then 
            re_sample_23_we0 <= ap_const_logic_1;
        else 
            re_sample_23_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_24_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_24_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_24_ce0 <= ap_const_logic_1;
        else 
            re_sample_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_24_d0 <= tmp1_data_fu_2156_p1;

    re_sample_24_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_18))) then 
            re_sample_24_we0 <= ap_const_logic_1;
        else 
            re_sample_24_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_25_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_25_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_25_ce0 <= ap_const_logic_1;
        else 
            re_sample_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_25_d0 <= tmp1_data_fu_2156_p1;

    re_sample_25_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_19))) then 
            re_sample_25_we0 <= ap_const_logic_1;
        else 
            re_sample_25_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_26_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_26_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_26_ce0 <= ap_const_logic_1;
        else 
            re_sample_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_26_d0 <= tmp1_data_fu_2156_p1;

    re_sample_26_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1A))) then 
            re_sample_26_we0 <= ap_const_logic_1;
        else 
            re_sample_26_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_27_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_27_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_27_ce0 <= ap_const_logic_1;
        else 
            re_sample_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_27_d0 <= tmp1_data_fu_2156_p1;

    re_sample_27_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1B))) then 
            re_sample_27_we0 <= ap_const_logic_1;
        else 
            re_sample_27_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_28_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_28_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_28_ce0 <= ap_const_logic_1;
        else 
            re_sample_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_28_d0 <= tmp1_data_fu_2156_p1;

    re_sample_28_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1C))) then 
            re_sample_28_we0 <= ap_const_logic_1;
        else 
            re_sample_28_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_29_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_29_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_29_ce0 <= ap_const_logic_1;
        else 
            re_sample_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_29_d0 <= tmp1_data_fu_2156_p1;

    re_sample_29_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1D))) then 
            re_sample_29_we0 <= ap_const_logic_1;
        else 
            re_sample_29_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_2_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_2_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_2_ce0 <= ap_const_logic_1;
        else 
            re_sample_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_2_d0 <= tmp1_data_fu_2156_p1;

    re_sample_2_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2))) then 
            re_sample_2_we0 <= ap_const_logic_1;
        else 
            re_sample_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_30_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_30_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_30_ce0 <= ap_const_logic_1;
        else 
            re_sample_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_30_d0 <= tmp1_data_fu_2156_p1;

    re_sample_30_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1E))) then 
            re_sample_30_we0 <= ap_const_logic_1;
        else 
            re_sample_30_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_31_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_31_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_31_ce0 <= ap_const_logic_1;
        else 
            re_sample_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_31_d0 <= tmp1_data_fu_2156_p1;

    re_sample_31_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_1F))) then 
            re_sample_31_we0 <= ap_const_logic_1;
        else 
            re_sample_31_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_32_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_32_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_32_ce0 <= ap_const_logic_1;
        else 
            re_sample_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_32_d0 <= tmp1_data_fu_2156_p1;

    re_sample_32_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_20))) then 
            re_sample_32_we0 <= ap_const_logic_1;
        else 
            re_sample_32_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_33_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_33_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_33_ce0 <= ap_const_logic_1;
        else 
            re_sample_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_33_d0 <= tmp1_data_fu_2156_p1;

    re_sample_33_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_21))) then 
            re_sample_33_we0 <= ap_const_logic_1;
        else 
            re_sample_33_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_34_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_34_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_34_ce0 <= ap_const_logic_1;
        else 
            re_sample_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_34_d0 <= tmp1_data_fu_2156_p1;

    re_sample_34_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_22))) then 
            re_sample_34_we0 <= ap_const_logic_1;
        else 
            re_sample_34_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_35_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_35_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_35_ce0 <= ap_const_logic_1;
        else 
            re_sample_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_35_d0 <= tmp1_data_fu_2156_p1;

    re_sample_35_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_23))) then 
            re_sample_35_we0 <= ap_const_logic_1;
        else 
            re_sample_35_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_36_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_36_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_36_ce0 <= ap_const_logic_1;
        else 
            re_sample_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_36_d0 <= tmp1_data_fu_2156_p1;

    re_sample_36_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_24))) then 
            re_sample_36_we0 <= ap_const_logic_1;
        else 
            re_sample_36_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_37_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_37_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_37_ce0 <= ap_const_logic_1;
        else 
            re_sample_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_37_d0 <= tmp1_data_fu_2156_p1;

    re_sample_37_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_25))) then 
            re_sample_37_we0 <= ap_const_logic_1;
        else 
            re_sample_37_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_38_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_38_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_38_ce0 <= ap_const_logic_1;
        else 
            re_sample_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_38_d0 <= tmp1_data_fu_2156_p1;

    re_sample_38_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_26))) then 
            re_sample_38_we0 <= ap_const_logic_1;
        else 
            re_sample_38_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_39_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_39_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_39_ce0 <= ap_const_logic_1;
        else 
            re_sample_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_39_d0 <= tmp1_data_fu_2156_p1;

    re_sample_39_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_27))) then 
            re_sample_39_we0 <= ap_const_logic_1;
        else 
            re_sample_39_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_3_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_3_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_3_ce0 <= ap_const_logic_1;
        else 
            re_sample_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_3_d0 <= tmp1_data_fu_2156_p1;

    re_sample_3_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3))) then 
            re_sample_3_we0 <= ap_const_logic_1;
        else 
            re_sample_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_40_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_40_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_40_ce0 <= ap_const_logic_1;
        else 
            re_sample_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_40_d0 <= tmp1_data_fu_2156_p1;

    re_sample_40_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_28))) then 
            re_sample_40_we0 <= ap_const_logic_1;
        else 
            re_sample_40_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_41_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_41_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_41_ce0 <= ap_const_logic_1;
        else 
            re_sample_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_41_d0 <= tmp1_data_fu_2156_p1;

    re_sample_41_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_29))) then 
            re_sample_41_we0 <= ap_const_logic_1;
        else 
            re_sample_41_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_42_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_42_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_42_ce0 <= ap_const_logic_1;
        else 
            re_sample_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_42_d0 <= tmp1_data_fu_2156_p1;

    re_sample_42_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2A))) then 
            re_sample_42_we0 <= ap_const_logic_1;
        else 
            re_sample_42_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_43_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_43_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_43_ce0 <= ap_const_logic_1;
        else 
            re_sample_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_43_d0 <= tmp1_data_fu_2156_p1;

    re_sample_43_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2B))) then 
            re_sample_43_we0 <= ap_const_logic_1;
        else 
            re_sample_43_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_44_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_44_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_44_ce0 <= ap_const_logic_1;
        else 
            re_sample_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_44_d0 <= tmp1_data_fu_2156_p1;

    re_sample_44_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2C))) then 
            re_sample_44_we0 <= ap_const_logic_1;
        else 
            re_sample_44_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_45_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_45_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_45_ce0 <= ap_const_logic_1;
        else 
            re_sample_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_45_d0 <= tmp1_data_fu_2156_p1;

    re_sample_45_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2D))) then 
            re_sample_45_we0 <= ap_const_logic_1;
        else 
            re_sample_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_46_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_46_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_46_ce0 <= ap_const_logic_1;
        else 
            re_sample_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_46_d0 <= tmp1_data_fu_2156_p1;

    re_sample_46_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2E))) then 
            re_sample_46_we0 <= ap_const_logic_1;
        else 
            re_sample_46_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_47_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_47_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_47_ce0 <= ap_const_logic_1;
        else 
            re_sample_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_47_d0 <= tmp1_data_fu_2156_p1;

    re_sample_47_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_2F))) then 
            re_sample_47_we0 <= ap_const_logic_1;
        else 
            re_sample_47_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_48_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_48_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_48_ce0 <= ap_const_logic_1;
        else 
            re_sample_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_48_d0 <= tmp1_data_fu_2156_p1;

    re_sample_48_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_30))) then 
            re_sample_48_we0 <= ap_const_logic_1;
        else 
            re_sample_48_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_49_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_49_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_49_ce0 <= ap_const_logic_1;
        else 
            re_sample_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_49_d0 <= tmp1_data_fu_2156_p1;

    re_sample_49_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_31))) then 
            re_sample_49_we0 <= ap_const_logic_1;
        else 
            re_sample_49_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_4_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_4_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_4_ce0 <= ap_const_logic_1;
        else 
            re_sample_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_4_d0 <= tmp1_data_fu_2156_p1;

    re_sample_4_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_4))) then 
            re_sample_4_we0 <= ap_const_logic_1;
        else 
            re_sample_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_50_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_50_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_50_ce0 <= ap_const_logic_1;
        else 
            re_sample_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_50_d0 <= tmp1_data_fu_2156_p1;

    re_sample_50_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_32))) then 
            re_sample_50_we0 <= ap_const_logic_1;
        else 
            re_sample_50_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_51_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_51_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_51_ce0 <= ap_const_logic_1;
        else 
            re_sample_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_51_d0 <= tmp1_data_fu_2156_p1;

    re_sample_51_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_33))) then 
            re_sample_51_we0 <= ap_const_logic_1;
        else 
            re_sample_51_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_52_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_52_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_52_ce0 <= ap_const_logic_1;
        else 
            re_sample_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_52_d0 <= tmp1_data_fu_2156_p1;

    re_sample_52_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_34))) then 
            re_sample_52_we0 <= ap_const_logic_1;
        else 
            re_sample_52_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_53_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_53_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_53_ce0 <= ap_const_logic_1;
        else 
            re_sample_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_53_d0 <= tmp1_data_fu_2156_p1;

    re_sample_53_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_35))) then 
            re_sample_53_we0 <= ap_const_logic_1;
        else 
            re_sample_53_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_54_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_54_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_54_ce0 <= ap_const_logic_1;
        else 
            re_sample_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_54_d0 <= tmp1_data_fu_2156_p1;

    re_sample_54_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_36))) then 
            re_sample_54_we0 <= ap_const_logic_1;
        else 
            re_sample_54_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_55_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_55_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_55_ce0 <= ap_const_logic_1;
        else 
            re_sample_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_55_d0 <= tmp1_data_fu_2156_p1;

    re_sample_55_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_37))) then 
            re_sample_55_we0 <= ap_const_logic_1;
        else 
            re_sample_55_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_56_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_56_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_56_ce0 <= ap_const_logic_1;
        else 
            re_sample_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_56_d0 <= tmp1_data_fu_2156_p1;

    re_sample_56_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_38))) then 
            re_sample_56_we0 <= ap_const_logic_1;
        else 
            re_sample_56_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_57_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_57_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_57_ce0 <= ap_const_logic_1;
        else 
            re_sample_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_57_d0 <= tmp1_data_fu_2156_p1;

    re_sample_57_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_39))) then 
            re_sample_57_we0 <= ap_const_logic_1;
        else 
            re_sample_57_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_58_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_58_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_58_ce0 <= ap_const_logic_1;
        else 
            re_sample_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_58_d0 <= tmp1_data_fu_2156_p1;

    re_sample_58_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3A))) then 
            re_sample_58_we0 <= ap_const_logic_1;
        else 
            re_sample_58_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_59_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_59_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_59_ce0 <= ap_const_logic_1;
        else 
            re_sample_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_59_d0 <= tmp1_data_fu_2156_p1;

    re_sample_59_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3B))) then 
            re_sample_59_we0 <= ap_const_logic_1;
        else 
            re_sample_59_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_5_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_5_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_5_ce0 <= ap_const_logic_1;
        else 
            re_sample_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_5_d0 <= tmp1_data_fu_2156_p1;

    re_sample_5_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_5))) then 
            re_sample_5_we0 <= ap_const_logic_1;
        else 
            re_sample_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_60_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_60_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_60_ce0 <= ap_const_logic_1;
        else 
            re_sample_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_60_d0 <= tmp1_data_fu_2156_p1;

    re_sample_60_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3C))) then 
            re_sample_60_we0 <= ap_const_logic_1;
        else 
            re_sample_60_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_61_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_61_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_61_ce0 <= ap_const_logic_1;
        else 
            re_sample_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_61_d0 <= tmp1_data_fu_2156_p1;

    re_sample_61_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3D))) then 
            re_sample_61_we0 <= ap_const_logic_1;
        else 
            re_sample_61_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_62_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_62_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_62_ce0 <= ap_const_logic_1;
        else 
            re_sample_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_62_d0 <= tmp1_data_fu_2156_p1;

    re_sample_62_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3E))) then 
            re_sample_62_we0 <= ap_const_logic_1;
        else 
            re_sample_62_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_63_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_63_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_63_ce0 <= ap_const_logic_1;
        else 
            re_sample_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_63_d0 <= tmp1_data_fu_2156_p1;

    re_sample_63_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_3F))) then 
            re_sample_63_we0 <= ap_const_logic_1;
        else 
            re_sample_63_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_6_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_6_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_6_ce0 <= ap_const_logic_1;
        else 
            re_sample_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_6_d0 <= tmp1_data_fu_2156_p1;

    re_sample_6_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_6))) then 
            re_sample_6_we0 <= ap_const_logic_1;
        else 
            re_sample_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_7_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_7_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_7_ce0 <= ap_const_logic_1;
        else 
            re_sample_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_7_d0 <= tmp1_data_fu_2156_p1;

    re_sample_7_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_7))) then 
            re_sample_7_we0 <= ap_const_logic_1;
        else 
            re_sample_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_8_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_8_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_8_ce0 <= ap_const_logic_1;
        else 
            re_sample_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_8_d0 <= tmp1_data_fu_2156_p1;

    re_sample_8_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_8))) then 
            re_sample_8_we0 <= ap_const_logic_1;
        else 
            re_sample_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_9_address0 <= zext_ln29_fu_2310_p1(4 - 1 downto 0);

    re_sample_9_ce0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_sample_9_ce0 <= ap_const_logic_1;
        else 
            re_sample_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    re_sample_9_d0 <= tmp1_data_fu_2156_p1;

    re_sample_9_we0_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, trunc_ln29_fu_2296_p1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln29_fu_2296_p1 = ap_const_lv6_9))) then 
            re_sample_9_we0 <= ap_const_logic_1;
        else 
            re_sample_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    real_sample_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, ap_start_int)
    begin
        if (((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            real_sample_TDATA_blk_n <= real_sample_TVALID;
        else 
            real_sample_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    real_sample_TREADY_assign_proc : process(ap_CS_fsm_state1, real_sample_TVALID, icmp_ln25_fu_2140_p2, imag_sample_TVALID, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((imag_sample_TVALID = ap_const_logic_0) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0)) or ((icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (real_sample_TVALID = ap_const_logic_0)))) and (icmp_ln25_fu_2140_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            real_sample_TREADY <= ap_const_logic_1;
        else 
            real_sample_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_data_fu_2156_p1 <= real_sample_TDATA;
    tmp2_data_fu_2228_p1 <= imag_sample_TDATA;
    trunc_ln29_fu_2296_p1 <= ap_sig_allocacmp_k_1(6 - 1 downto 0);
    zext_ln29_fu_2310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_2300_p4),64));
end behav;
