--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml fifo.twx fifo.ncd -o fifo.twr fifo.pcf -ucf fifo.ucf

Design file:              fifo.ncd
Physical constraint file: fifo.pcf
Device,package,speed:     xc3s250e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    1.065(R)|    0.828(R)|clk_BUFGP         |   0.000|
data_in<1>  |    1.406(R)|    0.863(R)|clk_BUFGP         |   0.000|
data_in<2>  |    1.127(R)|    0.963(R)|clk_BUFGP         |   0.000|
data_in<3>  |    0.834(R)|    0.944(R)|clk_BUFGP         |   0.000|
data_in<4>  |    2.167(R)|    0.321(R)|clk_BUFGP         |   0.000|
data_in<5>  |    3.075(R)|   -0.218(R)|clk_BUFGP         |   0.000|
data_in<6>  |    1.045(R)|    0.909(R)|clk_BUFGP         |   0.000|
data_in<7>  |    1.525(R)|    0.885(R)|clk_BUFGP         |   0.000|
enr         |    8.130(R)|   -0.979(R)|clk_BUFGP         |   0.000|
enw         |    6.930(R)|    0.062(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    7.685(R)|clk_BUFGP         |   0.000|
data_out<1> |    7.685(R)|clk_BUFGP         |   0.000|
data_out<2> |    7.139(R)|clk_BUFGP         |   0.000|
data_out<3> |    6.918(R)|clk_BUFGP         |   0.000|
data_out<4> |    8.344(R)|clk_BUFGP         |   0.000|
data_out<5> |    8.107(R)|clk_BUFGP         |   0.000|
data_out<6> |    6.724(R)|clk_BUFGP         |   0.000|
data_out<7> |    6.989(R)|clk_BUFGP         |   0.000|
fifo_empty  |    8.823(R)|clk_BUFGP         |   0.000|
fifo_full   |    9.047(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.389|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 11 08:30:46 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



