// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        afterPad,
        afterRearrangeX
);

parameter    ap_ST_fsm_pp0_stage0 = 28'd1;
parameter    ap_ST_fsm_pp0_stage1 = 28'd2;
parameter    ap_ST_fsm_pp0_stage2 = 28'd4;
parameter    ap_ST_fsm_pp0_stage3 = 28'd8;
parameter    ap_ST_fsm_pp0_stage4 = 28'd16;
parameter    ap_ST_fsm_pp0_stage5 = 28'd32;
parameter    ap_ST_fsm_pp0_stage6 = 28'd64;
parameter    ap_ST_fsm_pp0_stage7 = 28'd128;
parameter    ap_ST_fsm_pp0_stage8 = 28'd256;
parameter    ap_ST_fsm_pp0_stage9 = 28'd512;
parameter    ap_ST_fsm_pp0_stage10 = 28'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 28'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 28'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 28'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 28'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 28'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 28'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 28'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 28'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 28'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 28'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 28'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 28'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 28'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 28'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 28'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 28'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] afterPad;
input  [63:0] afterRearrangeX;

reg ap_idle;
reg m_axi_gmem_AWVALID;
reg[63:0] m_axi_gmem_AWADDR;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage16;
reg   [0:0] icmp_ln80_reg_2121;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_state17_io;
reg    ap_block_state45_pp0_stage16_iter1;
reg    ap_block_pp0_stage16_subdone;
reg    ap_condition_exit_pp0_iter0_stage16;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage27;
reg    ap_block_state28_pp0_stage27_iter0;
reg    ap_block_state28_io;
reg    ap_block_pp0_stage27_subdone;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_block_pp0_stage27;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
reg    gmem_blk_n_AW;
reg    gmem_blk_n_W;
reg    gmem_blk_n_B;
reg   [31:0] reg_642;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state12_io;
reg    ap_block_state40_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state13_io;
reg    ap_block_state41_pp0_stage12_iter1;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state14_io;
reg    ap_block_state42_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state15_io;
reg    ap_block_state43_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state16_io;
reg    ap_block_state44_pp0_stage15_iter1;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_state18_io;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_state19_io;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_state20_io;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_state21_io;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_state22_io;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_state23_io;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_state24_io;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_state25_io;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_state26_io;
reg    ap_block_pp0_stage25_11001;
reg    ap_block_state27_pp0_stage26_iter0;
reg    ap_block_state27_io;
reg    ap_block_pp0_stage26_11001;
reg    ap_block_pp0_stage27_11001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state29_pp0_stage0_iter1;
reg    ap_block_state29_io;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state30_pp0_stage1_iter1;
reg    ap_block_state30_io;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state31_pp0_stage2_iter1;
reg    ap_block_state31_io;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_state32_pp0_stage3_iter1;
reg    ap_block_state32_io;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_state5_io;
reg    ap_block_state33_pp0_stage4_iter1;
reg    ap_block_state33_io;
reg    ap_block_pp0_stage4_11001;
wire    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_state34_pp0_stage5_iter1;
reg    ap_block_state34_io;
reg    ap_block_pp0_stage5_11001;
wire    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_state35_pp0_stage6_iter1;
reg    ap_block_state35_io;
reg    ap_block_pp0_stage6_11001;
wire    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_state36_pp0_stage7_iter1;
reg    ap_block_state36_io;
reg    ap_block_pp0_stage7_11001;
wire    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state37_pp0_stage8_iter1;
reg    ap_block_state37_io;
reg    ap_block_pp0_stage8_11001;
wire    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state38_pp0_stage9_iter1;
reg    ap_block_state38_io;
reg    ap_block_pp0_stage9_11001;
wire    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state39_pp0_stage10_iter1;
reg    ap_block_state39_io;
reg    ap_block_pp0_stage10_11001;
wire   [0:0] icmp_ln80_fu_692_p2;
wire   [2:0] select_ln80_fu_716_p3;
reg   [2:0] select_ln80_reg_2125;
wire   [6:0] select_ln80_1_fu_730_p3;
reg   [6:0] select_ln80_1_reg_2133;
reg   [63:0] gmem_addr_reg_2158;
wire  signed [12:0] grp_fu_2054_p3;
reg  signed [12:0] add_ln90_reg_2164;
wire   [11:0] trunc_ln90_fu_868_p1;
reg   [11:0] trunc_ln90_reg_2182;
reg   [63:0] gmem_addr_1_reg_2187;
reg   [63:0] gmem_addr_2_reg_2193;
reg   [63:0] gmem_addr_3_reg_2199;
reg   [63:0] gmem_addr_4_reg_2205;
reg   [63:0] gmem_addr_5_reg_2211;
reg   [63:0] gmem_addr_6_reg_2217;
reg   [63:0] gmem_addr_7_reg_2223;
reg   [63:0] gmem_addr_8_reg_2229;
reg   [63:0] gmem_addr_9_reg_2235;
reg   [63:0] gmem_addr_10_reg_2241;
reg   [63:0] gmem_addr_11_reg_2247;
reg   [63:0] gmem_addr_12_reg_2253;
reg   [63:0] gmem_addr_13_reg_2259;
reg   [63:0] gmem_addr_14_reg_2265;
wire  signed [13:0] sext_ln90_28_fu_1453_p1;
reg  signed [13:0] sext_ln90_28_reg_2271;
reg   [63:0] gmem_addr_15_reg_2288;
reg   [63:0] gmem_addr_16_reg_2294;
reg   [63:0] gmem_addr_17_reg_2300;
reg   [63:0] gmem_addr_18_reg_2306;
reg   [63:0] gmem_addr_19_reg_2312;
reg   [63:0] gmem_addr_20_reg_2318;
reg   [63:0] gmem_addr_21_reg_2324;
reg   [63:0] gmem_addr_22_reg_2330;
reg   [63:0] gmem_addr_23_reg_2336;
reg   [63:0] gmem_addr_24_reg_2342;
reg   [63:0] gmem_addr_25_reg_2348;
reg   [63:0] gmem_addr_26_reg_2354;
reg   [63:0] gmem_addr_27_reg_2360;
reg   [63:0] gmem_addr_28_reg_2366;
reg    ap_enable_reg_pp0_iter0_reg;
wire  signed [63:0] sext_ln84_fu_858_p1;
wire  signed [63:0] sext_ln90_fu_897_p1;
wire  signed [63:0] sext_ln90_1_fu_939_p1;
wire  signed [63:0] sext_ln90_2_fu_981_p1;
wire  signed [63:0] sext_ln90_3_fu_1023_p1;
wire  signed [63:0] sext_ln90_4_fu_1065_p1;
wire  signed [63:0] sext_ln90_5_fu_1107_p1;
wire  signed [63:0] sext_ln90_6_fu_1149_p1;
wire  signed [63:0] sext_ln90_7_fu_1191_p1;
wire  signed [63:0] sext_ln90_8_fu_1233_p1;
wire  signed [63:0] sext_ln90_9_fu_1275_p1;
wire  signed [63:0] sext_ln90_10_fu_1317_p1;
wire  signed [63:0] sext_ln90_11_fu_1359_p1;
wire  signed [63:0] sext_ln90_12_fu_1401_p1;
wire  signed [63:0] sext_ln90_13_fu_1443_p1;
wire  signed [63:0] sext_ln90_14_fu_1489_p1;
wire  signed [63:0] sext_ln90_15_fu_1531_p1;
wire  signed [63:0] sext_ln90_16_fu_1573_p1;
wire  signed [63:0] sext_ln90_17_fu_1615_p1;
wire  signed [63:0] sext_ln90_18_fu_1657_p1;
wire  signed [63:0] sext_ln90_19_fu_1699_p1;
wire  signed [63:0] sext_ln90_20_fu_1741_p1;
wire  signed [63:0] sext_ln90_21_fu_1783_p1;
wire  signed [63:0] sext_ln90_22_fu_1825_p1;
wire  signed [63:0] sext_ln90_23_fu_1867_p1;
wire  signed [63:0] sext_ln90_24_fu_1909_p1;
wire  signed [63:0] sext_ln90_25_fu_1951_p1;
wire  signed [63:0] sext_ln90_26_fu_1993_p1;
wire  signed [63:0] sext_ln90_27_fu_2035_p1;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage16_01001;
reg    ap_block_pp0_stage17_01001;
reg    ap_block_pp0_stage18_01001;
reg    ap_block_pp0_stage19_01001;
reg    ap_block_pp0_stage20_01001;
reg    ap_block_pp0_stage21_01001;
reg    ap_block_pp0_stage22_01001;
reg    ap_block_pp0_stage23_01001;
reg    ap_block_pp0_stage24_01001;
reg    ap_block_pp0_stage25_01001;
reg    ap_block_pp0_stage26_01001;
reg    ap_block_pp0_stage27_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg   [2:0] k_fu_158;
wire   [2:0] add_ln82_fu_742_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_k_load;
reg   [6:0] j_fu_162;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [9:0] indvar_flatten2252_fu_166;
wire   [9:0] add_ln80_fu_698_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten2252_load;
wire   [0:0] icmp_ln82_fu_710_p2;
wire   [6:0] add_ln80_1_fu_724_p2;
wire   [7:0] p_shl1_fu_766_p3;
wire   [4:0] p_shl2_fu_777_p3;
wire   [8:0] p_shl1_cast_fu_773_p1;
wire   [8:0] p_shl2_cast_fu_784_p1;
wire  signed [8:0] empty_92_fu_788_p2;
wire   [5:0] p_shl_fu_801_p3;
wire   [6:0] p_shl_cast_fu_808_p1;
wire   [6:0] k_1_cast14_fu_798_p1;
wire  signed [6:0] empty_93_fu_812_p2;
wire  signed [14:0] grp_fu_2045_p3;
wire   [16:0] tmp_9_fu_822_p3;
wire  signed [17:0] sext_ln84_2_fu_829_p1;
wire   [17:0] add_ln84_2_fu_833_p2;
wire  signed [63:0] sext_ln84_3_fu_839_p1;
wire   [63:0] add_ln84_1_fu_843_p2;
wire   [61:0] trunc_ln8_fu_848_p4;
wire   [14:0] tmp_s_fu_871_p3;
wire  signed [63:0] sext_ln90_29_fu_878_p1;
wire   [63:0] add_ln90_1_fu_882_p2;
wire   [61:0] trunc_ln90_1_fu_887_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_2_fu_907_p2;
wire   [14:0] shl_ln90_1_fu_912_p3;
wire   [63:0] zext_ln90_fu_920_p1;
wire   [63:0] add_ln90_3_fu_924_p2;
wire   [61:0] trunc_ln90_2_fu_929_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_4_fu_949_p2;
wire   [14:0] tmp_1_fu_954_p3;
wire  signed [63:0] sext_ln90_30_fu_962_p1;
wire   [63:0] add_ln90_5_fu_966_p2;
wire   [61:0] trunc_ln90_3_fu_971_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_6_fu_991_p2;
wire   [14:0] shl_ln90_3_fu_996_p3;
wire   [63:0] zext_ln90_1_fu_1004_p1;
wire   [63:0] add_ln90_7_fu_1008_p2;
wire   [61:0] trunc_ln90_4_fu_1013_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_8_fu_1033_p2;
wire   [14:0] tmp_2_fu_1038_p3;
wire  signed [63:0] sext_ln90_31_fu_1046_p1;
wire   [63:0] add_ln90_9_fu_1050_p2;
wire   [61:0] trunc_ln90_5_fu_1055_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_10_fu_1075_p2;
wire   [14:0] shl_ln90_5_fu_1080_p3;
wire   [63:0] zext_ln90_2_fu_1088_p1;
wire   [63:0] add_ln90_11_fu_1092_p2;
wire   [61:0] trunc_ln90_6_fu_1097_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_12_fu_1117_p2;
wire   [14:0] tmp_3_fu_1122_p3;
wire  signed [63:0] sext_ln90_32_fu_1130_p1;
wire   [63:0] add_ln90_13_fu_1134_p2;
wire   [61:0] trunc_ln90_7_fu_1139_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_14_fu_1159_p2;
wire   [14:0] shl_ln90_7_fu_1164_p3;
wire   [63:0] zext_ln90_3_fu_1172_p1;
wire   [63:0] add_ln90_15_fu_1176_p2;
wire   [61:0] trunc_ln90_8_fu_1181_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_16_fu_1201_p2;
wire   [14:0] tmp_4_fu_1206_p3;
wire  signed [63:0] sext_ln90_33_fu_1214_p1;
wire   [63:0] add_ln90_17_fu_1218_p2;
wire   [61:0] trunc_ln90_9_fu_1223_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_18_fu_1243_p2;
wire   [14:0] shl_ln90_9_fu_1248_p3;
wire   [63:0] zext_ln90_4_fu_1256_p1;
wire   [63:0] add_ln90_19_fu_1260_p2;
wire   [61:0] trunc_ln90_s_fu_1265_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_20_fu_1285_p2;
wire   [14:0] tmp_5_fu_1290_p3;
wire  signed [63:0] sext_ln90_34_fu_1298_p1;
wire   [63:0] add_ln90_21_fu_1302_p2;
wire   [61:0] trunc_ln90_10_fu_1307_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_22_fu_1327_p2;
wire   [14:0] shl_ln90_s_fu_1332_p3;
wire   [63:0] zext_ln90_5_fu_1340_p1;
wire   [63:0] add_ln90_23_fu_1344_p2;
wire   [61:0] trunc_ln90_11_fu_1349_p4;
wire   [11:0] add_ln90_24_fu_1369_p2;
wire   [13:0] shl_ln90_2_fu_1374_p3;
wire   [63:0] zext_ln90_6_fu_1382_p1;
wire   [63:0] add_ln90_25_fu_1386_p2;
wire   [61:0] trunc_ln90_12_fu_1391_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln90_26_fu_1411_p2;
wire   [14:0] shl_ln90_4_fu_1416_p3;
wire   [63:0] zext_ln90_7_fu_1424_p1;
wire   [63:0] add_ln90_27_fu_1428_p2;
wire   [61:0] trunc_ln90_13_fu_1433_p4;
wire   [13:0] add_ln90_28_fu_1456_p2;
wire   [15:0] shl_ln90_6_fu_1462_p3;
wire   [63:0] zext_ln90_8_fu_1470_p1;
wire   [63:0] add_ln90_29_fu_1474_p2;
wire   [61:0] trunc_ln90_14_fu_1479_p4;
wire   [13:0] add_ln90_30_fu_1499_p2;
wire   [15:0] shl_ln90_8_fu_1504_p3;
wire   [63:0] zext_ln90_9_fu_1512_p1;
wire   [63:0] add_ln90_31_fu_1516_p2;
wire   [61:0] trunc_ln90_15_fu_1521_p4;
wire   [13:0] add_ln90_32_fu_1541_p2;
wire   [15:0] shl_ln90_10_fu_1546_p3;
wire   [63:0] zext_ln90_10_fu_1554_p1;
wire   [63:0] add_ln90_33_fu_1558_p2;
wire   [61:0] trunc_ln90_16_fu_1563_p4;
wire   [13:0] add_ln90_34_fu_1583_p2;
wire   [15:0] shl_ln90_11_fu_1588_p3;
wire   [63:0] zext_ln90_11_fu_1596_p1;
wire   [63:0] add_ln90_35_fu_1600_p2;
wire   [61:0] trunc_ln90_17_fu_1605_p4;
wire   [13:0] add_ln90_36_fu_1625_p2;
wire   [15:0] shl_ln90_12_fu_1630_p3;
wire   [63:0] zext_ln90_12_fu_1638_p1;
wire   [63:0] add_ln90_37_fu_1642_p2;
wire   [61:0] trunc_ln90_18_fu_1647_p4;
wire   [13:0] add_ln90_38_fu_1667_p2;
wire   [15:0] shl_ln90_13_fu_1672_p3;
wire   [63:0] zext_ln90_13_fu_1680_p1;
wire   [63:0] add_ln90_39_fu_1684_p2;
wire   [61:0] trunc_ln90_19_fu_1689_p4;
wire   [13:0] add_ln90_40_fu_1709_p2;
wire   [15:0] shl_ln90_14_fu_1714_p3;
wire   [63:0] zext_ln90_14_fu_1722_p1;
wire   [63:0] add_ln90_41_fu_1726_p2;
wire   [61:0] trunc_ln90_20_fu_1731_p4;
wire   [13:0] add_ln90_42_fu_1751_p2;
wire   [15:0] shl_ln90_15_fu_1756_p3;
wire   [63:0] zext_ln90_15_fu_1764_p1;
wire   [63:0] add_ln90_43_fu_1768_p2;
wire   [61:0] trunc_ln90_21_fu_1773_p4;
wire   [13:0] add_ln90_44_fu_1793_p2;
wire   [15:0] shl_ln90_16_fu_1798_p3;
wire   [63:0] zext_ln90_16_fu_1806_p1;
wire   [63:0] add_ln90_45_fu_1810_p2;
wire   [61:0] trunc_ln90_22_fu_1815_p4;
wire   [13:0] add_ln90_46_fu_1835_p2;
wire   [15:0] shl_ln90_17_fu_1840_p3;
wire   [63:0] zext_ln90_17_fu_1848_p1;
wire   [63:0] add_ln90_47_fu_1852_p2;
wire   [61:0] trunc_ln90_23_fu_1857_p4;
wire   [13:0] add_ln90_48_fu_1877_p2;
wire   [15:0] shl_ln90_18_fu_1882_p3;
wire   [63:0] zext_ln90_18_fu_1890_p1;
wire   [63:0] add_ln90_49_fu_1894_p2;
wire   [61:0] trunc_ln90_24_fu_1899_p4;
wire   [13:0] add_ln90_50_fu_1919_p2;
wire   [15:0] shl_ln90_19_fu_1924_p3;
wire   [63:0] zext_ln90_19_fu_1932_p1;
wire   [63:0] add_ln90_51_fu_1936_p2;
wire   [61:0] trunc_ln90_25_fu_1941_p4;
wire   [13:0] add_ln90_52_fu_1961_p2;
wire   [15:0] shl_ln90_20_fu_1966_p3;
wire   [63:0] zext_ln90_20_fu_1974_p1;
wire   [63:0] add_ln90_53_fu_1978_p2;
wire   [61:0] trunc_ln90_26_fu_1983_p4;
wire   [13:0] add_ln90_54_fu_2003_p2;
wire   [15:0] shl_ln90_21_fu_2008_p3;
wire   [63:0] zext_ln90_21_fu_2016_p1;
wire   [63:0] add_ln90_55_fu_2020_p2;
wire   [61:0] trunc_ln90_27_fu_2025_p4;
wire   [6:0] grp_fu_2045_p0;
wire   [7:0] grp_fu_2045_p1;
wire   [6:0] grp_fu_2054_p0;
wire   [5:0] grp_fu_2054_p1;
reg    grp_fu_2045_ce;
reg    grp_fu_2054_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [27:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] grp_fu_2045_p00;
wire   [12:0] grp_fu_2054_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_attention_mac_muladd_7ns_8ns_9s_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mac_muladd_7ns_8ns_9s_15_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2045_p0),
    .din1(grp_fu_2045_p1),
    .din2(empty_92_fu_788_p2),
    .ce(grp_fu_2045_ce),
    .dout(grp_fu_2045_p3)
);

kernel_attention_mac_muladd_7ns_6ns_7s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 13 ))
mac_muladd_7ns_6ns_7s_13_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2054_p0),
    .din1(grp_fu_2054_p1),
    .din2(empty_93_fu_812_p2),
    .ce(grp_fu_2054_ce),
    .dout(grp_fu_2054_p3)
);

kernel_attention_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage16),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln80_fu_692_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten2252_fu_166 <= add_ln80_fu_698_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten2252_fu_166 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln80_fu_692_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_162 <= select_ln80_1_fu_730_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_162 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln80_fu_692_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_158 <= add_ln82_fu_742_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_158 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        add_ln90_reg_2164 <= grp_fu_2054_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_10_reg_2241 <= sext_ln90_9_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_11_reg_2247 <= sext_ln90_10_fu_1317_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_12_reg_2253 <= sext_ln90_11_fu_1359_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_13_reg_2259 <= sext_ln90_12_fu_1401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_14_reg_2265 <= sext_ln90_13_fu_1443_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_15_reg_2288 <= sext_ln90_14_fu_1489_p1;
        sext_ln90_28_reg_2271 <= sext_ln90_28_fu_1453_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_16_reg_2294 <= sext_ln90_15_fu_1531_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_17_reg_2300 <= sext_ln90_16_fu_1573_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_18_reg_2306 <= sext_ln90_17_fu_1615_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem_addr_19_reg_2312 <= sext_ln90_18_fu_1657_p1;
        icmp_ln80_reg_2121 <= icmp_ln80_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_1_reg_2187 <= sext_ln90_fu_897_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gmem_addr_20_reg_2318 <= sext_ln90_19_fu_1699_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        gmem_addr_21_reg_2324 <= sext_ln90_20_fu_1741_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        gmem_addr_22_reg_2330 <= sext_ln90_21_fu_1783_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        gmem_addr_23_reg_2336 <= sext_ln90_22_fu_1825_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        gmem_addr_24_reg_2342 <= sext_ln90_23_fu_1867_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        gmem_addr_25_reg_2348 <= sext_ln90_24_fu_1909_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        gmem_addr_26_reg_2354 <= sext_ln90_25_fu_1951_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        gmem_addr_27_reg_2360 <= sext_ln90_26_fu_1993_p1;
        gmem_addr_28_reg_2366 <= sext_ln90_27_fu_2035_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_2_reg_2193 <= sext_ln90_1_fu_939_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_3_reg_2199 <= sext_ln90_2_fu_981_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_4_reg_2205 <= sext_ln90_3_fu_1023_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_5_reg_2211 <= sext_ln90_4_fu_1065_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_6_reg_2217 <= sext_ln90_5_fu_1107_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_7_reg_2223 <= sext_ln90_6_fu_1149_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_8_reg_2229 <= sext_ln90_7_fu_1191_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_9_reg_2235 <= sext_ln90_8_fu_1233_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_addr_reg_2158 <= sext_ln84_fu_858_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        reg_642 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln80_fu_692_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln80_1_reg_2133 <= select_ln80_1_fu_730_p3;
        select_ln80_reg_2125 <= select_ln80_fu_716_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        trunc_ln90_reg_2182 <= trunc_ln90_fu_868_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_subdone) & (icmp_ln80_reg_2121 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage16_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten2252_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten2252_load = indvar_flatten2252_fu_166;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_162;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_load = 3'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_158;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4) & (icmp_ln80_reg_2121 == 1'd0))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_fu_2045_ce = 1'b1;
    end else begin
        grp_fu_2045_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)))) begin
        grp_fu_2054_ce = 1'b1;
    end else begin
        grp_fu_2054_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_28_reg_2366;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_27_reg_2360;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_26_reg_2354;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_25_reg_2348;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_24_reg_2342;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_23_reg_2336;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_22_reg_2330;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_21_reg_2324;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_20_reg_2318;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_19_reg_2312;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_gmem_AWADDR = gmem_addr_18_reg_2306;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_17_reg_2300;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_16_reg_2294;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_15_reg_2288;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_14_reg_2265;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_13_reg_2259;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_12_reg_2253;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_11_reg_2247;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_10_reg_2241;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_9_reg_2235;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_8_reg_2229;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_7_reg_2223;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_6_reg_2217;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_5_reg_2211;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_4_reg_2205;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_3_reg_2199;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_2_reg_2193;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln80_reg_2121 == 1'd0))) begin
        m_axi_gmem_AWADDR = gmem_addr_1_reg_2187;
    end else begin
        m_axi_gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln80_reg_2121 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001) & (icmp_ln80_reg_2121 == 1'd0)))) begin
        m_axi_gmem_WVALID = 1'b1;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln80_1_fu_724_p2 = (ap_sig_allocacmp_j_load + 7'd1);

assign add_ln80_fu_698_p2 = (ap_sig_allocacmp_indvar_flatten2252_load + 10'd1);

assign add_ln82_fu_742_p2 = (select_ln80_fu_716_p3 + 3'd1);

assign add_ln84_1_fu_843_p2 = ($signed(sext_ln84_3_fu_839_p1) + $signed(afterPad));

assign add_ln84_2_fu_833_p2 = ($signed(sext_ln84_2_fu_829_p1) + $signed(18'd52));

assign add_ln90_10_fu_1075_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3922));

assign add_ln90_11_fu_1092_p2 = (zext_ln90_2_fu_1088_p1 + afterRearrangeX);

assign add_ln90_12_fu_1117_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3));

assign add_ln90_13_fu_1134_p2 = ($signed(sext_ln90_32_fu_1130_p1) + $signed(afterRearrangeX));

assign add_ln90_14_fu_1159_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3923));

assign add_ln90_15_fu_1176_p2 = (zext_ln90_3_fu_1172_p1 + afterRearrangeX);

assign add_ln90_16_fu_1201_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd4));

assign add_ln90_17_fu_1218_p2 = ($signed(sext_ln90_33_fu_1214_p1) + $signed(afterRearrangeX));

assign add_ln90_18_fu_1243_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3924));

assign add_ln90_19_fu_1260_p2 = (zext_ln90_4_fu_1256_p1 + afterRearrangeX);

assign add_ln90_1_fu_882_p2 = ($signed(sext_ln90_29_fu_878_p1) + $signed(afterRearrangeX));

assign add_ln90_20_fu_1285_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd5));

assign add_ln90_21_fu_1302_p2 = ($signed(sext_ln90_34_fu_1298_p1) + $signed(afterRearrangeX));

assign add_ln90_22_fu_1327_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3925));

assign add_ln90_23_fu_1344_p2 = (zext_ln90_5_fu_1340_p1 + afterRearrangeX);

assign add_ln90_24_fu_1369_p2 = (trunc_ln90_reg_2182 + 12'd6);

assign add_ln90_25_fu_1386_p2 = (zext_ln90_6_fu_1382_p1 + afterRearrangeX);

assign add_ln90_26_fu_1411_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3926));

assign add_ln90_27_fu_1428_p2 = (zext_ln90_7_fu_1424_p1 + afterRearrangeX);

assign add_ln90_28_fu_1456_p2 = ($signed(sext_ln90_28_fu_1453_p1) + $signed(14'd7840));

assign add_ln90_29_fu_1474_p2 = (zext_ln90_8_fu_1470_p1 + afterRearrangeX);

assign add_ln90_2_fu_907_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3920));

assign add_ln90_30_fu_1499_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11760));

assign add_ln90_31_fu_1516_p2 = (zext_ln90_9_fu_1512_p1 + afterRearrangeX);

assign add_ln90_32_fu_1541_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd7841));

assign add_ln90_33_fu_1558_p2 = (zext_ln90_10_fu_1554_p1 + afterRearrangeX);

assign add_ln90_34_fu_1583_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11761));

assign add_ln90_35_fu_1600_p2 = (zext_ln90_11_fu_1596_p1 + afterRearrangeX);

assign add_ln90_36_fu_1625_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd7842));

assign add_ln90_37_fu_1642_p2 = (zext_ln90_12_fu_1638_p1 + afterRearrangeX);

assign add_ln90_38_fu_1667_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11762));

assign add_ln90_39_fu_1684_p2 = (zext_ln90_13_fu_1680_p1 + afterRearrangeX);

assign add_ln90_3_fu_924_p2 = (zext_ln90_fu_920_p1 + afterRearrangeX);

assign add_ln90_40_fu_1709_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd7843));

assign add_ln90_41_fu_1726_p2 = (zext_ln90_14_fu_1722_p1 + afterRearrangeX);

assign add_ln90_42_fu_1751_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11763));

assign add_ln90_43_fu_1768_p2 = (zext_ln90_15_fu_1764_p1 + afterRearrangeX);

assign add_ln90_44_fu_1793_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd7844));

assign add_ln90_45_fu_1810_p2 = (zext_ln90_16_fu_1806_p1 + afterRearrangeX);

assign add_ln90_46_fu_1835_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11764));

assign add_ln90_47_fu_1852_p2 = (zext_ln90_17_fu_1848_p1 + afterRearrangeX);

assign add_ln90_48_fu_1877_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd7845));

assign add_ln90_49_fu_1894_p2 = (zext_ln90_18_fu_1890_p1 + afterRearrangeX);

assign add_ln90_4_fu_949_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd1));

assign add_ln90_50_fu_1919_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11765));

assign add_ln90_51_fu_1936_p2 = (zext_ln90_19_fu_1932_p1 + afterRearrangeX);

assign add_ln90_52_fu_1961_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd7846));

assign add_ln90_53_fu_1978_p2 = (zext_ln90_20_fu_1974_p1 + afterRearrangeX);

assign add_ln90_54_fu_2003_p2 = ($signed(sext_ln90_28_reg_2271) + $signed(14'd11766));

assign add_ln90_55_fu_2020_p2 = (zext_ln90_21_fu_2016_p1 + afterRearrangeX);

assign add_ln90_5_fu_966_p2 = ($signed(sext_ln90_30_fu_962_p1) + $signed(afterRearrangeX));

assign add_ln90_6_fu_991_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd3921));

assign add_ln90_7_fu_1008_p2 = (zext_ln90_1_fu_1004_p1 + afterRearrangeX);

assign add_ln90_8_fu_1033_p2 = ($signed(add_ln90_reg_2164) + $signed(13'd2));

assign add_ln90_9_fu_1050_p2 = ($signed(sext_ln90_31_fu_1046_p1) + $signed(afterRearrangeX));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state29_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state29_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state39_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state39_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_BVALID == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_BVALID == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state12_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state14_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state15_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_BVALID == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)))));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state30_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state30_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state31_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state31_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state32_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state32_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state33_io) | (m_axi_gmem_BVALID == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state33_io) | (m_axi_gmem_BVALID == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state5_io)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state34_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state34_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state35_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state35_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state36_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state36_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state37_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state37_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state38_io) | (m_axi_gmem_BVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem_RVALID == 1'b0) | (1'b1 == ap_block_state38_io) | (m_axi_gmem_BVALID == 1'b0)));
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state13_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state14_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state15_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state16_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state17_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

always @ (*) begin
    ap_block_state18_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state19_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state21_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state22_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state23_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state24_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state25_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state26_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state27_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state28_io = (((m_axi_gmem_AWREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)) | ((m_axi_gmem_WREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0 = (((icmp_ln80_reg_2121 == 1'd0) & (m_axi_gmem_BVALID == 1'b0)) | ((m_axi_gmem_RVALID == 1'b0) & (icmp_ln80_reg_2121 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage0_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage1_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state31_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage2_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state32_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage3_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state33_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp0_stage4_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state34_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp0_stage5_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state35_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage6_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state36_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp0_stage7_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state37_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage8_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state38_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage9_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state39_io = ((m_axi_gmem_WREADY == 1'b0) | (m_axi_gmem_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage10_iter1 = ((m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_BVALID == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state40_pp0_stage11_iter1 = (m_axi_gmem_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state41_pp0_stage12_iter1 = (m_axi_gmem_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state42_pp0_stage13_iter1 = (m_axi_gmem_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state43_pp0_stage14_iter1 = (m_axi_gmem_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state44_pp0_stage15_iter1 = (m_axi_gmem_BVALID == 1'b0);
end

always @ (*) begin
    ap_block_state45_pp0_stage16_iter1 = (m_axi_gmem_BVALID == 1'b0);
end

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln80_reg_2121 == 1'd0));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage16;

assign empty_92_fu_788_p2 = (p_shl1_cast_fu_773_p1 - p_shl2_cast_fu_784_p1);

assign empty_93_fu_812_p2 = (p_shl_cast_fu_808_p1 - k_1_cast14_fu_798_p1);

assign grp_fu_2045_p0 = grp_fu_2045_p00;

assign grp_fu_2045_p00 = select_ln80_1_fu_730_p3;

assign grp_fu_2045_p1 = 15'd196;

assign grp_fu_2054_p0 = grp_fu_2054_p00;

assign grp_fu_2054_p00 = select_ln80_1_reg_2133;

assign grp_fu_2054_p1 = 13'd49;

assign icmp_ln80_fu_692_p2 = ((ap_sig_allocacmp_indvar_flatten2252_load == 10'd560) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_710_p2 = ((ap_sig_allocacmp_k_load == 3'd7) ? 1'b1 : 1'b0);

assign k_1_cast14_fu_798_p1 = select_ln80_reg_2125;

assign m_axi_gmem_ARADDR = gmem_addr_reg_2158;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd28;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd1;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_WDATA = reg_642;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd15;

assign m_axi_gmem_WUSER = 1'd0;

assign p_shl1_cast_fu_773_p1 = p_shl1_fu_766_p3;

assign p_shl1_fu_766_p3 = {{select_ln80_reg_2125}, {5'd0}};

assign p_shl2_cast_fu_784_p1 = p_shl2_fu_777_p3;

assign p_shl2_fu_777_p3 = {{select_ln80_reg_2125}, {2'd0}};

assign p_shl_cast_fu_808_p1 = p_shl_fu_801_p3;

assign p_shl_fu_801_p3 = {{select_ln80_reg_2125}, {3'd0}};

assign select_ln80_1_fu_730_p3 = ((icmp_ln82_fu_710_p2[0:0] == 1'b1) ? add_ln80_1_fu_724_p2 : ap_sig_allocacmp_j_load);

assign select_ln80_fu_716_p3 = ((icmp_ln82_fu_710_p2[0:0] == 1'b1) ? 3'd0 : ap_sig_allocacmp_k_load);

assign sext_ln84_2_fu_829_p1 = $signed(tmp_9_fu_822_p3);

assign sext_ln84_3_fu_839_p1 = $signed(add_ln84_2_fu_833_p2);

assign sext_ln84_fu_858_p1 = $signed(trunc_ln8_fu_848_p4);

assign sext_ln90_10_fu_1317_p1 = $signed(trunc_ln90_10_fu_1307_p4);

assign sext_ln90_11_fu_1359_p1 = $signed(trunc_ln90_11_fu_1349_p4);

assign sext_ln90_12_fu_1401_p1 = $signed(trunc_ln90_12_fu_1391_p4);

assign sext_ln90_13_fu_1443_p1 = $signed(trunc_ln90_13_fu_1433_p4);

assign sext_ln90_14_fu_1489_p1 = $signed(trunc_ln90_14_fu_1479_p4);

assign sext_ln90_15_fu_1531_p1 = $signed(trunc_ln90_15_fu_1521_p4);

assign sext_ln90_16_fu_1573_p1 = $signed(trunc_ln90_16_fu_1563_p4);

assign sext_ln90_17_fu_1615_p1 = $signed(trunc_ln90_17_fu_1605_p4);

assign sext_ln90_18_fu_1657_p1 = $signed(trunc_ln90_18_fu_1647_p4);

assign sext_ln90_19_fu_1699_p1 = $signed(trunc_ln90_19_fu_1689_p4);

assign sext_ln90_1_fu_939_p1 = $signed(trunc_ln90_2_fu_929_p4);

assign sext_ln90_20_fu_1741_p1 = $signed(trunc_ln90_20_fu_1731_p4);

assign sext_ln90_21_fu_1783_p1 = $signed(trunc_ln90_21_fu_1773_p4);

assign sext_ln90_22_fu_1825_p1 = $signed(trunc_ln90_22_fu_1815_p4);

assign sext_ln90_23_fu_1867_p1 = $signed(trunc_ln90_23_fu_1857_p4);

assign sext_ln90_24_fu_1909_p1 = $signed(trunc_ln90_24_fu_1899_p4);

assign sext_ln90_25_fu_1951_p1 = $signed(trunc_ln90_25_fu_1941_p4);

assign sext_ln90_26_fu_1993_p1 = $signed(trunc_ln90_26_fu_1983_p4);

assign sext_ln90_27_fu_2035_p1 = $signed(trunc_ln90_27_fu_2025_p4);

assign sext_ln90_28_fu_1453_p1 = add_ln90_reg_2164;

assign sext_ln90_29_fu_878_p1 = $signed(tmp_s_fu_871_p3);

assign sext_ln90_2_fu_981_p1 = $signed(trunc_ln90_3_fu_971_p4);

assign sext_ln90_30_fu_962_p1 = $signed(tmp_1_fu_954_p3);

assign sext_ln90_31_fu_1046_p1 = $signed(tmp_2_fu_1038_p3);

assign sext_ln90_32_fu_1130_p1 = $signed(tmp_3_fu_1122_p3);

assign sext_ln90_33_fu_1214_p1 = $signed(tmp_4_fu_1206_p3);

assign sext_ln90_34_fu_1298_p1 = $signed(tmp_5_fu_1290_p3);

assign sext_ln90_3_fu_1023_p1 = $signed(trunc_ln90_4_fu_1013_p4);

assign sext_ln90_4_fu_1065_p1 = $signed(trunc_ln90_5_fu_1055_p4);

assign sext_ln90_5_fu_1107_p1 = $signed(trunc_ln90_6_fu_1097_p4);

assign sext_ln90_6_fu_1149_p1 = $signed(trunc_ln90_7_fu_1139_p4);

assign sext_ln90_7_fu_1191_p1 = $signed(trunc_ln90_8_fu_1181_p4);

assign sext_ln90_8_fu_1233_p1 = $signed(trunc_ln90_9_fu_1223_p4);

assign sext_ln90_9_fu_1275_p1 = $signed(trunc_ln90_s_fu_1265_p4);

assign sext_ln90_fu_897_p1 = $signed(trunc_ln90_1_fu_887_p4);

assign shl_ln90_10_fu_1546_p3 = {{add_ln90_32_fu_1541_p2}, {2'd0}};

assign shl_ln90_11_fu_1588_p3 = {{add_ln90_34_fu_1583_p2}, {2'd0}};

assign shl_ln90_12_fu_1630_p3 = {{add_ln90_36_fu_1625_p2}, {2'd0}};

assign shl_ln90_13_fu_1672_p3 = {{add_ln90_38_fu_1667_p2}, {2'd0}};

assign shl_ln90_14_fu_1714_p3 = {{add_ln90_40_fu_1709_p2}, {2'd0}};

assign shl_ln90_15_fu_1756_p3 = {{add_ln90_42_fu_1751_p2}, {2'd0}};

assign shl_ln90_16_fu_1798_p3 = {{add_ln90_44_fu_1793_p2}, {2'd0}};

assign shl_ln90_17_fu_1840_p3 = {{add_ln90_46_fu_1835_p2}, {2'd0}};

assign shl_ln90_18_fu_1882_p3 = {{add_ln90_48_fu_1877_p2}, {2'd0}};

assign shl_ln90_19_fu_1924_p3 = {{add_ln90_50_fu_1919_p2}, {2'd0}};

assign shl_ln90_1_fu_912_p3 = {{add_ln90_2_fu_907_p2}, {2'd0}};

assign shl_ln90_20_fu_1966_p3 = {{add_ln90_52_fu_1961_p2}, {2'd0}};

assign shl_ln90_21_fu_2008_p3 = {{add_ln90_54_fu_2003_p2}, {2'd0}};

assign shl_ln90_2_fu_1374_p3 = {{add_ln90_24_fu_1369_p2}, {2'd0}};

assign shl_ln90_3_fu_996_p3 = {{add_ln90_6_fu_991_p2}, {2'd0}};

assign shl_ln90_4_fu_1416_p3 = {{add_ln90_26_fu_1411_p2}, {2'd0}};

assign shl_ln90_5_fu_1080_p3 = {{add_ln90_10_fu_1075_p2}, {2'd0}};

assign shl_ln90_6_fu_1462_p3 = {{add_ln90_28_fu_1456_p2}, {2'd0}};

assign shl_ln90_7_fu_1164_p3 = {{add_ln90_14_fu_1159_p2}, {2'd0}};

assign shl_ln90_8_fu_1504_p3 = {{add_ln90_30_fu_1499_p2}, {2'd0}};

assign shl_ln90_9_fu_1248_p3 = {{add_ln90_18_fu_1243_p2}, {2'd0}};

assign shl_ln90_s_fu_1332_p3 = {{add_ln90_22_fu_1327_p2}, {2'd0}};

assign tmp_1_fu_954_p3 = {{add_ln90_4_fu_949_p2}, {2'd0}};

assign tmp_2_fu_1038_p3 = {{add_ln90_8_fu_1033_p2}, {2'd0}};

assign tmp_3_fu_1122_p3 = {{add_ln90_12_fu_1117_p2}, {2'd0}};

assign tmp_4_fu_1206_p3 = {{add_ln90_16_fu_1201_p2}, {2'd0}};

assign tmp_5_fu_1290_p3 = {{add_ln90_20_fu_1285_p2}, {2'd0}};

assign tmp_9_fu_822_p3 = {{grp_fu_2045_p3}, {2'd0}};

assign tmp_s_fu_871_p3 = {{add_ln90_reg_2164}, {2'd0}};

assign trunc_ln8_fu_848_p4 = {{add_ln84_1_fu_843_p2[63:2]}};

assign trunc_ln90_10_fu_1307_p4 = {{add_ln90_21_fu_1302_p2[63:2]}};

assign trunc_ln90_11_fu_1349_p4 = {{add_ln90_23_fu_1344_p2[63:2]}};

assign trunc_ln90_12_fu_1391_p4 = {{add_ln90_25_fu_1386_p2[63:2]}};

assign trunc_ln90_13_fu_1433_p4 = {{add_ln90_27_fu_1428_p2[63:2]}};

assign trunc_ln90_14_fu_1479_p4 = {{add_ln90_29_fu_1474_p2[63:2]}};

assign trunc_ln90_15_fu_1521_p4 = {{add_ln90_31_fu_1516_p2[63:2]}};

assign trunc_ln90_16_fu_1563_p4 = {{add_ln90_33_fu_1558_p2[63:2]}};

assign trunc_ln90_17_fu_1605_p4 = {{add_ln90_35_fu_1600_p2[63:2]}};

assign trunc_ln90_18_fu_1647_p4 = {{add_ln90_37_fu_1642_p2[63:2]}};

assign trunc_ln90_19_fu_1689_p4 = {{add_ln90_39_fu_1684_p2[63:2]}};

assign trunc_ln90_1_fu_887_p4 = {{add_ln90_1_fu_882_p2[63:2]}};

assign trunc_ln90_20_fu_1731_p4 = {{add_ln90_41_fu_1726_p2[63:2]}};

assign trunc_ln90_21_fu_1773_p4 = {{add_ln90_43_fu_1768_p2[63:2]}};

assign trunc_ln90_22_fu_1815_p4 = {{add_ln90_45_fu_1810_p2[63:2]}};

assign trunc_ln90_23_fu_1857_p4 = {{add_ln90_47_fu_1852_p2[63:2]}};

assign trunc_ln90_24_fu_1899_p4 = {{add_ln90_49_fu_1894_p2[63:2]}};

assign trunc_ln90_25_fu_1941_p4 = {{add_ln90_51_fu_1936_p2[63:2]}};

assign trunc_ln90_26_fu_1983_p4 = {{add_ln90_53_fu_1978_p2[63:2]}};

assign trunc_ln90_27_fu_2025_p4 = {{add_ln90_55_fu_2020_p2[63:2]}};

assign trunc_ln90_2_fu_929_p4 = {{add_ln90_3_fu_924_p2[63:2]}};

assign trunc_ln90_3_fu_971_p4 = {{add_ln90_5_fu_966_p2[63:2]}};

assign trunc_ln90_4_fu_1013_p4 = {{add_ln90_7_fu_1008_p2[63:2]}};

assign trunc_ln90_5_fu_1055_p4 = {{add_ln90_9_fu_1050_p2[63:2]}};

assign trunc_ln90_6_fu_1097_p4 = {{add_ln90_11_fu_1092_p2[63:2]}};

assign trunc_ln90_7_fu_1139_p4 = {{add_ln90_13_fu_1134_p2[63:2]}};

assign trunc_ln90_8_fu_1181_p4 = {{add_ln90_15_fu_1176_p2[63:2]}};

assign trunc_ln90_9_fu_1223_p4 = {{add_ln90_17_fu_1218_p2[63:2]}};

assign trunc_ln90_fu_868_p1 = grp_fu_2054_p3[11:0];

assign trunc_ln90_s_fu_1265_p4 = {{add_ln90_19_fu_1260_p2[63:2]}};

assign zext_ln90_10_fu_1554_p1 = shl_ln90_10_fu_1546_p3;

assign zext_ln90_11_fu_1596_p1 = shl_ln90_11_fu_1588_p3;

assign zext_ln90_12_fu_1638_p1 = shl_ln90_12_fu_1630_p3;

assign zext_ln90_13_fu_1680_p1 = shl_ln90_13_fu_1672_p3;

assign zext_ln90_14_fu_1722_p1 = shl_ln90_14_fu_1714_p3;

assign zext_ln90_15_fu_1764_p1 = shl_ln90_15_fu_1756_p3;

assign zext_ln90_16_fu_1806_p1 = shl_ln90_16_fu_1798_p3;

assign zext_ln90_17_fu_1848_p1 = shl_ln90_17_fu_1840_p3;

assign zext_ln90_18_fu_1890_p1 = shl_ln90_18_fu_1882_p3;

assign zext_ln90_19_fu_1932_p1 = shl_ln90_19_fu_1924_p3;

assign zext_ln90_1_fu_1004_p1 = shl_ln90_3_fu_996_p3;

assign zext_ln90_20_fu_1974_p1 = shl_ln90_20_fu_1966_p3;

assign zext_ln90_21_fu_2016_p1 = shl_ln90_21_fu_2008_p3;

assign zext_ln90_2_fu_1088_p1 = shl_ln90_5_fu_1080_p3;

assign zext_ln90_3_fu_1172_p1 = shl_ln90_7_fu_1164_p3;

assign zext_ln90_4_fu_1256_p1 = shl_ln90_9_fu_1248_p3;

assign zext_ln90_5_fu_1340_p1 = shl_ln90_s_fu_1332_p3;

assign zext_ln90_6_fu_1382_p1 = shl_ln90_2_fu_1374_p3;

assign zext_ln90_7_fu_1424_p1 = shl_ln90_4_fu_1416_p3;

assign zext_ln90_8_fu_1470_p1 = shl_ln90_6_fu_1462_p3;

assign zext_ln90_9_fu_1512_p1 = shl_ln90_8_fu_1504_p3;

assign zext_ln90_fu_920_p1 = shl_ln90_1_fu_912_p3;

endmodule //kernel_attention_kernel_attention_Pipeline_VITIS_LOOP_80_2_VITIS_LOOP_82_3
