{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507073790789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507073790789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 20:36:30 2017 " "Processing started: Tue Oct 03 20:36:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507073790789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1507073790789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_7SEG -c D_7SEG --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1507073790790 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1507073791246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1507073791246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg_decoder-behavior " "Found design unit 1: sevenSeg_decoder-behavior" {  } { { "sevenSeg_decoder.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/sevenSeg_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805553 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_decoder " "Found entity 1: sevenSeg_decoder" {  } { { "sevenSeg_decoder.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/sevenSeg_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507073805553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805558 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507073805558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_pi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_pi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_pi-behavior " "Found design unit 1: debouncer_pi-behavior" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/debouncer_pi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805560 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_pi " "Found entity 1: debouncer_pi" {  } { { "debouncer_pi.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/debouncer_pi.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507073805560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_7SEG-display " "Found design unit 1: D_7SEG-display" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805562 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_7SEG " "Found entity 1: D_7SEG" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507073805562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507073805562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_7SEG " "Elaborating entity \"D_7SEG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1507073805764 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLOCKOUT D_7SEG.vhd(32) " "VHDL Signal Declaration warning at D_7SEG.vhd(32): used implicit default value for signal \"CLOCKOUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1507073805765 "|D_7SEG"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR D_7SEG.vhd(53) " "VHDL Signal Declaration warning at D_7SEG.vhd(53): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1507073805768 "|D_7SEG"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "color D_7SEG.vhd(74) " "VHDL Signal Declaration warning at D_7SEG.vhd(74): used explicit default value for signal \"color\" because signal was never assigned a value" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1507073805768 "|D_7SEG"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "altura D_7SEG.vhd(75) " "VHDL Signal Declaration warning at D_7SEG.vhd(75): used explicit default value for signal \"altura\" because signal was never assigned a value" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1507073805768 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "END_TRIGGER D_7SEG.vhd(49) " "Output port \"END_TRIGGER\" at D_7SEG.vhd(49) has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1507073805770 "|D_7SEG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HC_ENABLE D_7SEG.vhd(50) " "Output port \"HC_ENABLE\" at D_7SEG.vhd(50) has no driver" {  } { { "D_7SEG.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1507073805770 "|D_7SEG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_pi debouncer_pi:BOTAO_MENU " "Elaborating entity \"debouncer_pi\" for hierarchy \"debouncer_pi:BOTAO_MENU\"" {  } { { "D_7SEG.vhd" "BOTAO_MENU" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507073805844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:DISPLAY_MENU " "Elaborating entity \"display\" for hierarchy \"display:DISPLAY_MENU\"" {  } { { "D_7SEG.vhd" "DISPLAY_MENU" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/D_7SEG.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507073805875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_ten display.vhd(66) " "VHDL Process Statement warning at display.vhd(66): signal \"conv_ten\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_unit display.vhd(67) " "VHDL Process Statement warning at display.vhd(67): signal \"conv_unit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY7 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY7\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY6 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY6\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY5 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY5\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY4 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY4\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY3 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY3\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY2 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY2\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY1 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY1\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DISPLAY0 display.vhd(52) " "VHDL Process Statement warning at display.vhd(52): inferring latch(es) for signal or variable \"DISPLAY0\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1507073805901 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY0\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY0\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY1\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY1\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY2\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY2\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY3\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY3\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805902 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY4\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY4\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY5\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY5\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY6\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY6\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[0\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[0\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[1\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[1\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[2\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[2\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[3\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[3\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[4\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[4\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[5\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[5\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DISPLAY7\[6\] display.vhd(52) " "Inferred latch for \"DISPLAY7\[6\]\" at display.vhd(52)" {  } { { "display.vhd" "" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1507073805903 "|D_7SEG|display:DISPLAY_MENU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg_decoder display:DISPLAY_MENU\|sevenSeg_decoder:DECODE_UNIT " "Elaborating entity \"sevenSeg_decoder\" for hierarchy \"display:DISPLAY_MENU\|sevenSeg_decoder:DECODE_UNIT\"" {  } { { "display.vhd" "DECODE_UNIT" { Text "C:/Users/augus/Documents/projetointegrador_II/D_7SEG/display.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507073805904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507073806254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 20:36:46 2017 " "Processing ended: Tue Oct 03 20:36:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507073806254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507073806254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507073806254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1507073806254 ""}
