
---------- Begin Simulation Statistics ----------
final_tick                                82241212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665568                       # Number of bytes of host memory used
host_op_rate                                   158927                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   630.45                       # Real time elapsed on the host
host_tick_rate                              130447736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082241                       # Number of seconds simulated
sim_ticks                                 82241212000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.644824                       # CPI: cycles per instruction
system.cpu.discardedOps                        189357                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        31954356                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607968                       # IPC: instructions per cycle
system.cpu.numCycles                        164482424                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132528068                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       525067                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052618                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            473                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485882                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735578                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103798                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101794                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904744                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51481013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51481013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51481523                       # number of overall hits
system.cpu.dcache.overall_hits::total        51481523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       581332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         581332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       589241                       # number of overall misses
system.cpu.dcache.overall_misses::total        589241                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22615305500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22615305500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22615305500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22615305500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52062345                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52062345                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52070764                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52070764                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011166                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011166                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011316                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011316                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38902.564283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38902.564283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38380.400379                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38380.400379                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       210770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.558320                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       450548                       # number of writebacks
system.cpu.dcache.writebacks::total            450548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62457                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62457                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62457                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518875                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526780                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526780                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20497920500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20497920500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21188097999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21188097999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39504.544447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39504.544447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40221.910473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40221.910473                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524732                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40837316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40837316                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7533606500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7533606500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41113263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41113263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006712                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27300.918292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27300.918292                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7233064500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7233064500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26266.044368                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26266.044368                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10643697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10643697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305385                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15081699000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15081699000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49385.853922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49385.853922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13264856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13264856000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54476.242105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54476.242105                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    690177499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    690177499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87308.981531                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87308.981531                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.689461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52008379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526780                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.728841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.689461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104668460                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104668460                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685713                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474868                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024775                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277657                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277657                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277657                       # number of overall hits
system.cpu.icache.overall_hits::total        10277657                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55664000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278430                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278430                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278430                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278430                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72010.349288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72010.349288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72010.349288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72010.349288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54891000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54891000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54891000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71010.349288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71010.349288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71010.349288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71010.349288                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277657                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277657                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278430                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72010.349288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72010.349288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54891000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54891000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71010.349288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71010.349288                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.614928                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278430                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13296.804657                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.614928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557633                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557633                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82241212000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               325633                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325734                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data              325633                       # number of overall hits
system.l2.overall_hits::total                  325734                       # number of overall hits
system.l2.demand_misses::.cpu.inst                672                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201147                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201819                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               672                       # number of overall misses
system.l2.overall_misses::.cpu.data            201147                       # number of overall misses
system.l2.overall_misses::total                201819                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52652500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16976611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17029263500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52652500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16976611000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17029263500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526780                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526780                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.869340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.381843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.382557                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.869340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.381843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.382557                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78351.934524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84399.026583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84378.891482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78351.934524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84399.026583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84378.891482                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111028                       # number of writebacks
system.l2.writebacks::total                    111028                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201813                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45932500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14964823500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15010756000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45932500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14964823500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15010756000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.382545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.382545                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68351.934524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74399.667397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74379.529564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68351.934524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74399.667397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74379.529564                       # average overall mshr miss latency
system.l2.replacements                         169176                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450548                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450548                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       450548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450548                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            107415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107415                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11770643500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11770643500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86496.061227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86496.061227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10409813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10409813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76496.061227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76496.061227                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52652500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.869340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78351.934524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78351.934524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          672                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45932500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45932500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.869340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68351.934524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68351.934524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5205967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5205967500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.229679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80013.025636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80013.025636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65058                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4555010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4555010000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70014.602355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70014.602355                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31879.567958                       # Cycle average of tags in use
system.l2.tags.total_refs                     1052548                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.212079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.877716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.098104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31746.592138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972887                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8622384                       # Number of tag accesses
system.l2.tags.data_accesses                  8622384                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003457738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6648                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6648                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              524834                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104506                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201813                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111028                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201813                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111028                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201813                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.350933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.862172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.195032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6487     97.58%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           32      0.48%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          127      1.91%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6648                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.698406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4414     66.40%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.48%     66.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2003     30.13%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              193      2.90%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6648                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12916032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7105792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    157.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82230921000                       # Total gap between requests
system.mem_ctrls.avgGap                     262852.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12870592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7104704                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 522949.491551753948                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 156498082.737399369478                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86388610.128946065903                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201141                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111028                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18399750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6673031250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1935837204000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27380.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33175.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17435576.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12873024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12916032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7105792                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7105792                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111028                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111028                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       522949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    156527654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        157050604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       522949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       522949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86401840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86401840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86401840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       522949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    156527654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       243452443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201775                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111011                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7009                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6922                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2908149750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1008875000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6691431000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14412.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33162.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              139011                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69992                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.886157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   112.469445                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   256.964755                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67955     65.48%     65.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14594     14.06%     79.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2407      2.32%     81.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1596      1.54%     83.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9128      8.80%     92.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1632      1.57%     93.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          430      0.41%     94.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          387      0.37%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5654      5.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12913600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7104704                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              157.021032                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.388610                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       373157820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       198338085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721032900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     292868100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6491827680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21309456270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13635820320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   43022501175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.125816                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35230896500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2746120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44264195500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       367852800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       195518400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719640600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286609320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6491827680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  21022883070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13877145120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42961476990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   522.383802                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35861638250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2746120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43633453750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111028                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57676                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136083                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65730                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20021824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20021824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201813                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           852237500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1086887750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            284055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       561576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243498                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578292                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1580171                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62548992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62619776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169176                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7105792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           696729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000772                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 696191     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    538      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             696729                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82241212000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          977190000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         790172994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
