module adder_test;
reg[3:0] A;
reg[3:0] B;
reg C0;
wire[3:0] S;
wire C4;
adder uut (A,B,C0,S,C4);
initial begin;
A=4'b0011; B=4'b0111; C0=1'b0;
#10; A=4'b1011; B=4'b0111; C0=1'b1;
#10; A=4'b0011; B=4'b1111; C0=1'b1;
#10; 
end initial 
#50 $ finish;
endmodule
