{
  "Top": "scurve_adder36",
  "RtlTop": "scurve_adder36",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "all",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z035",
    "Package": "ffg676",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": ["config_rtl -encoding=onehot -reset=all -reset_async=0 -reset_level=high"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "scurve_adder36",
    "Version": "1.0",
    "DisplayName": "Scurve_adder36",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/scurve_adder.cpp"],
    "Vhdl": [
      "impl\/vhdl\/scurve_adder36_CTRL_BUS_s_axi.vhd",
      "impl\/vhdl\/scurve_adder36_murcU.vhd",
      "impl\/vhdl\/scurve_adder36_subkb.vhd",
      "impl\/vhdl\/scurve_adder36.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/scurve_adder36_CTRL_BUS_s_axi.v",
      "impl\/verilog\/scurve_adder36_murcU.v",
      "impl\/verilog\/scurve_adder36_subkb.v",
      "impl\/verilog\/scurve_adder36.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/data\/scurve_adder36.mdd",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/data\/scurve_adder36.tcl",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/src\/xscurve_adder36.c",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/src\/xscurve_adder36.h",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/src\/xscurve_adder36_hw.h",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/src\/xscurve_adder36_linux.c",
      "impl\/misc\/drivers\/scurve_adder36_v1_0\/src\/xscurve_adder36_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CTRL_BUS in_stream0 out_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "128"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "128",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "16",
        "TLAST": "1",
        "TSTRB": "16",
        "TUSER": "8"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "out_stream": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "512"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "512",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "64",
        "TLAST": "1",
        "TSTRB": "64",
        "TUSER": "8"
      }
    },
    "s_axi_CTRL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CTRL_BUS",
      "param_prefix": "C_S_AXI_CTRL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "N_ADDS",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of N_ADDS",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "N_ADDS",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of N_ADDS"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "TEST_MODE",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of TEST_MODE",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "TEST_MODE",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of TEST_MODE"
            }]
        },
        {
          "offset": "0x20",
          "name": "K_TLAST",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of K_TLAST",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "K_TLAST",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of K_TLAST"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CTRL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_stream0_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "in_stream0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream0_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "in_stream0_TKEEP": {
      "dir": "in",
      "width": "16"
    },
    "in_stream0_TSTRB": {
      "dir": "in",
      "width": "16"
    },
    "in_stream0_TUSER": {
      "dir": "in",
      "width": "8"
    },
    "in_stream0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream0_TID": {
      "dir": "in",
      "width": "5"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "8"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "CPorts": {
    "N_ADDS": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "TEST_MODE": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "K_TLAST": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CTRL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CTRL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "in_stream0_V_data_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "in_stream0_V_dest_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "in_stream0_V_keep_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "in_stream0_V_strb_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "in_stream0_V_user_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "in_stream0_V_last_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "in_stream0_V_id_V": {
      "interfaceRef": "in_stream0",
      "dir": "in"
    },
    "out_stream_V_data_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    },
    "out_stream_V_dest_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    },
    "out_stream_V_keep_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    },
    "out_stream_V_strb_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    },
    "out_stream_V_user_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    },
    "out_stream_V_last_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    },
    "out_stream_V_id_V": {
      "interfaceRef": "out_stream",
      "dir": "out",
      "firstOutLatency": "11"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "scurve_adder36"},
    "Metrics": {"scurve_adder36": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.43"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "369",
            "PipelineDepthMax": "11796672",
            "PipelineDepth": "369 ~ 11796672",
            "Loops": [
              {
                "Name": "Loop 1.1",
                "TripCount": "180",
                "Latency": "180",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 1.2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "11796303",
                "Latency": "0 ~ 11796303",
                "PipelineII": "1",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 1.3",
                "TripCount": "180",
                "Latency": "182",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "32",
          "DSP48E": "1",
          "FF": "4255",
          "LUT": "3330"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-03-22 19:55:18 MSK",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
