Renesas Optimizing Linker (W2.08.00 )             05-Jul-2018 08:45:49

*** Options ***

-noprelink
-subcommand=LinkerSubCommand.tmp
-input=".\driver\phy.obj"
-input=".\driver\r_ether.obj"
-input=".\r_bsp/board/rdkrx62n\dbsct.obj"
-input=".\r_bsp/board/rdkrx62n\hwsetup.obj"
-input=".\r_bsp/board/rdkrx62n\lowlvl.obj"
-input=".\r_bsp/board/rdkrx62n\lowsrc.obj"
-input=".\r_bsp/board/rdkrx62n\resetprg.obj"
-input=".\r_bsp/board/rdkrx62n\sbrk.obj"
-input=".\r_bsp/board/rdkrx62n\vecttbl.obj"
-input=".\r_bsp/mcu/all\r_bsp_common.obj"
-input=".\r_bsp/mcu/rx62n\cpu.obj"
-input=".\r_bsp/mcu/rx62n\locking.obj"
-input=".\r_bsp/mcu/rx62n\mcu_clocks.obj"
-input=".\r_bsp/mcu/rx62n\mcu_init.obj"
-input=".\r_bsp/mcu/rx62n\mcu_interrupts.obj"
-input=".\r_bsp/mcu/rx62n\mcu_locks.obj"
-input=".\src\main.obj"
-library=".\KitTest002_ETH.lib"
-start=B_RX_DESC,B_TX_DESC,B_RX_BUFF_1,B_TX_BUFF_1,B_1,R_1,B_2,R_2,B,R,SU,SI,BETH_BUFF,NEW_SECTION_5/01000,PResetPRG/0FFF80000,C_1,C_2,C,C$*,D*,W*,L,PIntPRG,P/0FFF80100,FIXEDVECT/0FFFFFF80
-output=KitTest002_ETH.abs
-form=absolute
-nomessage
-list=KitTest002_ETH.map
-nooptimize
-rom=D=R,D_1=R_1,D_2=R_2
-nologo

*** Error information ***

W0561100:Cannot find "NEW_SECTION_5" specified in option "start"
W0561100:Cannot find "PResetPRG" specified in option "start"
W0561100:Cannot find "PIntPRG" specified in option "start"

*** Mapping List ***

SECTION                            START      END         SIZE   ALIGN
B_RX_DESC
                                  00001000  0000107f        80   4
B_TX_DESC
                                  00001080  000010ff        80   4
B_RX_BUFF_1
                                  00001100  000040ff      3000   1
B_TX_BUFF_1
                                  00004100  000070ff      3000   1
B_1
                                  00007100  00007127        28   1
R_1
                                  00007128  000071a7        80   1
B_2
                                  000071a8  000071a8         0   1
R_2
                                  000071a8  000071a8         0   1
B
                                  000071a8  0000777b       5d4   4
R
                                  0000777c  000078df       164   4
SU
                                  000078e0  000088df      1000   4
SI
                                  000088e0  00008cdf       400   4
BETH_BUFF
                                  00008ce0  0000c97f      3ca0   4
C_1
                                  fff80100  fff80100         0   1
C_2
                                  fff80100  fff80100         0   1
C
                                  fff80100  fff80177        78   4
C$DSEC
                                  fff80178  fff8019b        24   4
C$BSEC
                                  fff8019c  fff801b3        18   4
C$VECT
                                  fff801b4  fff805b3       400   4
D
                                  fff805b4  fff80717       164   4
D_1
                                  fff80718  fff80797        80   1
D_2
                                  fff80798  fff80798         0   1
W
                                  fff80798  fff80798         0   1
W_1
                                  fff80798  fff80798         0   1
W_2
                                  fff80798  fff80798         0   1
L
                                  fff80798  fff807e5        4e   4
P
                                  fff807e6  fff82193      19ae   1
FIXEDVECT
                                  ffffff80  ffffffff        80   4
