// Seed: 67075968
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout tri1 id_1;
  wire id_3;
  wire id_4;
  assign id_1 = -1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    output wand  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 (
    input wor id_0,
    input wand id_1,
    input wand id_2,
    input wand id_3,
    inout uwire id_4,
    input wire id_5,
    output tri0 id_6,
    output wire id_7,
    input supply0 id_8,
    input supply1 id_9,
    input uwire id_10,
    output wire id_11,
    input tri0 id_12,
    input supply1 id_13
);
  wor id_15 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_15
  );
  assign modCall_1.id_1 = 0;
endmodule
