--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml OExp06_OwnSCPU.twx OExp06_OwnSCPU.ncd -o
OExp06_OwnSCPU.twr OExp06_OwnSCPU.pcf -ucf ok.ucf

Design file:              OExp06_OwnSCPU.ncd
Physical constraint file: OExp06_OwnSCPU.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10171 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.850ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_39 (SLICE_X63Y55.A5), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO13  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X64Y52.B6      net (fanout=1)        0.511   XLXN_174<13>
    SLICE_X64Y52.B       Tilo                  0.043   Data_in<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X64Y52.C6      net (fanout=32)       0.113   Data_in<13>
    SLICE_X64Y52.CMUX    Tilo                  0.239   Data_in<13>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X63Y52.C3      net (fanout=13)       0.803   Disp_num<13>
    SLICE_X63Y52.C       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U6/SM1/M3/MSEG/XLXI_8
    SLICE_X63Y52.D4      net (fanout=1)        0.236   U6/SM1/M3/MSEG/XLXN_28
    SLICE_X63Y52.D       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X63Y55.C3      net (fanout=1)        0.444   U6/XLXN_9<39>
    SLICE_X63Y55.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X63Y55.A5      net (fanout=1)        0.148   U6/SEGMENT<39>
    SLICE_X63Y55.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (2.318ns logic, 2.255ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.269ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO15  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y49.B6      net (fanout=1)        0.311   XLXN_174<15>
    SLICE_X61Y49.B       Tilo                  0.043   Data_in<15>
                                                       U4/Mmux_Cpu_data4bus71
    SLICE_X61Y49.C6      net (fanout=32)       0.104   Data_in<15>
    SLICE_X61Y49.CMUX    Tilo                  0.244   Data_in<15>
                                                       U5/MUX1_DispData/Mmux_o_36
                                                       U5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X62Y51.D5      net (fanout=14)       0.699   Disp_num<15>
    SLICE_X62Y51.D       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_6
    SLICE_X63Y52.D5      net (fanout=2)        0.240   U6/SM1/M3/MSEG/XLXN_26
    SLICE_X63Y52.D       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X63Y55.C3      net (fanout=1)        0.444   U6/XLXN_9<39>
    SLICE_X63Y55.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X63Y55.A5      net (fanout=1)        0.148   U6/SEGMENT<39>
    SLICE_X63Y55.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (2.323ns logic, 1.946ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO14  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y51.B5      net (fanout=1)        0.553   XLXN_174<14>
    SLICE_X63Y51.B       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X63Y51.C6      net (fanout=32)       0.098   Data_in<14>
    SLICE_X63Y51.CMUX    Tilo                  0.244   Data_in<14>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X62Y51.A3      net (fanout=14)       0.327   Disp_num<14>
    SLICE_X62Y51.A       Tilo                  0.043   U6/SM1/M3/MSEG/XLXN_26
                                                       U6/SM1/M3/MSEG/XLXI_7
    SLICE_X63Y52.D3      net (fanout=2)        0.368   U6/SM1/M3/MSEG/XLXN_27
    SLICE_X63Y52.D       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U6/SM1/M3/MSEG/XLXI_47
    SLICE_X63Y55.C3      net (fanout=1)        0.444   U6/XLXN_9<39>
    SLICE_X63Y55.CMUX    Tilo                  0.141   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o331
    SLICE_X63Y55.A5      net (fanout=1)        0.148   U6/SEGMENT<39>
    SLICE_X63Y55.CLK     Tas                   0.009   U6/M2/buffer<7>
                                                       U6/M2/buffer_39_rstpot
                                                       U6/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (2.323ns logic, 1.938ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X63Y55.B6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y48.A5      net (fanout=1)        0.429   XLXN_174<30>
    SLICE_X62Y48.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<990>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X62Y54.C5      net (fanout=32)       0.509   Data_in<30>
    SLICE_X62Y54.CMUX    Tilo                  0.239   U10/clr0
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X63Y53.B5      net (fanout=14)       0.376   Disp_num<30>
    SLICE_X63Y53.B       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_5
    SLICE_X62Y55.C5      net (fanout=2)        0.533   U6/SM1/M7/MSEG/XLXN_119
    SLICE_X62Y55.C       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X63Y55.C5      net (fanout=1)        0.261   U6/XLXN_9<7>
    SLICE_X63Y55.C       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o621
    SLICE_X63Y55.B6      net (fanout=1)        0.099   U6/SEGMENT<7>
    SLICE_X63Y55.CLK     Tas                   0.010   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (2.221ns logic, 2.207ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y52.A6      net (fanout=1)        0.467   XLXN_174<29>
    SLICE_X63Y52.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X63Y54.C6      net (fanout=32)       0.373   Data_in<29>
    SLICE_X63Y54.CMUX    Tilo                  0.244   U6/XLXN_9<37>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X63Y53.B3      net (fanout=13)       0.388   Disp_num<29>
    SLICE_X63Y53.B       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_5
    SLICE_X62Y55.C5      net (fanout=2)        0.533   U6/SM1/M7/MSEG/XLXN_119
    SLICE_X62Y55.C       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X63Y55.C5      net (fanout=1)        0.261   U6/XLXN_9<7>
    SLICE_X63Y55.C       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o621
    SLICE_X63Y55.B6      net (fanout=1)        0.099   U6/SEGMENT<7>
    SLICE_X63Y55.CLK     Tas                   0.010   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (2.226ns logic, 2.121ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.330ns (Levels of Logic = 6)
  Clock Path Skew:      -0.317ns (0.991 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y48.A5      net (fanout=1)        0.429   XLXN_174<30>
    SLICE_X62Y48.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<990>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X62Y54.C5      net (fanout=32)       0.509   Data_in<30>
    SLICE_X62Y54.CMUX    Tilo                  0.239   U10/clr0
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X62Y55.A5      net (fanout=14)       0.467   Disp_num<30>
    SLICE_X62Y55.A       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X62Y55.C4      net (fanout=2)        0.344   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X62Y55.C       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X63Y55.C5      net (fanout=1)        0.261   U6/XLXN_9<7>
    SLICE_X63Y55.C       Tilo                  0.043   U6/M2/buffer<7>
                                                       U6/XLXI_6/Mmux_o621
    SLICE_X63Y55.B6      net (fanout=1)        0.099   U6/SEGMENT<7>
    SLICE_X63Y55.CLK     Tas                   0.010   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (2.221ns logic, 2.109ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_2 (SLICE_X63Y56.B5), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.420ns (Levels of Logic = 5)
  Clock Path Skew:      -0.318ns (0.990 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y48.A5      net (fanout=1)        0.429   XLXN_174<30>
    SLICE_X62Y48.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<990>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X62Y54.C5      net (fanout=32)       0.509   Data_in<30>
    SLICE_X62Y54.CMUX    Tilo                  0.239   U10/clr0
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X62Y55.B3      net (fanout=14)       0.748   Disp_num<30>
    SLICE_X62Y55.B       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_52
    SLICE_X63Y56.C5      net (fanout=1)        0.313   U6/XLXN_9<2>
    SLICE_X63Y56.CMUX    Tilo                  0.137   U6/M2/buffer<2>
                                                       U6/XLXI_6/Mmux_o231
    SLICE_X63Y56.B5      net (fanout=1)        0.149   U6/SEGMENT<2>
    SLICE_X63Y56.CLK     Tas                   0.010   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.420ns (2.272ns logic, 2.148ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 6)
  Clock Path Skew:      -0.318ns (0.990 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO30  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y48.A5      net (fanout=1)        0.429   XLXN_174<30>
    SLICE_X62Y48.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<990>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X62Y54.C5      net (fanout=32)       0.509   Data_in<30>
    SLICE_X62Y54.CMUX    Tilo                  0.239   U10/clr0
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X62Y55.A5      net (fanout=14)       0.467   Disp_num<30>
    SLICE_X62Y55.A       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X62Y55.B5      net (fanout=2)        0.161   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X62Y55.B       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_52
    SLICE_X63Y56.C5      net (fanout=1)        0.313   U6/XLXN_9<2>
    SLICE_X63Y56.CMUX    Tilo                  0.137   U6/M2/buffer<2>
                                                       U6/XLXI_6/Mmux_o231
    SLICE_X63Y56.B5      net (fanout=1)        0.149   U6/SEGMENT<2>
    SLICE_X63Y56.CLK     Tas                   0.010   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (2.315ns logic, 2.028ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 6)
  Clock Path Skew:      -0.318ns (0.990 - 1.308)
  Source Clock:         clk_100MHz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y9.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y52.A6      net (fanout=1)        0.467   XLXN_174<29>
    SLICE_X63Y52.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<989>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X63Y54.C6      net (fanout=32)       0.373   Data_in<29>
    SLICE_X63Y54.CMUX    Tilo                  0.244   U6/XLXN_9<37>
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X62Y55.A3      net (fanout=13)       0.508   Disp_num<29>
    SLICE_X62Y55.A       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_7
    SLICE_X62Y55.B5      net (fanout=2)        0.161   U6/SM1/M7/MSEG/XLXN_27
    SLICE_X62Y55.B       Tilo                  0.043   U6/XLXN_9<7>
                                                       U6/SM1/M7/MSEG/XLXI_52
    SLICE_X63Y56.C5      net (fanout=1)        0.313   U6/XLXN_9<2>
    SLICE_X63Y56.CMUX    Tilo                  0.137   U6/M2/buffer<2>
                                                       U6/XLXI_6/Mmux_o231
    SLICE_X63Y56.B5      net (fanout=1)        0.149   U6/SEGMENT<2>
    SLICE_X63Y56.CLK     Tas                   0.010   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (2.320ns logic, 1.971ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_14 (SLICE_X69Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_15 (FF)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.751 - 0.487)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_15 to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y51.BQ      Tcko                  0.118   U6/M2/buffer<15>
                                                       U6/M2/buffer_15
    SLICE_X69Y49.B6      net (fanout=2)        0.214   U6/M2/buffer<15>
    SLICE_X69Y49.CLK     Tah         (-Th)     0.032   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.086ns logic, 0.214ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_19 (SLICE_X54Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_20 (FF)
  Destination:          U6/M2/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_20 to U6/M2/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y47.CQ      Tcko                  0.100   U6/M2/buffer<20>
                                                       U6/M2/buffer_20
    SLICE_X54Y49.B6      net (fanout=2)        0.199   U6/M2/buffer<20>
    SLICE_X54Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<19>
                                                       U6/M2/buffer_19_rstpot
                                                       U6/M2/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.041ns logic, 0.199ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_9 (SLICE_X69Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_10 (FF)
  Destination:          U6/M2/buffer_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.679 - 0.540)
  Source Clock:         clk_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_10 to U6/M2/buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y49.BQ      Tcko                  0.100   U6/M2/buffer<10>
                                                       U6/M2/buffer_10
    SLICE_X69Y50.B5      net (fanout=2)        0.139   U6/M2/buffer<10>
    SLICE_X69Y50.CLK     Tah         (-Th)     0.032   U6/M2/buffer<9>
                                                       U6/M2/buffer_9_rstpot
                                                       U6/M2/buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.068ns logic, 0.139ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y9.CLKARDCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y9.CLKARDCLKU
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y9.CLKBWRCLKL
  Clock network: clk_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    4.669|    4.925|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10171 paths, 0 nets, and 2028 connections

Design statistics:
   Minimum period:   9.850ns{1}   (Maximum frequency: 101.523MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 09 20:57:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



