{
    "0007": {
        "disassembly": "add [rdi], al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "0027": {
        "disassembly": "add [rdi], ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 31
    },
    "00d8": {
        "disassembly": "add al, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "00dc": {
        "disassembly": "add ah, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 35
    },
    "00f8": {
        "disassembly": "add al, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 31
    },
    "00fc": {
        "disassembly": "add ah, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 36
    },
    "0107": {
        "disassembly": "add [rdi], eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "01d8": {
        "disassembly": "add eax, ebx",
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 28
    },
    "0207": {
        "disassembly": "add al, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "ADD             ra, t4, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t4",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 32
    },
    "0227": {
        "disassembly": "add ah, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t4",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 37
    },
    "0307": {
        "disassembly": "add eax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "ADD             ra, t4, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t4",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 30
    },
    "0401": {
        "disassembly": "add al, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t0, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "04ff": {
        "disassembly": "add al, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, t0, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "0807": {
        "disassembly": "or [rdi], al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "0827": {
        "disassembly": "or [rdi], ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "08d8": {
        "disassembly": "or al, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "08dc": {
        "disassembly": "or ah, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "08f8": {
        "disassembly": "or al, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "08fc": {
        "disassembly": "or ah, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 23
    },
    "0907": {
        "disassembly": "or [rdi], eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "09d8": {
        "disassembly": "or eax, ebx",
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "0a07": {
        "disassembly": "or al, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 19
    },
    "0a27": {
        "disassembly": "or ah, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 24
    },
    "0b07": {
        "disassembly": "or eax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 17
    },
    "0c01": {
        "disassembly": "or al, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t0, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "0cff": {
        "disassembly": "or al, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, t0, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "1007": {
        "disassembly": "adc [rdi], al",
        "expected_asm": [
            "ANDI            t3, t0, 0xff(255)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LBU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "1027": {
        "disassembly": "adc [rdi], ah",
        "expected_asm": [
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LBU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, t5, 0x0(0)"
        ],
        "instruction_count": 38
    },
    "10d8": {
        "disassembly": "adc al, bl",
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 37
    },
    "10dc": {
        "disassembly": "adc ah, bl",
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 42
    },
    "10f8": {
        "disassembly": "adc al, bh",
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 38
    },
    "10fc": {
        "disassembly": "adc ah, bh",
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 43
    },
    "1107": {
        "disassembly": "adc [rdi], eax",
        "expected_asm": [
            "ADD.UW          t3, t0, zero",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LWU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t6, ra, zero",
            "ADD.UW          t2, t1, zero",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "11d8": {
        "disassembly": "adc eax, ebx",
        "expected_asm": [
            "ADD.UW          t3, s0, zero",
            "ADD.UW          t4, t0, zero",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t5, ra, zero",
            "ADD.UW          t6, t1, zero",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 35
    },
    "1207": {
        "disassembly": "adc al, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "ANDI            t5, t0, 0xff(255)",
            "ADD             ra, t5, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t5, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t5, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            t6, t6, t5",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t6, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 39
    },
    "1227": {
        "disassembly": "adc ah, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SRLI            t5, t0, 0x8(8)",
            "ANDI            t5, t5, 0xff(255)",
            "ADD             ra, t5, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t5, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t5, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            t6, t6, t5",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t1, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 44
    },
    "1307": {
        "disassembly": "adc eax, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "ADD.UW          t5, t0, zero",
            "ADD             ra, t5, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t5, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t5, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t6, ra, zero",
            "ADD.UW          t2, t1, zero",
            "SLTU            t6, t6, t5",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 37
    },
    "1401": {
        "disassembly": "adc al, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t0, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 37
    },
    "14ff": {
        "disassembly": "adc al, 0xFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ANDI            t4, t0, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 37
    },
    "1807": {
        "disassembly": "sbb [rdi], al",
        "expected_asm": [
            "ANDI            t3, t0, 0xff(255)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LBU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x80(128)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x80(128)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ANDI            t6, ra, 0xff(255)",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, t5, 0x0(0)"
        ],
        "instruction_count": 40
    },
    "1827": {
        "disassembly": "sbb [rdi], ah",
        "expected_asm": [
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LBU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x80(128)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x80(128)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ANDI            t6, ra, 0xff(255)",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, t5, 0x0(0)"
        ],
        "instruction_count": 41
    },
    "18d8": {
        "disassembly": "sbb al, bl",
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 40
    },
    "18dc": {
        "disassembly": "sbb ah, bl",
        "expected_asm": [
            "ANDI            t3, s0, 0xff(255)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 45
    },
    "18f8": {
        "disassembly": "sbb al, bh",
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 41
    },
    "18fc": {
        "disassembly": "sbb ah, bh",
        "expected_asm": [
            "SRLI            t3, s0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 46
    },
    "1907": {
        "disassembly": "sbb [rdi], eax",
        "expected_asm": [
            "ADD.UW          t3, t0, zero",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LWU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x1(1)",
            "SLLI            t2, t2, 0x1f(31)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x1(1)",
            "SLLI            t2, t2, 0x1f(31)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ADD.UW          t6, ra, zero",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, t5, 0x0(0)"
        ],
        "instruction_count": 42
    },
    "19d8": {
        "disassembly": "sbb eax, ebx",
        "expected_asm": [
            "ADD.UW          t3, s0, zero",
            "ADD.UW          t4, t0, zero",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADD.UW          t5, ra, zero",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 40
    },
    "1a07": {
        "disassembly": "sbb al, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "ANDI            t5, t0, 0xff(255)",
            "SUB             ra, t5, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x80(128)",
            "XOR             t6, t5, t3",
            "XOR             s9, t5, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x80(128)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ANDI            t6, ra, 0xff(255)",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t5, t3",
            "OR              s5, s5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t6, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 42
    },
    "1a27": {
        "disassembly": "sbb ah, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SRLI            t5, t0, 0x8(8)",
            "ANDI            t5, t5, 0xff(255)",
            "SUB             ra, t5, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x80(128)",
            "XOR             t6, t5, t3",
            "XOR             s9, t5, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x80(128)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ANDI            t6, ra, 0xff(255)",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t5, t3",
            "OR              s5, s5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t1, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 47
    },
    "1b07": {
        "disassembly": "sbb eax, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "ADD.UW          t5, t0, zero",
            "SUB             ra, t5, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x1(1)",
            "SLLI            t2, t2, 0x1f(31)",
            "XOR             t6, t5, t3",
            "XOR             s9, t5, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x1(1)",
            "SLLI            t2, t2, 0x1f(31)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ADD.UW          t6, ra, zero",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t5, t3",
            "OR              s5, s5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 42
    },
    "1c01": {
        "disassembly": "sbb al, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 41
    },
    "1cff": {
        "disassembly": "sbb al, 0xFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t5, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 41
    },
    "2007": {
        "disassembly": "and [rdi], al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "2027": {
        "disassembly": "and [rdi], ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "20d8": {
        "disassembly": "and al, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "20dc": {
        "disassembly": "and ah, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "20f8": {
        "disassembly": "and al, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "20fc": {
        "disassembly": "and ah, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 23
    },
    "2107": {
        "disassembly": "and [rdi], eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "21d8": {
        "disassembly": "and eax, ebx",
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "2207": {
        "disassembly": "and al, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 19
    },
    "2227": {
        "disassembly": "and ah, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 24
    },
    "2307": {
        "disassembly": "and eax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 17
    },
    "2401": {
        "disassembly": "and al, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t0, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "24ff": {
        "disassembly": "and al, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, t0, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "2807": {
        "disassembly": "sub [rdi], al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "2827": {
        "disassembly": "sub [rdi], ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "28d8": {
        "disassembly": "sub al, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 29
    },
    "28dc": {
        "disassembly": "sub ah, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 34
    },
    "28f8": {
        "disassembly": "sub al, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "28fc": {
        "disassembly": "sub ah, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 35
    },
    "2907": {
        "disassembly": "sub [rdi], eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "29d8": {
        "disassembly": "sub eax, ebx",
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 27
    },
    "2a07": {
        "disassembly": "sub al, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 31
    },
    "2a27": {
        "disassembly": "sub ah, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 36
    },
    "2b07": {
        "disassembly": "sub eax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 29
    },
    "2c01": {
        "disassembly": "sub al, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "2cff": {
        "disassembly": "sub al, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "3007": {
        "disassembly": "xor [rdi], al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "3027": {
        "disassembly": "xor [rdi], ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "30d8": {
        "disassembly": "xor al, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "30dc": {
        "disassembly": "xor ah, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "30f8": {
        "disassembly": "xor al, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "30fc": {
        "disassembly": "xor ah, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 23
    },
    "3107": {
        "disassembly": "xor [rdi], eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "31d8": {
        "disassembly": "xor eax, ebx",
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "3207": {
        "disassembly": "xor al, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 19
    },
    "3227": {
        "disassembly": "xor ah, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 24
    },
    "3307": {
        "disassembly": "xor eax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 17
    },
    "3401": {
        "disassembly": "xor al, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t0, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "34ff": {
        "disassembly": "xor al, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, t0, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 17
    },
    "3807": {
        "disassembly": "cmp [rdi], al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "3827": {
        "disassembly": "cmp [rdi], ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 29
    },
    "38d8": {
        "disassembly": "cmp al, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 26
    },
    "38dc": {
        "disassembly": "cmp ah, bl",
        "expected_asm": [
            "ANDI            t1, s0, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "38f8": {
        "disassembly": "cmp al, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "38fc": {
        "disassembly": "cmp ah, bh",
        "expected_asm": [
            "SRLI            t1, s0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "3907": {
        "disassembly": "cmp [rdi], eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "39d8": {
        "disassembly": "cmp eax, ebx",
        "expected_asm": [
            "ADD.UW          t1, s0, zero",
            "ADD.UW          t3, t0, zero",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 26
    },
    "3a07": {
        "disassembly": "cmp al, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, t0, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "3a27": {
        "disassembly": "cmp ah, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 29
    },
    "3b07": {
        "disassembly": "cmp eax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADD.UW          t4, t0, zero",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "3c01": {
        "disassembly": "cmp al, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "3cff": {
        "disassembly": "cmp al, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ANDI            t3, t0, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "480107": {
        "disassembly": "add [rdi], rax",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ADD             ra, t1, t0",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t1, t0",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t0",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "4801d8": {
        "disassembly": "add rax, rbx",
        "expected_asm": [
            "ADD             ra, t0, s0",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t0",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, ra, 0xf(15)",
            "ANDI            t3, t0, 0xf(15)",
            "SLTU            t1, t1, t3",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t0, s0",
            "XORI            t1, ra, 0xffffffff(-1)",
            "AND             s9, t1, s9",
            "AND             t1, t0, s0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 26
    },
    "480307": {
        "disassembly": "add rax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ADD             ra, t0, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t0",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t0, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t0, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "480907": {
        "disassembly": "or [rdi], rax",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "OR              ra, t1, t0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "4809d8": {
        "disassembly": "or rax, rbx",
        "expected_asm": [
            "OR              ra, t0, s0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 13
    },
    "480b07": {
        "disassembly": "or rax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "OR              ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "481107": {
        "disassembly": "adc [rdi], rax",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "ADD             ra, t3, t0",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t3, t0",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t0",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t5, ra, 0x0(0)",
            "ADDI            t6, t1, 0x0(0)",
            "SLTU            t5, t5, t3",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, t4, 0x0(0)"
        ],
        "instruction_count": 36
    },
    "4811d8": {
        "disassembly": "adc rax, rbx",
        "expected_asm": [
            "ADD             ra, t0, s0",
            "ADD             t1, ra, s5",
            "ANDI            t3, t1, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t3, t4",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t4, t4, s5",
            "OR              t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "OR              s9, t0, s0",
            "XORI            t3, t1, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, t0, s0",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t3, ra, 0x0(0)",
            "ADDI            t4, t1, 0x0(0)",
            "SLTU            t3, t3, t0",
            "SLTU            t4, t4, s5",
            "OR              s5, t3, t4",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 33
    },
    "481307": {
        "disassembly": "adc rax, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "ADD             ra, t0, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t0, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t0, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t0, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t5, ra, 0x0(0)",
            "ADDI            t6, t1, 0x0(0)",
            "SLTU            t5, t5, t0",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 36
    },
    "481907": {
        "disassembly": "sbb [rdi], rax",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "SUB             ra, t3, t0",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t0, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0xffffffff(-1)",
            "SLLI            t6, t6, 0x3f(63)",
            "XOR             t5, t3, t0",
            "XOR             s9, t3, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0xffffffff(-1)",
            "SLLI            t6, t6, 0x3f(63)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADDI            t5, ra, 0x0(0)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t3, t0",
            "OR              s5, s5, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, t4, 0x0(0)"
        ],
        "instruction_count": 41
    },
    "4819d8": {
        "disassembly": "sbb rax, rbx",
        "expected_asm": [
            "SUB             ra, t0, s0",
            "SUB             t1, ra, s5",
            "ANDI            t3, t1, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, s0, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "ANDI            t4, ra, 0xf(15)",
            "SLTU            t4, t4, s5",
            "OR              t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0xffffffff(-1)",
            "SLLI            t4, t4, 0x3f(63)",
            "XOR             t3, t0, s0",
            "XOR             s9, t0, ra",
            "AND             s9, s9, t3",
            "AND             s9, s9, t4",
            "SLTU            s9, zero, s9",
            "XOR             t3, ra, s5",
            "XOR             t4, ra, t1",
            "AND             t3, t3, t4",
            "ADDIW           t4, zero, 0xffffffff(-1)",
            "SLLI            t4, t4, 0x3f(63)",
            "AND             t3, t3, t4",
            "SLTU            t3, zero, t3",
            "OR              s9, s9, t3",
            "ADDI            t3, ra, 0x0(0)",
            "SLTU            t3, t3, s5",
            "SLTU            s5, t0, s0",
            "OR              s5, s5, t3",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 38
    },
    "481b07": {
        "disassembly": "sbb rax, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "SUB             ra, t0, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t0, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0xffffffff(-1)",
            "SLLI            t6, t6, 0x3f(63)",
            "XOR             t5, t0, t3",
            "XOR             s9, t0, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0xffffffff(-1)",
            "SLLI            t6, t6, 0x3f(63)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADDI            t5, ra, 0x0(0)",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t0, t3",
            "OR              s5, s5, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 41
    },
    "482107": {
        "disassembly": "and [rdi], rax",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "AND             ra, t1, t0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "4821d8": {
        "disassembly": "and rax, rbx",
        "expected_asm": [
            "AND             ra, t0, s0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 13
    },
    "482307": {
        "disassembly": "and rax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "AND             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "482907": {
        "disassembly": "sub [rdi], rax",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SUB             ra, t1, t0",
            "SLTU            s5, t1, t0",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t0, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t0",
            "AND             s9, s9, ra",
            "AND             t4, t4, t0",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 28
    },
    "4829d8": {
        "disassembly": "sub rax, rbx",
        "expected_asm": [
            "SUB             ra, t0, s0",
            "SLTU            s5, t0, s0",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, s0, 0xf(15)",
            "ANDI            t3, t0, 0xf(15)",
            "SLTU            t1, t3, t1",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t1, t0, 0xffffffff(-1)",
            "OR              s9, t1, s0",
            "AND             s9, s9, ra",
            "AND             t1, t1, s0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 25
    },
    "482b07": {
        "disassembly": "sub rax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t0, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 28
    },
    "483107": {
        "disassembly": "xor [rdi], rax",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "XOR             ra, t1, t0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "4831d8": {
        "disassembly": "xor rax, rbx",
        "expected_asm": [
            "XOR             ra, t0, s0",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 13
    },
    "483307": {
        "disassembly": "xor rax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "XOR             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "483907": {
        "disassembly": "cmp [rdi], rax",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SUB             ra, t1, t0",
            "SLTU            s5, t1, t0",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t0, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t0",
            "AND             s9, s9, ra",
            "AND             t4, t4, t0",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "4839d8": {
        "disassembly": "cmp rax, rbx",
        "expected_asm": [
            "SUB             ra, t0, s0",
            "SLTU            s5, t0, s0",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ANDI            t1, s0, 0xf(15)",
            "ANDI            t3, t0, 0xf(15)",
            "SLTU            t1, t3, t1",
            "SB              t1, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t1, t0, 0xffffffff(-1)",
            "OR              s9, t1, s0",
            "AND             s9, s9, ra",
            "AND             t1, t1, s0",
            "OR              s9, s9, t1",
            "SRLI            t1, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t1",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 24
    },
    "483b07": {
        "disassembly": "cmp rax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t0, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "48830701": {
        "disassembly": "add qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "48830f01": {
        "disassembly": "or qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48831701": {
        "disassembly": "adc qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LD              t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t6, ra, 0x0(0)",
            "ADDI            t2, t1, 0x0(0)",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "48831f01": {
        "disassembly": "sbb qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LD              t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0xffffffff(-1)",
            "SLLI            t2, t2, 0x3f(63)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0xffffffff(-1)",
            "SLLI            t2, t2, 0x3f(63)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ADDI            t6, ra, 0x0(0)",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t6",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              t1, t5, 0x0(0)"
        ],
        "instruction_count": 42
    },
    "48832701": {
        "disassembly": "and qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48832f01": {
        "disassembly": "sub qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, t4, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "48833701": {
        "disassembly": "xor qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SD              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48833f01": {
        "disassembly": "cmp qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LD              t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "4883c001": {
        "disassembly": "add rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD             ra, t0, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t0",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t0, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, t0, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 27
    },
    "4883c0ff": {
        "disassembly": "add rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD             ra, t0, t1",
            "ADDI            s5, ra, 0x0(0)",
            "SLTU            s5, s5, t0",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t0, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, t0, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 27
    },
    "4883c801": {
        "disassembly": "or rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "OR              ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "4883c8ff": {
        "disassembly": "or rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "OR              ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "4883d001": {
        "disassembly": "adc rax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADD             ra, t0, t3",
            "ADD             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t4, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "OR              s9, t0, t3",
            "XORI            t4, t1, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t0, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t4, ra, 0x0(0)",
            "ADDI            t5, t1, 0x0(0)",
            "SLTU            t4, t4, t0",
            "SLTU            t5, t5, s5",
            "OR              s5, t4, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 34
    },
    "4883d0ff": {
        "disassembly": "adc rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ADD             ra, t0, t3",
            "ADD             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t4, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "OR              s9, t0, t3",
            "XORI            t4, t1, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t0, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t4, ra, 0x0(0)",
            "ADDI            t5, t1, 0x0(0)",
            "SLTU            t4, t4, t0",
            "SLTU            t5, t5, s5",
            "OR              s5, t4, t5",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 34
    },
    "4883d801": {
        "disassembly": "sbb rax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "SUB             ra, t0, t3",
            "SUB             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t5, t4",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "XOR             t4, t0, t3",
            "XOR             s9, t0, ra",
            "AND             s9, s9, t4",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t4, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t4, t4, t5",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "AND             t4, t4, t5",
            "SLTU            t4, zero, t4",
            "OR              s9, s9, t4",
            "ADDI            t4, ra, 0x0(0)",
            "SLTU            t4, t4, s5",
            "SLTU            s5, t0, t3",
            "OR              s5, s5, t4",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 39
    },
    "4883d8ff": {
        "disassembly": "sbb rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SUB             ra, t0, t3",
            "SUB             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t5, t4",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "XOR             t4, t0, t3",
            "XOR             s9, t0, ra",
            "AND             s9, s9, t4",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t4, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t4, t4, t5",
            "ADDIW           t5, zero, 0xffffffff(-1)",
            "SLLI            t5, t5, 0x3f(63)",
            "AND             t4, t4, t5",
            "SLTU            t4, zero, t4",
            "OR              s9, s9, t4",
            "ADDI            t4, ra, 0x0(0)",
            "SLTU            t4, t4, s5",
            "SLTU            s5, t0, t3",
            "OR              s5, s5, t4",
            "ADDI            s7, t1, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 39
    },
    "4883e001": {
        "disassembly": "and rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "AND             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "4883e0ff": {
        "disassembly": "and rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "AND             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "4883e801": {
        "disassembly": "sub rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, t0, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 26
    },
    "4883e8ff": {
        "disassembly": "sub rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, t0, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 26
    },
    "4883f001": {
        "disassembly": "xor rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "XOR             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "4883f0ff": {
        "disassembly": "xor rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "XOR             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "4883f801": {
        "disassembly": "cmp rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, t0, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 25
    },
    "4883f8ff": {
        "disassembly": "cmp rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SUB             ra, t0, t1",
            "SLTU            s5, t0, t1",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, t0, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 25
    },
    "488907": {
        "disassembly": "mov [rdi], rax",
        "expected_asm": [
            "ADDIW           ra, zero, 0x0(0)",
            "ADD             ra, ra, a0",
            "SD              t0, ra, 0x0(0)"
        ],
        "instruction_count": 3
    },
    "4889d8": {
        "disassembly": "mov rax, rbx",
        "expected_asm": [
            "ADDI            t0, s0, 0x0(0)"
        ],
        "instruction_count": 1
    },
    "488b07": {
        "disassembly": "mov rax, [rdi]",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "4898": {
        "disassembly": "cdqe",
        "expected_asm": [
            "ADDIW           t0, t0, 0x0(0)"
        ],
        "instruction_count": 1
    },
    "4899": {
        "disassembly": "cqo",
        "expected_asm": [
            "SRAI            ra, t0, 0x3f(63)",
            "ADDI            a2, ra, 0x0(0)"
        ],
        "instruction_count": 2
    },
    "48a5": {
        "disassembly": "movsq",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a1, 0x0(0)",
            "SD              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 8
    },
    "48a7": {
        "disassembly": "cmpsq",
        "expected_asm": [
            "LBU             t5, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t5, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a1, 0x0(0)",
            "LD              t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t6, t4, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t6, t2, t6",
            "SB              t6, s11, 0x1ca(458)",
            "ADDI            s7, t4, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t6, t1, 0xffffffff(-1)",
            "OR              s9, t6, t3",
            "AND             s9, s9, t4",
            "AND             t6, t6, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 32
    },
    "48ab": {
        "disassembly": "stosq",
        "expected_asm": [
            "LBU             t1, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t1, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "SD              t0, a0, 0x0(0)",
            "ADD             a0, a0, ra"
        ],
        "instruction_count": 6
    },
    "48ad": {
        "disassembly": "lodsq",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffff8(-8)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x8(8)",
            "LD              t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 7
    },
    "48c1073f": {
        "disassembly": "rol qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x3f(63)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "XOR             s9, s9, s5",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "48c10f3f": {
        "disassembly": "ror qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x3f(63)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48c1173f": {
        "disassembly": "rcl qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x3f(63)",
            "ANDI            ra, t5, 0x3f(63)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x3f(63)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              t4, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48c11f3f": {
        "disassembly": "rcr qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x3f(63)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x3f(63)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SD              t3, t1, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48c1273f": {
        "disassembly": "shl qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "48c12f3f": {
        "disassembly": "shr qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "48c13f3f": {
        "disassembly": "sar qword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SRAI            ra, t1, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48c1c03f": {
        "disassembly": "rol rax, 0x3F",
        "expected_asm": [
            "ADDIW           ra, zero, 0x3f(63)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x24(36)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SLL             t3, t0, t1",
            "SRL             t4, t0, t4",
            "OR              t0, t3, t4",
            "ANDI            s5, t0, 0x1(1)",
            "SRLI            s9, t0, 0x3f(63)",
            "XOR             s9, s9, s5"
        ],
        "instruction_count": 11
    },
    "48c1c83f": {
        "disassembly": "ror rax, 0x3F",
        "expected_asm": [
            "ADDIW           ra, zero, 0x3f(63)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x2c(44)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SRL             t3, t0, t1",
            "SLL             t4, t0, t4",
            "OR              t0, t3, t4",
            "SRLI            s5, t0, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t0, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5"
        ],
        "instruction_count": 13
    },
    "48c1d03f": {
        "disassembly": "rcl rax, 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            ra, t3, 0x3f(63)",
            "ADDI            t1, t0, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t4, t1, 0x3f(63)",
            "ANDI            t4, t4, 0x1(1)",
            "SLLI            t1, t1, 0x1(1)",
            "OR              t1, t1, s5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48c1d83f": {
        "disassembly": "rcr rax, 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t1, t1, 0x3f(63)",
            "ADDI            ra, t0, 0x0(0)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x220(544)",
            "BEQ             t1, zero, 0x20(32)",
            "ANDI            t3, ra, 0x1(1)",
            "SRLI            ra, ra, 0x1(1)",
            "SLLI            t4, s5, 0x3f(63)",
            "OR              ra, ra, t4",
            "ADDI            s5, t3, 0x0(0)",
            "ADDI            t1, t1, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48c1e03f": {
        "disassembly": "shl rax, 0x3F",
        "expected_asm": [
            "SLLI            ra, t0, 0x3f(63)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t0, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 13
    },
    "48c1e83f": {
        "disassembly": "shr rax, 0x3F",
        "expected_asm": [
            "SRLI            ra, t0, 0x3f(63)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t0, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 13
    },
    "48c1f83f": {
        "disassembly": "sar rax, 0x3F",
        "expected_asm": [
            "SRAI            ra, t0, 0x3f(63)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t0, 0x3e(62)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "48c70701000000": {
        "disassembly": "mov qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "48c7c0ffffffff": {
        "disassembly": "mov rax, 0xFFFFFFFFFFFFFFFF",
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 2
    },
    "48d107": {
        "disassembly": "rol qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x3f(63)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "XOR             s9, s9, s5",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "48d10f": {
        "disassembly": "ror qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x3f(63)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48d117": {
        "disassembly": "rcl qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "ANDI            ra, t5, 0x3f(63)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x3f(63)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              t4, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48d11f": {
        "disassembly": "rcr qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x3f(63)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x3f(63)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SD              t3, t1, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48d127": {
        "disassembly": "shl qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 19
    },
    "48d12f": {
        "disassembly": "shr qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48d13f": {
        "disassembly": "sar qword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "SRAI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48d1c0": {
        "disassembly": "rol rax, 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x24(36)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SLL             t3, t0, t1",
            "SRL             t4, t0, t4",
            "OR              t0, t3, t4",
            "ANDI            s5, t0, 0x1(1)",
            "SRLI            s9, t0, 0x3f(63)",
            "XOR             s9, s9, s5"
        ],
        "instruction_count": 11
    },
    "48d1c8": {
        "disassembly": "ror rax, 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x2c(44)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SRL             t3, t0, t1",
            "SLL             t4, t0, t4",
            "OR              t0, t3, t4",
            "SRLI            s5, t0, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t0, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5"
        ],
        "instruction_count": 13
    },
    "48d1d0": {
        "disassembly": "rcl rax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            ra, t3, 0x3f(63)",
            "ADDI            t1, t0, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t4, t1, 0x3f(63)",
            "ANDI            t4, t4, 0x1(1)",
            "SLLI            t1, t1, 0x1(1)",
            "OR              t1, t1, s5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48d1d8": {
        "disassembly": "rcr rax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t1, t1, 0x3f(63)",
            "ADDI            ra, t0, 0x0(0)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x220(544)",
            "BEQ             t1, zero, 0x20(32)",
            "ANDI            t3, ra, 0x1(1)",
            "SRLI            ra, ra, 0x1(1)",
            "SLLI            t4, s5, 0x3f(63)",
            "OR              ra, ra, t4",
            "ADDI            s5, t3, 0x0(0)",
            "ADDI            t1, t1, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48d1e0": {
        "disassembly": "shl rax, 0x01",
        "expected_asm": [
            "SLLI            ra, t0, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t0, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t0, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "48d1e8": {
        "disassembly": "shr rax, 0x01",
        "expected_asm": [
            "SRLI            ra, t0, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t0, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t0, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "48d1f8": {
        "disassembly": "sar rax, 0x01",
        "expected_asm": [
            "SRAI            ra, t0, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t0, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 14
    },
    "48d307": {
        "disassembly": "rol qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x3f(63)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "XOR             s9, s9, s5",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "48d30f": {
        "disassembly": "ror qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x3f(63)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x3f(63)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "48d317": {
        "disassembly": "rcl qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ANDI            t5, s10, 0xff(255)",
            "ANDI            ra, t5, 0x3f(63)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x3f(63)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              t4, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48d31f": {
        "disassembly": "rcr qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LD              ra, t1, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x3f(63)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x3f(63)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SD              t3, t1, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48d327": {
        "disassembly": "shl qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x3f(63)",
            "SLL             ra, t1, t5",
            "BEQ             t5, zero, 0x44(68)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x40(64)",
            "SUB             s5, s5, t5",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 24
    },
    "48d32f": {
        "disassembly": "shr qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x3f(63)",
            "SRL             ra, t1, t5",
            "BEQ             t5, zero, 0x3c(60)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 22
    },
    "48d33f": {
        "disassembly": "sar qword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x3f(63)",
            "SRA             ra, t1, t5",
            "BEQ             t5, zero, 0x38(56)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48d3c0": {
        "disassembly": "rol rax, cl",
        "expected_asm": [
            "ANDI            ra, s10, 0xff(255)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x24(36)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SLL             t3, t0, t1",
            "SRL             t4, t0, t4",
            "OR              t0, t3, t4",
            "ANDI            s5, t0, 0x1(1)",
            "SRLI            s9, t0, 0x3f(63)",
            "XOR             s9, s9, s5"
        ],
        "instruction_count": 11
    },
    "48d3c8": {
        "disassembly": "ror rax, cl",
        "expected_asm": [
            "ANDI            ra, s10, 0xff(255)",
            "ANDI            t1, ra, 0x3f(63)",
            "BEQ             t1, zero, 0x2c(44)",
            "SUB             t4, zero, t1",
            "ANDI            t4, t4, 0x3f(63)",
            "SRL             t3, t0, t1",
            "SLL             t4, t0, t4",
            "OR              t0, t3, t4",
            "SRLI            s5, t0, 0x3f(63)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t0, 0x3e(62)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5"
        ],
        "instruction_count": 13
    },
    "48d3d0": {
        "disassembly": "rcl rax, cl",
        "expected_asm": [
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            ra, t3, 0x3f(63)",
            "ADDI            t1, t0, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t4, t1, 0x3f(63)",
            "ANDI            t4, t4, 0x1(1)",
            "SLLI            t1, t1, 0x1(1)",
            "OR              t1, t1, s5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t1, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            t0, t1, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48d3d8": {
        "disassembly": "rcr rax, cl",
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t1, t1, 0x3f(63)",
            "ADDI            ra, t0, 0x0(0)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t5, zero, 0x1(1)",
            "SB              t5, s11, 0x220(544)",
            "BEQ             t1, zero, 0x20(32)",
            "ANDI            t3, ra, 0x1(1)",
            "SRLI            ra, ra, 0x1(1)",
            "SLLI            t4, s5, 0x3f(63)",
            "OR              ra, ra, t4",
            "ADDI            s5, t3, 0x0(0)",
            "ADDI            t1, t1, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48d3e0": {
        "disassembly": "shl rax, cl",
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x3f(63)",
            "SLL             ra, t0, t3",
            "BEQ             t3, zero, 0x44(68)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x40(64)",
            "SUB             s5, s5, t3",
            "SRL             s5, t0, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "48d3e8": {
        "disassembly": "shr rax, cl",
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x3f(63)",
            "SRL             ra, t0, t3",
            "BEQ             t3, zero, 0x3c(60)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t3, 0xffffffff(-1)",
            "SRL             s5, t0, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t0, 0x3f(63)",
            "ANDI            s9, s9, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 19
    },
    "48d3f8": {
        "disassembly": "sar rax, cl",
        "expected_asm": [
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x3f(63)",
            "SRA             ra, t0, t3",
            "BEQ             t3, zero, 0x38(56)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t3, 0xffffffff(-1)",
            "SRL             s5, t0, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "48ff07": {
        "disassembly": "inc [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t1, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 28
    },
    "48ff0f": {
        "disassembly": "dec [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LD              t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t5, t4, 0xf(15)",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t5, t1, 0xffffffff(-1)",
            "OR              s9, t5, t4",
            "AND             s9, s9, ra",
            "AND             t5, t5, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "SD              ra, t3, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "48ffc0": {
        "disassembly": "inc rax",
        "expected_asm": [
            "ADDI            ra, t0, 0x1(1)",
            "ANDI            t1, ra, 0xf(15)",
            "ANDI            t3, t0, 0xf(15)",
            "SLTU            t1, t1, t3",
            "SB              t1, s11, 0x1ca(458)",
            "ADDIW           t1, zero, 0x1(1)",
            "OR              s9, t0, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, t0, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 25
    },
    "48ffc8": {
        "disassembly": "dec rax",
        "expected_asm": [
            "ADDI            ra, t0, 0xffffffff(-1)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t1, zero, 0x1(1)",
            "XORI            t3, t0, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x3e(62)",
            "SRLI            s9, s9, 0x3f(63)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "CPOPW           t1, t1",
            "ANDI            t1, t1, 0x1(1)",
            "XORI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1c9(457)",
            "ADDI            s7, ra, 0x0(0)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x3f(63)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            t0, ra, 0x0(0)"
        ],
        "instruction_count": 26
    },
    "660107": {
        "disassembly": "add [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "6601d8": {
        "disassembly": "add ax, bx",
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, t0",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 31
    },
    "660307": {
        "disassembly": "add ax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ZEXT.H          t4, t0",
            "ADD             ra, t4, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t4",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t4, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 33
    },
    "660907": {
        "disassembly": "or [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "6609d8": {
        "disassembly": "or ax, bx",
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, t0",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "660b07": {
        "disassembly": "or ax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ZEXT.H          t4, t0",
            "OR              ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 20
    },
    "661107": {
        "disassembly": "adc [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t3, t0",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LHU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t6, ra",
            "ZEXT.H          t2, t1",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "6611d8": {
        "disassembly": "adc ax, bx",
        "expected_asm": [
            "ZEXT.H          t3, s0",
            "ZEXT.H          t4, t0",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "ZEXT.H          t6, t1",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 38
    },
    "661307": {
        "disassembly": "adc ax, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "ZEXT.H          t5, t0",
            "ADD             ra, t5, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t5, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t5, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t6, ra",
            "ZEXT.H          t2, t1",
            "SLTU            t6, t6, t5",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t6, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 40
    },
    "661907": {
        "disassembly": "sbb [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t3, t0",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LHU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "LUI             t2, 0x8000(32768)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "LUI             t2, 0x8000(32768)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ZEXT.H          t6, ra",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, t5, 0x0(0)"
        ],
        "instruction_count": 40
    },
    "6619d8": {
        "disassembly": "sbb ax, bx",
        "expected_asm": [
            "ZEXT.H          t3, s0",
            "ZEXT.H          t4, t0",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "LUI             t6, 0x8000(32768)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "LUI             t6, 0x8000(32768)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ZEXT.H          t5, ra",
            "SLTU            t5, t5, s5",
            "SLTU            s5, t4, t3",
            "OR              s5, s5, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 41
    },
    "661b07": {
        "disassembly": "sbb ax, [rdi]",
        "expected_asm": [
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "ZEXT.H          t5, t0",
            "SUB             ra, t5, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t5, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "LUI             t2, 0x8000(32768)",
            "XOR             t6, t5, t3",
            "XOR             s9, t5, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "LUI             t2, 0x8000(32768)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ZEXT.H          t6, ra",
            "SLTU            t6, t6, s5",
            "SLTU            s5, t5, t3",
            "OR              s5, s5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t6, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 43
    },
    "662107": {
        "disassembly": "and [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "6621d8": {
        "disassembly": "and ax, bx",
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, t0",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "662307": {
        "disassembly": "and ax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ZEXT.H          t4, t0",
            "AND             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 20
    },
    "662907": {
        "disassembly": "sub [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "6629d8": {
        "disassembly": "sub ax, bx",
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, t0",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 30
    },
    "662b07": {
        "disassembly": "sub ax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ZEXT.H          t4, t0",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 32
    },
    "663107": {
        "disassembly": "xor [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "6631d8": {
        "disassembly": "xor ax, bx",
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, t0",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "663307": {
        "disassembly": "xor ax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ZEXT.H          t4, t0",
            "XOR             ra, t4, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 20
    },
    "663907": {
        "disassembly": "cmp [rdi], ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "6639d8": {
        "disassembly": "cmp ax, bx",
        "expected_asm": [
            "ZEXT.H          t1, s0",
            "ZEXT.H          t3, t0",
            "SUB             ra, t3, t1",
            "SLTU            s5, t3, t1",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 26
    },
    "663b07": {
        "disassembly": "cmp ax, [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ZEXT.H          t4, t0",
            "SUB             ra, t4, t1",
            "SLTU            s5, t4, t1",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t4, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "66830701": {
        "disassembly": "add word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "66830f01": {
        "disassembly": "or word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "66831701": {
        "disassembly": "adc word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LHU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t6, ra",
            "ZEXT.H          t2, t1",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "66831f01": {
        "disassembly": "sbb word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LHU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "LUI             t2, 0x8000(32768)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "LUI             t2, 0x8000(32768)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ZEXT.H          t6, ra",
            "SLTU            t6, t6, s5",
            "ZEXT.H          s5, t3",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              t1, t5, 0x0(0)"
        ],
        "instruction_count": 41
    },
    "66832701": {
        "disassembly": "and word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "66832f01": {
        "disassembly": "sub word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "ZEXT.H          t5, t1",
            "SLTU            s5, t3, t5",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "66833701": {
        "disassembly": "xor word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SH              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "66833f01": {
        "disassembly": "cmp word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LHU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "ZEXT.H          t5, t1",
            "SLTU            s5, t3, t5",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 29
    },
    "6683c001": {
        "disassembly": "add ax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, t0",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 31
    },
    "6683c0ff": {
        "disassembly": "add ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, t0",
            "ADD             ra, t3, t1",
            "ZEXT.H          s5, ra",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 31
    },
    "6683c801": {
        "disassembly": "or ax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, t0",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "6683c8ff": {
        "disassembly": "or ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, t0",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "6683d001": {
        "disassembly": "adc ax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ZEXT.H          t4, t0",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "ZEXT.H          t6, t1",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 38
    },
    "6683d0ff": {
        "disassembly": "adc ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ZEXT.H          t4, t0",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "ZEXT.H          t6, t1",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 38
    },
    "6683d801": {
        "disassembly": "sbb ax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ZEXT.H          t4, t0",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "LUI             t6, 0x8000(32768)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "LUI             t6, 0x8000(32768)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ZEXT.H          t5, ra",
            "SLTU            t5, t5, s5",
            "ZEXT.H          s5, t3",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 42
    },
    "6683d8ff": {
        "disassembly": "sbb ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ZEXT.H          t4, t0",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "LUI             t6, 0x8000(32768)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "LUI             t6, 0x8000(32768)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ZEXT.H          t5, ra",
            "SLTU            t5, t5, s5",
            "ZEXT.H          s5, t3",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ZEXT.H          s7, t1",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t5, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 42
    },
    "6683e001": {
        "disassembly": "and ax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, t0",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "6683e0ff": {
        "disassembly": "and ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, t0",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "6683e801": {
        "disassembly": "sub ax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, t0",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 31
    },
    "6683e8ff": {
        "disassembly": "sub ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, t0",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 31
    },
    "6683f001": {
        "disassembly": "xor ax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, t0",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "6683f0ff": {
        "disassembly": "xor ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, t0",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ZEXT.H          t4, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 18
    },
    "6683f801": {
        "disassembly": "cmp ax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ZEXT.H          t3, t0",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "6683f8ff": {
        "disassembly": "cmp ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ZEXT.H          t3, t0",
            "SUB             ra, t3, t1",
            "ZEXT.H          t4, t1",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "668907": {
        "disassembly": "mov [rdi], ax",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "6689d8": {
        "disassembly": "mov ax, bx",
        "expected_asm": [
            "ZEXT.H          ra, s0",
            "ZEXT.H          t1, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 5
    },
    "668b07": {
        "disassembly": "mov ax, [rdi]",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 7
    },
    "6698": {
        "disassembly": "cbw",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "SEXT.B          ra, ra",
            "ZEXT.H          t1, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 6
    },
    "6699": {
        "disassembly": "cwd",
        "expected_asm": [
            "SEXT.H          ra, t0",
            "SRLI            ra, ra, 0x10(16)",
            "ZEXT.H          t1, ra",
            "SRLI            a2, a2, 0x10(16)",
            "SLLI            a2, a2, 0x10(16)",
            "OR              a2, a2, t1"
        ],
        "instruction_count": 6
    },
    "66a5": {
        "disassembly": "movsw",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "LHU             t1, a1, 0x0(0)",
            "SH              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 8
    },
    "66a7": {
        "disassembly": "cmpsw",
        "expected_asm": [
            "LBU             t5, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t5, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "LHU             t1, a1, 0x0(0)",
            "LHU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t6, t4, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t6, t2, t6",
            "SB              t6, s11, 0x1ca(458)",
            "ZEXT.H          s7, t4",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t6, t1, 0xffffffff(-1)",
            "OR              s9, t6, t3",
            "AND             s9, s9, t4",
            "AND             t6, t6, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 32
    },
    "66ab": {
        "disassembly": "stosw",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x2(2)",
            "SH              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1"
        ],
        "instruction_count": 7
    },
    "66ad": {
        "disassembly": "lodsw",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffe(-2)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x2(2)",
            "LHU             t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ZEXT.H          t4, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 10
    },
    "66b80100": {
        "disassembly": "mov ax, 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ZEXT.H          t1, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 5
    },
    "66b8ffff": {
        "disassembly": "mov ax, 0xFFFF",
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ZEXT.H          t1, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 5
    },
    "66c1073f": {
        "disassembly": "rol word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0xf(15)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "66c10f3f": {
        "disassembly": "ror word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0xf(15)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "66c1173f": {
        "disassembly": "rcl word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x3f(63)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDIW           t6, zero, 0x11(17)",
            "REMUW           ra, ra, t6",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0xf(15)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              t4, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66c11f3f": {
        "disassembly": "rcr word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           t4, t4, t5",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0xf(15)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SH              t3, t1, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66c1273f": {
        "disassembly": "shl word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x31(49)",
            "ANDI            s5, s5, 0x1(1)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "66c12f3f": {
        "disassembly": "shr word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "66c13f3f": {
        "disassembly": "sar word ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "66c1c03f": {
        "disassembly": "rol ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x34(52)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0xf(15)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 16
    },
    "66c1c83f": {
        "disassembly": "ror ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x3c(60)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0xf(15)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 18
    },
    "66c1d03f": {
        "disassembly": "rcl ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0xf(15)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 24
    },
    "66c1d83f": {
        "disassembly": "rcr ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x11(17)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0xf(15)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ZEXT.H          t6, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 24
    },
    "66c1e03f": {
        "disassembly": "shl ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x31(49)",
            "ANDI            s5, s5, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 17
    },
    "66c1e83f": {
        "disassembly": "shr ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 17
    },
    "66c1f83f": {
        "disassembly": "sar ax, 0x3F",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 19
    },
    "66c7070100": {
        "disassembly": "mov word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "66d107": {
        "disassembly": "rol word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0xf(15)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "66d10f": {
        "disassembly": "ror word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0xf(15)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "66d117": {
        "disassembly": "rcl word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDIW           t6, zero, 0x11(17)",
            "REMUW           ra, ra, t6",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0xf(15)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              t4, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66d11f": {
        "disassembly": "rcr word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           t4, t4, t5",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0xf(15)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SH              t3, t1, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66d127": {
        "disassembly": "shl word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 19
    },
    "66d12f": {
        "disassembly": "shr word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "66d13f": {
        "disassembly": "sar word ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x31(49)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "66d1c0": {
        "disassembly": "rol ax, 0x01",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x34(52)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0xf(15)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 16
    },
    "66d1c8": {
        "disassembly": "ror ax, 0x01",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x3c(60)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0xf(15)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 18
    },
    "66d1d0": {
        "disassembly": "rcl ax, 0x01",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0xf(15)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 24
    },
    "66d1d8": {
        "disassembly": "rcr ax, 0x01",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x11(17)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0xf(15)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ZEXT.H          t6, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 24
    },
    "66d1e0": {
        "disassembly": "shl ax, 0x01",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 20
    },
    "66d1e8": {
        "disassembly": "shr ax, 0x01",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 19
    },
    "66d1f8": {
        "disassembly": "sar ax, 0x01",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x31(49)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 19
    },
    "66d307": {
        "disassembly": "rol word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0xf(15)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "66d30f": {
        "disassembly": "ror word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0xf(15)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "66d317": {
        "disassembly": "rcl word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ANDI            t5, s10, 0xff(255)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDIW           t6, zero, 0x11(17)",
            "REMUW           ra, ra, t6",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0xf(15)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              t4, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66d31f": {
        "disassembly": "rcr word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LHU             ra, t1, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           t4, t4, t5",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0xf(15)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SH              t3, t1, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66d327": {
        "disassembly": "shl word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SLL             ra, t1, t5",
            "BEQ             t5, zero, 0x44(68)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x10(16)",
            "SUB             s5, s5, t5",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 24
    },
    "66d32f": {
        "disassembly": "shr word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SRL             ra, t1, t5",
            "BEQ             t5, zero, 0x3c(60)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 22
    },
    "66d33f": {
        "disassembly": "sar word ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x30(48)",
            "SRA             ra, ra, t5",
            "BEQ             t5, zero, 0x38(56)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "66d3c0": {
        "disassembly": "rol ax, cl",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x34(52)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0xf(15)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 16
    },
    "66d3c8": {
        "disassembly": "ror ax, cl",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x3c(60)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0xf(15)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0xf(15)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xe(14)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 18
    },
    "66d3d0": {
        "disassembly": "rcl ax, cl",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x11(17)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0xf(15)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t6, t3",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 24
    },
    "66d3d8": {
        "disassembly": "rcr ax, cl",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x11(17)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0xf(15)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ZEXT.H          t6, t1",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 24
    },
    "66d3e0": {
        "disassembly": "shl ax, cl",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x10(16)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 25
    },
    "66d3e8": {
        "disassembly": "shr ax, cl",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0xf(15)",
            "ANDI            s9, s9, 0x1(1)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 23
    },
    "66d3f8": {
        "disassembly": "sar ax, cl",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLLI            ra, t1, 0x30(48)",
            "SRAI            ra, ra, 0x30(48)",
            "SRA             ra, ra, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ZEXT.H          t5, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 24
    },
    "66ff07": {
        "disassembly": "inc [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t1, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 28
    },
    "66ff0f": {
        "disassembly": "dec [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LHU             t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t5, t4, 0xf(15)",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t5, t1, 0xffffffff(-1)",
            "OR              s9, t5, t4",
            "AND             s9, s9, ra",
            "AND             t5, t5, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "SH              ra, t3, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "66ffc0": {
        "disassembly": "inc ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 29
    },
    "66ffc8": {
        "disassembly": "dec ax",
        "expected_asm": [
            "ZEXT.H          t1, t0",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0xe(14)",
            "SRLI            s9, s9, 0xf(15)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ZEXT.H          s7, ra",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0xf(15)",
            "ANDI            s8, s8, 0x1(1)",
            "ZEXT.H          t3, ra",
            "SRLI            t0, t0, 0x10(16)",
            "SLLI            t0, t0, 0x10(16)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 30
    },
    "800701": {
        "disassembly": "add byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "800f01": {
        "disassembly": "or byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "801701": {
        "disassembly": "adc byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LBU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t2, t1, 0xff(255)",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "801f01": {
        "disassembly": "sbb byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LBU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x80(128)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x80(128)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ANDI            t6, ra, 0xff(255)",
            "SLTU            t6, t6, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              t1, t5, 0x0(0)"
        ],
        "instruction_count": 41
    },
    "802701": {
        "disassembly": "and byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "802f01": {
        "disassembly": "sub byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            s5, t3, t5",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "803701": {
        "disassembly": "xor byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SB              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "803f01": {
        "disassembly": "cmp byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LBU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "ANDI            t5, t1, 0xff(255)",
            "SLTU            s5, t3, t5",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 29
    },
    "80c401": {
        "disassembly": "add ah, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 35
    },
    "80c4ff": {
        "disassembly": "add ah, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "ADD             ra, t3, t1",
            "ANDI            s5, ra, 0xff(255)",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 35
    },
    "80cc01": {
        "disassembly": "or ah, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "80ccff": {
        "disassembly": "or ah, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "80d401": {
        "disassembly": "adc ah, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 42
    },
    "80d4ff": {
        "disassembly": "adc ah, 0xFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t6, t1, 0xff(255)",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 42
    },
    "80dc01": {
        "disassembly": "sbb ah, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 46
    },
    "80dcff": {
        "disassembly": "sbb ah, 0xFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SRLI            t4, t0, 0x8(8)",
            "ANDI            t4, t4, 0xff(255)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x80(128)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x80(128)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ANDI            t5, ra, 0xff(255)",
            "SLTU            t5, t5, s5",
            "ANDI            s5, t3, 0xff(255)",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ANDI            s7, t1, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, t1, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 46
    },
    "80e401": {
        "disassembly": "and ah, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "80e4ff": {
        "disassembly": "and ah, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "80ec01": {
        "disassembly": "sub ah, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 35
    },
    "80ecff": {
        "disassembly": "sub ah, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 35
    },
    "80f401": {
        "disassembly": "xor ah, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "80f4ff": {
        "disassembly": "xor ah, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "LUI             t5, 0x10000(65536)",
            "ADDIW           t5, t5, 0xffffff00(-256)",
            "SLLI            t4, ra, 0x8(8)",
            "AND             t4, t4, t5",
            "XORI            t5, t5, 0xffffffff(-1)",
            "AND             t0, t0, t5",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 22
    },
    "80fc01": {
        "disassembly": "cmp ah, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "80fcff": {
        "disassembly": "cmp ah, 0xFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SRLI            t3, t0, 0x8(8)",
            "ANDI            t3, t3, 0xff(255)",
            "SUB             ra, t3, t1",
            "ANDI            t4, t1, 0xff(255)",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 28
    },
    "830701": {
        "disassembly": "add dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t3, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "830f01": {
        "disassembly": "or dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "831701": {
        "disassembly": "adc dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LWU             t4, t5, 0x0(0)",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, ra, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t6, t2",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t6, t1, 0xffffffff(-1)",
            "AND             s9, t6, s9",
            "AND             t6, t4, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t6, ra, zero",
            "ADD.UW          t2, t1, zero",
            "SLTU            t6, t6, t4",
            "SLTU            t2, t2, s5",
            "OR              s5, t6, t2",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, t5, 0x0(0)"
        ],
        "instruction_count": 37
    },
    "831f01": {
        "disassembly": "sbb dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADDIW           t5, zero, 0x0(0)",
            "ADD             t5, t5, a0",
            "LWU             t4, t5, 0x0(0)",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t6, t1, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t4, 0xf(15)",
            "SLTU            t6, t2, t6",
            "ANDI            t2, ra, 0xf(15)",
            "SLTU            t2, t2, s5",
            "OR              t6, t6, t2",
            "SB              t6, s11, 0x1ca(458)",
            "ADDIW           t2, zero, 0x1(1)",
            "SLLI            t2, t2, 0x1f(31)",
            "XOR             t6, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t6",
            "AND             s9, s9, t2",
            "SLTU            s9, zero, s9",
            "XOR             t6, ra, s5",
            "XOR             t2, ra, t1",
            "AND             t6, t6, t2",
            "ADDIW           t2, zero, 0x1(1)",
            "SLLI            t2, t2, 0x1f(31)",
            "AND             t6, t6, t2",
            "SLTU            t6, zero, t6",
            "OR              s9, s9, t6",
            "ADD.UW          t6, ra, zero",
            "SLTU            t6, t6, s5",
            "ADD.UW          s5, t3, zero",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              t1, t5, 0x0(0)"
        ],
        "instruction_count": 43
    },
    "832701": {
        "disassembly": "and dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "832f01": {
        "disassembly": "sub dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "ADD.UW          t5, t1, zero",
            "SLTU            s5, t3, t5",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 30
    },
    "833701": {
        "disassembly": "xor dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "SW              ra, t4, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "833f01": {
        "disassembly": "cmp dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADDIW           t4, zero, 0x0(0)",
            "ADD             t4, t4, a0",
            "LWU             t3, t4, 0x0(0)",
            "SUB             ra, t3, t1",
            "ADD.UW          t5, t1, zero",
            "SLTU            s5, t3, t5",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t1, 0xf(15)",
            "ANDI            t6, t3, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t5, t3, 0xffffffff(-1)",
            "OR              s9, t5, t1",
            "AND             s9, s9, ra",
            "AND             t5, t5, t1",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 29
    },
    "83c001": {
        "disassembly": "add eax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, t0, zero",
            "ADD             ra, t3, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t3",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t3, t1",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t3, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 28
    },
    "83c0ff": {
        "disassembly": "add eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD             ra, t0, t1",
            "ADD.UW          s5, ra, zero",
            "SLTU            s5, s5, t0",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "OR              s9, t0, t1",
            "XORI            t3, ra, 0xffffffff(-1)",
            "AND             s9, t3, s9",
            "AND             t3, t0, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 27
    },
    "83c801": {
        "disassembly": "or eax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, t0, zero",
            "OR              ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "83c8ff": {
        "disassembly": "or eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "OR              ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 14
    },
    "83d001": {
        "disassembly": "adc eax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADD.UW          t4, t0, zero",
            "ADD             ra, t4, t3",
            "ADD             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, ra, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t5, t6",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "OR              s9, t4, t3",
            "XORI            t5, t1, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t4, t3",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t5, ra, zero",
            "ADD.UW          t6, t1, zero",
            "SLTU            t5, t5, t4",
            "SLTU            t6, t6, s5",
            "OR              s5, t5, t6",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 35
    },
    "83d0ff": {
        "disassembly": "adc eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "ADD             ra, t0, t3",
            "ADD             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t4, t5",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "OR              s9, t0, t3",
            "XORI            t4, t1, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t0, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t4, ra, zero",
            "ADD.UW          t5, t1, zero",
            "SLTU            t4, t4, t0",
            "SLTU            t5, t5, s5",
            "OR              s5, t4, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 34
    },
    "83d801": {
        "disassembly": "sbb eax, 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x1(1)",
            "ADD.UW          t4, t0, zero",
            "SUB             ra, t4, t3",
            "SUB             t1, ra, s5",
            "ANDI            t5, t1, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            t5, t3, 0xf(15)",
            "ANDI            t6, t4, 0xf(15)",
            "SLTU            t5, t6, t5",
            "ANDI            t6, ra, 0xf(15)",
            "SLTU            t6, t6, s5",
            "OR              t5, t5, t6",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "XOR             t5, t4, t3",
            "XOR             s9, t4, ra",
            "AND             s9, s9, t5",
            "AND             s9, s9, t6",
            "SLTU            s9, zero, s9",
            "XOR             t5, ra, s5",
            "XOR             t6, ra, t1",
            "AND             t5, t5, t6",
            "ADDIW           t6, zero, 0x1(1)",
            "SLLI            t6, t6, 0x1f(31)",
            "AND             t5, t5, t6",
            "SLTU            t5, zero, t5",
            "OR              s9, s9, t5",
            "ADD.UW          t5, ra, zero",
            "SLTU            t5, t5, s5",
            "ADD.UW          s5, t3, zero",
            "SLTU            s5, t4, s5",
            "OR              s5, s5, t5",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 41
    },
    "83d8ff": {
        "disassembly": "sbb eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t3, zero, 0xffffffff(-1)",
            "SUB             ra, t0, t3",
            "SUB             t1, ra, s5",
            "ANDI            t4, t1, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t0, 0xf(15)",
            "SLTU            t4, t5, t4",
            "ANDI            t5, ra, 0xf(15)",
            "SLTU            t5, t5, s5",
            "OR              t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "XOR             t4, t0, t3",
            "XOR             s9, t0, ra",
            "AND             s9, s9, t4",
            "AND             s9, s9, t5",
            "SLTU            s9, zero, s9",
            "XOR             t4, ra, s5",
            "XOR             t5, ra, t1",
            "AND             t4, t4, t5",
            "ADDIW           t5, zero, 0x1(1)",
            "SLLI            t5, t5, 0x1f(31)",
            "AND             t4, t4, t5",
            "SLTU            t4, zero, t4",
            "OR              s9, s9, t4",
            "ADD.UW          t4, ra, zero",
            "SLTU            t4, t4, s5",
            "ADD.UW          s5, t3, zero",
            "SLTU            s5, t0, s5",
            "OR              s5, s5, t4",
            "ADD.UW          s7, t1, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 40
    },
    "83e001": {
        "disassembly": "and eax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, t0, zero",
            "AND             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "83e0ff": {
        "disassembly": "and eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "AND             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 14
    },
    "83e801": {
        "disassembly": "sub eax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, t0, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 28
    },
    "83e8ff": {
        "disassembly": "sub eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "SUB             ra, t0, t1",
            "ADD.UW          t3, t1, zero",
            "SLTU            s5, t0, t3",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            t3, t1, 0xf(15)",
            "ANDI            t4, t0, 0xf(15)",
            "SLTU            t3, t4, t3",
            "SB              t3, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t3, t0, 0xffffffff(-1)",
            "OR              s9, t3, t1",
            "AND             s9, s9, ra",
            "AND             t3, t3, t1",
            "OR              s9, s9, t3",
            "SRLI            t3, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t3",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 27
    },
    "83f001": {
        "disassembly": "xor eax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, t0, zero",
            "XOR             ra, t3, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "83f0ff": {
        "disassembly": "xor eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "XOR             ra, t0, t1",
            "ADDIW           s5, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 14
    },
    "83f801": {
        "disassembly": "cmp eax, 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x1(1)",
            "ADD.UW          t3, t0, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "83f8ff": {
        "disassembly": "cmp eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "ADD.UW          t3, t0, zero",
            "SUB             ra, t3, t1",
            "ADD.UW          t4, t1, zero",
            "SLTU            s5, t3, t4",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            t4, t1, 0xf(15)",
            "ANDI            t5, t3, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t4, t3, 0xffffffff(-1)",
            "OR              s9, t4, t1",
            "AND             s9, s9, ra",
            "AND             t4, t4, t1",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)"
        ],
        "instruction_count": 27
    },
    "8807": {
        "disassembly": "mov [rdi], al",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "8827": {
        "disassembly": "mov [rdi], ah",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 5
    },
    "88d8": {
        "disassembly": "mov al, bl",
        "expected_asm": [
            "ANDI            ra, s0, 0xff(255)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 4
    },
    "88dc": {
        "disassembly": "mov ah, bl",
        "expected_asm": [
            "ANDI            ra, s0, 0xff(255)",
            "LUI             t3, 0x10000(65536)",
            "ADDIW           t3, t3, 0xffffff00(-256)",
            "SLLI            t1, ra, 0x8(8)",
            "AND             t1, t1, t3",
            "XORI            t3, t3, 0xffffffff(-1)",
            "AND             t0, t0, t3",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 8
    },
    "88f8": {
        "disassembly": "mov al, bh",
        "expected_asm": [
            "SRLI            ra, s0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 5
    },
    "88fc": {
        "disassembly": "mov ah, bh",
        "expected_asm": [
            "SRLI            ra, s0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "LUI             t3, 0x10000(65536)",
            "ADDIW           t3, t3, 0xffffff00(-256)",
            "SLLI            t1, ra, 0x8(8)",
            "AND             t1, t1, t3",
            "XORI            t3, t3, 0xffffffff(-1)",
            "AND             t0, t0, t3",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 9
    },
    "8907": {
        "disassembly": "mov [rdi], eax",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "89d8": {
        "disassembly": "mov eax, ebx",
        "expected_asm": [
            "ADD.UW          ra, s0, zero",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 2
    },
    "8a07": {
        "disassembly": "mov al, [rdi]",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 6
    },
    "8a27": {
        "disassembly": "mov ah, [rdi]",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 10
    },
    "8b07": {
        "disassembly": "mov eax, [rdi]",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 4
    },
    "98": {
        "disassembly": "cwde",
        "expected_asm": [
            "ZEXT.H          ra, t0",
            "SEXT.H          ra, ra",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 3
    },
    "99": {
        "disassembly": "cdq",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SRAIW           ra, t1, 0x1f(31)",
            "ADD.UW          a2, ra, zero"
        ],
        "instruction_count": 3
    },
    "9c": {
        "disassembly": "pushfq",
        "expected_asm": [
            "LBU             t3, s11, 0x1c9(457)",
            "LBU             t4, s11, 0x1ca(458)",
            "LBU             t1, s11, 0x1ce(462)",
            "SLLI            t1, t1, 0xa(10)",
            "SLLI            ra, s9, 0xb(11)",
            "OR              ra, ra, t1",
            "SLLI            t1, s8, 0x7(7)",
            "OR              ra, ra, t1",
            "SLLI            t1, s7, 0x6(6)",
            "OR              ra, ra, t1",
            "SLLI            t1, t4, 0x4(4)",
            "OR              ra, ra, t1",
            "SLLI            t1, t3, 0x2(2)",
            "OR              ra, ra, t1",
            "OR              ra, ra, s5",
            "ORI             ra, ra, 0x2(2)",
            "ORI             ra, ra, 0x200(512)",
            "LB              t1, s11, 0x221(545)",
            "SLLI            t1, t1, 0x15(21)",
            "OR              ra, ra, t1",
            "ADDI            s1, s1, 0xfffffff8(-8)",
            "SD              ra, s1, 0x0(0)"
        ],
        "instruction_count": 22
    },
    "9d": {
        "disassembly": "popfq",
        "expected_asm": [
            "LD              ra, s1, 0x0(0)",
            "ADDI            s1, s1, 0x8(8)",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            t3, ra, 0x2(2)",
            "ANDI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "SRLI            t4, ra, 0x4(4)",
            "ANDI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1ca(458)",
            "SRLI            s7, ra, 0x6(6)",
            "ANDI            s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            t1, ra, 0xa(10)",
            "ANDI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x1ce(462)",
            "SRLI            s9, ra, 0xb(11)",
            "ANDI            s9, s9, 0x1(1)",
            "SRLI            t1, ra, 0x15(21)",
            "ANDI            t1, t1, 0x1(1)",
            "SB              t1, s11, 0x221(545)"
        ],
        "instruction_count": 21
    },
    "9e": {
        "disassembly": "sahf",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            s5, t1, 0x1(1)",
            "SRLI            t3, t1, 0x2(2)",
            "ANDI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "SRLI            ra, t1, 0x4(4)",
            "ANDI            ra, ra, 0x1(1)",
            "SB              ra, s11, 0x1ca(458)",
            "SRLI            s7, t1, 0x6(6)",
            "ANDI            s7, s7, 0x1(1)",
            "SRLI            s8, t1, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)"
        ],
        "instruction_count": 13
    },
    "9f": {
        "disassembly": "lahf",
        "expected_asm": [
            "LBU             t3, s11, 0x1c9(457)",
            "SLLI            t1, t3, 0x2(2)",
            "OR              ra, s5, t1",
            "LBU             t4, s11, 0x1ca(458)",
            "SLLI            t1, t4, 0x4(4)",
            "OR              ra, ra, t1",
            "SLLI            t1, s7, 0x6(6)",
            "OR              ra, ra, t1",
            "SLLI            t1, s8, 0x7(7)",
            "OR              ra, ra, t1",
            "ORI             ra, ra, 0x2(2)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 18
    },
    "a4": {
        "disassembly": "movsb",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "LBU             t1, a1, 0x0(0)",
            "SB              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 8
    },
    "a5": {
        "disassembly": "movsd",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "LWU             t1, a1, 0x0(0)",
            "SW              t1, a0, 0x0(0)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 8
    },
    "a6": {
        "disassembly": "cmpsb",
        "expected_asm": [
            "LBU             t5, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t5, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "LBU             t1, a1, 0x0(0)",
            "LBU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t6, t4, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t6, t2, t6",
            "SB              t6, s11, 0x1ca(458)",
            "ANDI            s7, t4, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t6, t1, 0xffffffff(-1)",
            "OR              s9, t6, t3",
            "AND             s9, s9, t4",
            "AND             t6, t6, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 32
    },
    "a7": {
        "disassembly": "cmpsd",
        "expected_asm": [
            "LBU             t5, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t5, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "LWU             t1, a1, 0x0(0)",
            "LWU             t3, a0, 0x0(0)",
            "SUB             t4, t1, t3",
            "SLTU            s5, t1, t3",
            "ANDI            t6, t4, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            t6, t3, 0xf(15)",
            "ANDI            t2, t1, 0xf(15)",
            "SLTU            t6, t2, t6",
            "SB              t6, s11, 0x1ca(458)",
            "ADD.UW          s7, t4, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, t4, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "XORI            t6, t1, 0xffffffff(-1)",
            "OR              s9, t6, t3",
            "AND             s9, s9, t4",
            "AND             t6, t6, t3",
            "OR              s9, s9, t6",
            "SRLI            t6, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t6",
            "ANDI            s9, s9, 0x1(1)",
            "ADD             a0, a0, ra",
            "ADD             a1, a1, ra"
        ],
        "instruction_count": 32
    },
    "aa": {
        "disassembly": "stosb",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x1(1)",
            "SB              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1"
        ],
        "instruction_count": 7
    },
    "ab": {
        "disassembly": "stosd",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           t1, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           t1, zero, 0x4(4)",
            "SW              ra, a0, 0x0(0)",
            "ADD             a0, a0, t1"
        ],
        "instruction_count": 7
    },
    "ac": {
        "disassembly": "lodsb",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x1(1)",
            "LBU             t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ANDI            t4, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t4"
        ],
        "instruction_count": 9
    },
    "ad": {
        "disassembly": "lodsd",
        "expected_asm": [
            "LBU             t3, s11, 0x1ce(462)",
            "ADDIW           ra, zero, 0xfffffffc(-4)",
            "BNE             zero, t3, 0x8(8)",
            "ADDIW           ra, zero, 0x4(4)",
            "LWU             t1, a1, 0x0(0)",
            "ADD             a1, a1, ra",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 7
    },
    "b001": {
        "disassembly": "mov al, 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 4
    },
    "b0ff": {
        "disassembly": "mov al, 0xFF",
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ANDI            t1, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 4
    },
    "b401": {
        "disassembly": "mov ah, 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "LUI             t3, 0x10000(65536)",
            "ADDIW           t3, t3, 0xffffff00(-256)",
            "SLLI            t1, ra, 0x8(8)",
            "AND             t1, t1, t3",
            "XORI            t3, t3, 0xffffffff(-1)",
            "AND             t0, t0, t3",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 8
    },
    "b4ff": {
        "disassembly": "mov ah, 0xFF",
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "LUI             t3, 0x10000(65536)",
            "ADDIW           t3, t3, 0xffffff00(-256)",
            "SLLI            t1, ra, 0x8(8)",
            "AND             t1, t1, t3",
            "XORI            t3, t3, 0xffffffff(-1)",
            "AND             t0, t0, t3",
            "OR              t0, t0, t1"
        ],
        "instruction_count": 8
    },
    "b801000000": {
        "disassembly": "mov eax, 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 2
    },
    "b8ffffffff": {
        "disassembly": "mov eax, 0xFFFFFFFF",
        "expected_asm": [
            "ADDIW           ra, zero, 0xffffffff(-1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 2
    },
    "c0073f": {
        "disassembly": "rol byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x7(7)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "c00f3f": {
        "disassembly": "ror byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x7(7)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "c0173f": {
        "disassembly": "rcl byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x3f(63)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDIW           t6, zero, 0x9(9)",
            "REMUW           ra, ra, t6",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x7(7)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              t4, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "c01f3f": {
        "disassembly": "rcr byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           t4, t4, t5",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x7(7)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SB              t3, t1, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "c0273f": {
        "disassembly": "shl byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x29(41)",
            "ANDI            s5, s5, 0x1(1)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "c02f3f": {
        "disassembly": "shr byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "c03f3f": {
        "disassembly": "sar byte ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "c0c03f": {
        "disassembly": "rol al, 0x3F",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 15
    },
    "c0c43f": {
        "disassembly": "rol ah, 0x3F",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x40(64)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, ra, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 20
    },
    "c0c83f": {
        "disassembly": "ror al, 0x3F",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 17
    },
    "c0cc3f": {
        "disassembly": "ror ah, 0x3F",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x48(72)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, ra, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 22
    },
    "c0d03f": {
        "disassembly": "rcl al, 0x3F",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t6, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 23
    },
    "c0d43f": {
        "disassembly": "rcl ah, 0x3F",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t3, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 28
    },
    "c0d83f": {
        "disassembly": "rcr al, 0x3F",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ANDI            t6, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 23
    },
    "c0dc3f": {
        "disassembly": "rcr ah, 0x3F",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t1, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 28
    },
    "c0e03f": {
        "disassembly": "shl al, 0x3F",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x29(41)",
            "ANDI            s5, s5, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 16
    },
    "c0e43f": {
        "disassembly": "shl ah, 0x3F",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x29(41)",
            "ANDI            s5, s5, 0x1(1)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 21
    },
    "c0e83f": {
        "disassembly": "shr al, 0x3F",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 16
    },
    "c0ec3f": {
        "disassembly": "shr ah, 0x3F",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 21
    },
    "c0f83f": {
        "disassembly": "sar al, 0x3F",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 18
    },
    "c0fc3f": {
        "disassembly": "sar ah, 0x3F",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x3f(63)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 23
    },
    "c1073f": {
        "disassembly": "rol dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x1f(31)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "c10f3f": {
        "disassembly": "ror dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x1f(31)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "c1173f": {
        "disassembly": "rcl dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x3f(63)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x1f(31)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              t4, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "c11f3f": {
        "disassembly": "rcr dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x1f(31)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SW              t3, t1, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "c1273f": {
        "disassembly": "shl dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "c12f3f": {
        "disassembly": "shr dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 16
    },
    "c13f3f": {
        "disassembly": "sar dword ptr [rdi], 0x3F",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "SRAIW           ra, t1, 0x1f(31)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "c1c03f": {
        "disassembly": "rol eax, 0x3F",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 13
    },
    "c1c83f": {
        "disassembly": "ror eax, 0x3F",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x3f(63)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x1f(31)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "c1d03f": {
        "disassembly": "rcl eax, 0x3F",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x3f(63)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x1f(31)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, t3, zero"
        ],
        "instruction_count": 19
    },
    "c1d83f": {
        "disassembly": "rcr eax, 0x3F",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t3, zero, 0x3f(63)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x1f(31)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 19
    },
    "c1e03f": {
        "disassembly": "shl eax, 0x3F",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SLLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1(1)",
            "ANDI            s5, s5, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 14
    },
    "c1e83f": {
        "disassembly": "shr eax, 0x3F",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SRLI            ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 14
    },
    "c1f83f": {
        "disassembly": "sar eax, 0x3F",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SRAIW           ra, t1, 0x1f(31)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1e(30)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "c60701": {
        "disassembly": "mov byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "c70701000000": {
        "disassembly": "mov dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 4
    },
    "d007": {
        "disassembly": "rol byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x7(7)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "d00f": {
        "disassembly": "ror byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x7(7)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "d017": {
        "disassembly": "rcl byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDIW           t6, zero, 0x9(9)",
            "REMUW           ra, ra, t6",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x7(7)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              t4, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "d01f": {
        "disassembly": "rcr byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           t4, t4, t5",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x7(7)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SB              t3, t1, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "d027": {
        "disassembly": "shl byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 19
    },
    "d02f": {
        "disassembly": "shr byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "d03f": {
        "disassembly": "sar byte ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x39(57)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "d0c0": {
        "disassembly": "rol al, 0x01",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 15
    },
    "d0c4": {
        "disassembly": "rol ah, 0x01",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x40(64)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, ra, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 20
    },
    "d0c8": {
        "disassembly": "ror al, 0x01",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 17
    },
    "d0cc": {
        "disassembly": "ror ah, 0x01",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x48(72)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, ra, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 22
    },
    "d0d0": {
        "disassembly": "rcl al, 0x01",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t6, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 23
    },
    "d0d4": {
        "disassembly": "rcl ah, 0x01",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t3, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 28
    },
    "d0d8": {
        "disassembly": "rcr al, 0x01",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ANDI            t6, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 23
    },
    "d0dc": {
        "disassembly": "rcr ah, 0x01",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t1, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 28
    },
    "d0e0": {
        "disassembly": "shl al, 0x01",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 19
    },
    "d0e4": {
        "disassembly": "shl ah, 0x01",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 24
    },
    "d0e8": {
        "disassembly": "shr al, 0x01",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 18
    },
    "d0ec": {
        "disassembly": "shr ah, 0x01",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 23
    },
    "d0f8": {
        "disassembly": "sar al, 0x01",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x39(57)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 18
    },
    "d0fc": {
        "disassembly": "sar ah, 0x01",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x39(57)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 23
    },
    "d107": {
        "disassembly": "rol dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x1f(31)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "d10f": {
        "disassembly": "ror dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x1f(31)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "d117": {
        "disassembly": "rcl dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADDIW           t5, zero, 0x1(1)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x1f(31)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              t4, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "d11f": {
        "disassembly": "rcr dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x1f(31)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SW              t3, t1, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "d127": {
        "disassembly": "shl dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 19
    },
    "d12f": {
        "disassembly": "shr dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 18
    },
    "d13f": {
        "disassembly": "sar dword ptr [rdi], 0x01",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "SRAIW           ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "d1c0": {
        "disassembly": "rol eax, 0x01",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 13
    },
    "d1c8": {
        "disassembly": "ror eax, 0x01",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t1, zero, 0x1(1)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x1f(31)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "d1d0": {
        "disassembly": "rcl eax, 0x01",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x1f(31)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, t3, zero"
        ],
        "instruction_count": 19
    },
    "d1d8": {
        "disassembly": "rcr eax, 0x01",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x1f(31)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 19
    },
    "d1e0": {
        "disassembly": "shl eax, 0x01",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SLLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 17
    },
    "d1e8": {
        "disassembly": "shr eax, 0x01",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SRLI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 16
    },
    "d1f8": {
        "disassembly": "sar eax, 0x01",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "SRAIW           ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SRLI            s5, t1, 0x0(0)",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "d207": {
        "disassembly": "rol byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x7(7)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "d20f": {
        "disassembly": "ror byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x7(7)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "d217": {
        "disassembly": "rcl byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t5, s10, 0xff(255)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDIW           t6, zero, 0x9(9)",
            "REMUW           ra, ra, t6",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x7(7)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              t4, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "d21f": {
        "disassembly": "rcr byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LBU             ra, t1, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           t4, t4, t5",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x7(7)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SB              t3, t1, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "d227": {
        "disassembly": "shl byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SLL             ra, t1, t5",
            "BEQ             t5, zero, 0x44(68)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x8(8)",
            "SUB             s5, s5, t5",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 24
    },
    "d22f": {
        "disassembly": "shr byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SRL             ra, t1, t5",
            "BEQ             t5, zero, 0x3c(60)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 22
    },
    "d23f": {
        "disassembly": "sar byte ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x38(56)",
            "SRA             ra, ra, t5",
            "BEQ             t5, zero, 0x38(56)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 23
    },
    "d2c0": {
        "disassembly": "rol al, cl",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 15
    },
    "d2c4": {
        "disassembly": "rol ah, cl",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x40(64)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, ra, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 20
    },
    "d2c8": {
        "disassembly": "ror al, cl",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x38(56)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t6, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 17
    },
    "d2cc": {
        "disassembly": "ror ah, cl",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x48(72)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x7(7)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x7(7)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x6(6)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, ra, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 22
    },
    "d2d0": {
        "disassembly": "rcl al, cl",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t6, t3, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 23
    },
    "d2d4": {
        "disassembly": "rcl ah, cl",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDIW           t5, zero, 0x9(9)",
            "REMUW           ra, ra, t5",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x7(7)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t3, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 28
    },
    "d2d8": {
        "disassembly": "rcr al, cl",
        "expected_asm": [
            "ANDI            ra, t0, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ANDI            t6, t1, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 23
    },
    "d2dc": {
        "disassembly": "rcr ah, cl",
        "expected_asm": [
            "SRLI            ra, t0, 0x8(8)",
            "ANDI            ra, ra, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDIW           t4, zero, 0x9(9)",
            "REMUW           t3, t3, t4",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x7(7)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "LUI             t2, 0x10000(65536)",
            "ADDIW           t2, t2, 0xffffff00(-256)",
            "SLLI            t6, t1, 0x8(8)",
            "AND             t6, t6, t2",
            "XORI            t2, t2, 0xffffffff(-1)",
            "AND             t0, t0, t2",
            "OR              t0, t0, t6"
        ],
        "instruction_count": 28
    },
    "d2e0": {
        "disassembly": "shl al, cl",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x8(8)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 24
    },
    "d2e4": {
        "disassembly": "shl ah, cl",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x8(8)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 29
    },
    "d2e8": {
        "disassembly": "shr al, cl",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 22
    },
    "d2ec": {
        "disassembly": "shr ah, cl",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x7(7)",
            "ANDI            s9, s9, 0x1(1)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 27
    },
    "d2f8": {
        "disassembly": "sar al, cl",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x38(56)",
            "SRA             ra, ra, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ANDI            t5, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 23
    },
    "d2fc": {
        "disassembly": "sar ah, cl",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLLI            ra, t1, 0x38(56)",
            "SRAI            ra, ra, 0x38(56)",
            "SRA             ra, ra, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "LUI             t6, 0x10000(65536)",
            "ADDIW           t6, t6, 0xffffff00(-256)",
            "SLLI            t5, ra, 0x8(8)",
            "AND             t5, t5, t6",
            "XORI            t6, t6, 0xffffffff(-1)",
            "AND             t0, t0, t6",
            "OR              t0, t0, t5"
        ],
        "instruction_count": 28
    },
    "d307": {
        "disassembly": "rol dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x28(40)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x1f(31)",
            "SLL             t5, ra, t4",
            "SRL             t6, ra, t6",
            "OR              ra, t5, t6",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 15
    },
    "d30f": {
        "disassembly": "ror dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "BEQ             t4, zero, 0x30(48)",
            "SUB             t6, zero, t4",
            "ANDI            t6, t6, 0x1f(31)",
            "SRL             t5, ra, t4",
            "SLL             t6, ra, t6",
            "OR              ra, t5, t6",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, t1, 0x0(0)"
        ],
        "instruction_count": 17
    },
    "d317": {
        "disassembly": "rcl dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ANDI            t5, s10, 0xff(255)",
            "ANDI            ra, t5, 0x1f(31)",
            "ADDI            t4, t1, 0x0(0)",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t6, t4, 0x1f(31)",
            "ANDI            t6, t6, 0x1(1)",
            "SLLI            t4, t4, 0x1(1)",
            "OR              t4, t4, s5",
            "ADDI            s5, t6, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t4, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              t4, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "d31f": {
        "disassembly": "rcr dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t1, zero, 0x0(0)",
            "ADD             t1, t1, a0",
            "LWU             ra, t1, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t4, t4, 0x1f(31)",
            "ADDI            t3, ra, 0x0(0)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t2, zero, 0x1(1)",
            "SB              t2, s11, 0x220(544)",
            "BEQ             t4, zero, 0x20(32)",
            "ANDI            t5, t3, 0x1(1)",
            "SRLI            t3, t3, 0x1(1)",
            "SLLI            t6, s5, 0x1f(31)",
            "OR              t3, t3, t6",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            t4, t4, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SW              t3, t1, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "d327": {
        "disassembly": "shl dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SLL             ra, t1, t5",
            "BEQ             t5, zero, 0x44(68)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x20(32)",
            "SUB             s5, s5, t5",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 24
    },
    "d32f": {
        "disassembly": "shr dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SRL             ra, t1, t5",
            "BEQ             t5, zero, 0x3c(60)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 22
    },
    "d33f": {
        "disassembly": "sar dword ptr [rdi], cl",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            t5, t4, 0x1f(31)",
            "SRAW            ra, t1, t5",
            "BEQ             t5, zero, 0x38(56)",
            "ANDI            t6, ra, 0xff(255)",
            "CPOPW           t6, t6",
            "ANDI            t6, t6, 0x1(1)",
            "XORI            t6, t6, 0x1(1)",
            "SB              t6, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t5, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 21
    },
    "d3c0": {
        "disassembly": "rol eax, cl",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x28(40)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x1f(31)",
            "SLL             t4, ra, t3",
            "SRL             t5, ra, t5",
            "OR              ra, t4, t5",
            "ANDI            s5, ra, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 13
    },
    "d3c8": {
        "disassembly": "ror eax, cl",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ANDI            t1, s10, 0xff(255)",
            "ANDI            t3, t1, 0x1f(31)",
            "BEQ             t3, zero, 0x30(48)",
            "SUB             t5, zero, t3",
            "ANDI            t5, t5, 0x1f(31)",
            "SRL             t4, ra, t3",
            "SLL             t5, ra, t5",
            "OR              ra, t4, t5",
            "SRLI            s5, ra, 0x1f(31)",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1e(30)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 15
    },
    "d3d0": {
        "disassembly": "rcl eax, cl",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ANDI            t4, s10, 0xff(255)",
            "ANDI            ra, t4, 0x1f(31)",
            "ADDI            t3, t1, 0x0(0)",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             ra, zero, 0x20(32)",
            "SRLI            t5, t3, 0x1f(31)",
            "ANDI            t5, t5, 0x1(1)",
            "SLLI            t3, t3, 0x1(1)",
            "OR              t3, t3, s5",
            "ADDI            s5, t5, 0x0(0)",
            "ADDI            ra, ra, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "SRLI            s9, t3, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, t3, zero"
        ],
        "instruction_count": 19
    },
    "d3d8": {
        "disassembly": "rcr eax, cl",
        "expected_asm": [
            "ADD.UW          ra, t0, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t3, t3, 0x1f(31)",
            "ADDI            t1, ra, 0x0(0)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADDIW           t6, zero, 0x1(1)",
            "SB              t6, s11, 0x220(544)",
            "BEQ             t3, zero, 0x20(32)",
            "ANDI            t4, t1, 0x1(1)",
            "SRLI            t1, t1, 0x1(1)",
            "SLLI            t5, s5, 0x1f(31)",
            "OR              t1, t1, t5",
            "ADDI            s5, t4, 0x0(0)",
            "ADDI            t3, t3, 0xffffffff(-1)",
            "JAL             zero, 0xffffffe4(-28)",
            "SB              zero, s11, 0x220(544)",
            "ADD.UW          t0, t1, zero"
        ],
        "instruction_count": 19
    },
    "d3e0": {
        "disassembly": "shl eax, cl",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SLL             ra, t1, t4",
            "BEQ             t4, zero, 0x44(68)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDIW           s5, zero, 0x20(32)",
            "SUB             s5, s5, t4",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, ra, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "XOR             s9, s9, s5",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 22
    },
    "d3e8": {
        "disassembly": "shr eax, cl",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRL             ra, t1, t4",
            "BEQ             t4, zero, 0x3c(60)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "SRLI            s9, t1, 0x1f(31)",
            "ANDI            s9, s9, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 20
    },
    "d3f8": {
        "disassembly": "sar eax, cl",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ANDI            t3, s10, 0xff(255)",
            "ANDI            t4, t3, 0x1f(31)",
            "SRAW            ra, t1, t4",
            "BEQ             t4, zero, 0x38(56)",
            "ANDI            t5, ra, 0xff(255)",
            "CPOPW           t5, t5",
            "ANDI            t5, t5, 0x1(1)",
            "XORI            t5, t5, 0x1(1)",
            "SB              t5, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADDI            s5, t4, 0xffffffff(-1)",
            "SRL             s5, t1, s5",
            "ANDI            s5, s5, 0x1(1)",
            "ADDI            s9, zero, 0x0(0)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 19
    },
    "f8": {
        "disassembly": "clc",
        "expected_asm": [
            "ADDI            s5, zero, 0x0(0)"
        ],
        "instruction_count": 1
    },
    "f9": {
        "disassembly": "stc",
        "expected_asm": [
            "ADDIW           s5, zero, 0x1(1)"
        ],
        "instruction_count": 1
    },
    "fc": {
        "disassembly": "cld",
        "expected_asm": [
            "SB              zero, s11, 0x1ce(462)"
        ],
        "instruction_count": 1
    },
    "fd": {
        "disassembly": "std",
        "expected_asm": [
            "ADDIW           ra, zero, 0x1(1)",
            "SB              ra, s11, 0x1ce(462)"
        ],
        "instruction_count": 2
    },
    "fe07": {
        "disassembly": "inc [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t1, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 28
    },
    "fe0f": {
        "disassembly": "dec [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LBU             t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t5, t4, 0xf(15)",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t5, t1, 0xffffffff(-1)",
            "OR              s9, t5, t4",
            "AND             s9, s9, ra",
            "AND             t5, t5, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "SB              ra, t3, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "fec0": {
        "disassembly": "inc al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 28
    },
    "fec4": {
        "disassembly": "inc ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 33
    },
    "fec8": {
        "disassembly": "dec al",
        "expected_asm": [
            "ANDI            t1, t0, 0xff(255)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "ANDI            t0, t0, 0xffffff00(-256)",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 29
    },
    "fecc": {
        "disassembly": "dec ah",
        "expected_asm": [
            "SRLI            t1, t0, 0x8(8)",
            "ANDI            t1, t1, 0xff(255)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x6(6)",
            "SRLI            s9, s9, 0x7(7)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ANDI            s7, ra, 0xff(255)",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x7(7)",
            "ANDI            s8, s8, 0x1(1)",
            "LUI             t4, 0x10000(65536)",
            "ADDIW           t4, t4, 0xffffff00(-256)",
            "SLLI            t3, ra, 0x8(8)",
            "AND             t3, t3, t4",
            "XORI            t4, t4, 0xffffffff(-1)",
            "AND             t0, t0, t4",
            "OR              t0, t0, t3"
        ],
        "instruction_count": 34
    },
    "ff07": {
        "disassembly": "inc [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t4, ra, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t4, t5",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "OR              s9, t1, t4",
            "XORI            t5, ra, 0xffffffff(-1)",
            "AND             s9, t5, s9",
            "AND             t5, t1, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 28
    },
    "ff0f": {
        "disassembly": "dec [rdi]",
        "expected_asm": [
            "ADDIW           t3, zero, 0x0(0)",
            "ADD             t3, t3, a0",
            "LWU             t1, t3, 0x0(0)",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t4, zero, 0x1(1)",
            "ANDI            t5, t4, 0xf(15)",
            "ANDI            t6, t1, 0xf(15)",
            "SLTU            t5, t6, t5",
            "SB              t5, s11, 0x1ca(458)",
            "ADDIW           t4, zero, 0x1(1)",
            "XORI            t5, t1, 0xffffffff(-1)",
            "OR              s9, t5, t4",
            "AND             s9, s9, ra",
            "AND             t5, t5, t4",
            "OR              s9, s9, t5",
            "SRLI            t5, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t5",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t4, ra, 0xff(255)",
            "CPOPW           t4, t4",
            "ANDI            t4, t4, 0x1(1)",
            "XORI            t4, t4, 0x1(1)",
            "SB              t4, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "SW              ra, t3, 0x0(0)"
        ],
        "instruction_count": 29
    },
    "ffc0": {
        "disassembly": "inc eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDI            ra, t1, 0x1(1)",
            "ANDI            t3, ra, 0xf(15)",
            "ANDI            t4, t1, 0xf(15)",
            "SLTU            t3, t3, t4",
            "SB              t3, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "OR              s9, t1, t3",
            "XORI            t4, ra, 0xffffffff(-1)",
            "AND             s9, t4, s9",
            "AND             t4, t1, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 26
    },
    "ffc8": {
        "disassembly": "dec eax",
        "expected_asm": [
            "ADD.UW          t1, t0, zero",
            "ADDI            ra, t1, 0xffffffff(-1)",
            "ADDIW           t3, zero, 0x1(1)",
            "ANDI            t4, t3, 0xf(15)",
            "ANDI            t5, t1, 0xf(15)",
            "SLTU            t4, t5, t4",
            "SB              t4, s11, 0x1ca(458)",
            "ADDIW           t3, zero, 0x1(1)",
            "XORI            t4, t1, 0xffffffff(-1)",
            "OR              s9, t4, t3",
            "AND             s9, s9, ra",
            "AND             t4, t4, t3",
            "OR              s9, s9, t4",
            "SRLI            t4, s9, 0x1e(30)",
            "SRLI            s9, s9, 0x1f(31)",
            "XOR             s9, s9, t4",
            "ANDI            s9, s9, 0x1(1)",
            "ANDI            t3, ra, 0xff(255)",
            "CPOPW           t3, t3",
            "ANDI            t3, t3, 0x1(1)",
            "XORI            t3, t3, 0x1(1)",
            "SB              t3, s11, 0x1c9(457)",
            "ADD.UW          s7, ra, zero",
            "SLTIU           s7, s7, 0x1(1)",
            "SRLI            s8, ra, 0x1f(31)",
            "ANDI            s8, s8, 0x1(1)",
            "ADD.UW          t0, ra, zero"
        ],
        "instruction_count": 27
    }
}