<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1164" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1164{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1164{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1164{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_1164{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t5_1164{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#t6_1164{left:614px;bottom:1078px;}
#t7_1164{left:625px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t8_1164{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_1164{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ta_1164{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_1164{left:69px;bottom:987px;}
#tc_1164{left:95px;bottom:990px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#td_1164{left:246px;bottom:990px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#te_1164{left:430px;bottom:990px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tf_1164{left:95px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1164{left:95px;bottom:956px;letter-spacing:-0.13px;word-spacing:-1.25px;}
#th_1164{left:95px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_1164{left:69px;bottom:913px;}
#tj_1164{left:95px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_1164{left:246px;bottom:917px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#tl_1164{left:488px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tm_1164{left:95px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.65px;}
#tn_1164{left:287px;bottom:900px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#to_1164{left:511px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.81px;}
#tp_1164{left:95px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_1164{left:69px;bottom:857px;}
#tr_1164{left:95px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#ts_1164{left:95px;bottom:843px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tt_1164{left:95px;bottom:826px;letter-spacing:-0.12px;}
#tu_1164{left:69px;bottom:768px;letter-spacing:0.14px;}
#tv_1164{left:151px;bottom:768px;letter-spacing:0.15px;word-spacing:0.01px;}
#tw_1164{left:69px;bottom:744px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tx_1164{left:69px;bottom:727px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ty_1164{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_1164{left:69px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t10_1164{left:69px;bottom:669px;letter-spacing:-0.2px;}
#t11_1164{left:95px;bottom:669px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#t12_1164{left:255px;bottom:669px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t13_1164{left:69px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t14_1164{left:69px;bottom:602px;letter-spacing:-0.09px;}
#t15_1164{left:155px;bottom:602px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#t16_1164{left:69px;bottom:578px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t17_1164{left:69px;bottom:561px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t18_1164{left:201px;bottom:568px;}
#t19_1164{left:212px;bottom:561px;letter-spacing:-0.14px;}
#t1a_1164{left:238px;bottom:561px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1b_1164{left:577px;bottom:561px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t1c_1164{left:69px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t1d_1164{left:69px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1e_1164{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_1164{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_1164{left:69px;bottom:462px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1h_1164{left:69px;bottom:445px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1i_1164{left:69px;bottom:421px;letter-spacing:-0.14px;}
#t1j_1164{left:95px;bottom:421px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#t1k_1164{left:69px;bottom:396px;letter-spacing:-0.14px;}
#t1l_1164{left:95px;bottom:396px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1m_1164{left:69px;bottom:372px;letter-spacing:-0.13px;}
#t1n_1164{left:95px;bottom:372px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_1164{left:121px;bottom:345px;}
#t1p_1164{left:147px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1q_1164{left:146px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1r_1164{left:121px;bottom:304px;}
#t1s_1164{left:147px;bottom:306px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1t_1164{left:146px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_1164{left:146px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_1164{left:69px;bottom:204px;letter-spacing:-0.13px;}
#t1w_1164{left:91px;bottom:204px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1x_1164{left:91px;bottom:188px;letter-spacing:-0.11px;}
#t1y_1164{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1z_1164{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t20_1164{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t21_1164{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t22_1164{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1164{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1164{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1164{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1164{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1164{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1164{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1164{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1164{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1164{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.sa_1164{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1164" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1164Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1164" style="-webkit-user-select: none;"><object width="935" height="1210" data="1164/1164.svg" type="image/svg+xml" id="pdf1164" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1164" class="t s1_1164">32-26 </span><span id="t2_1164" class="t s1_1164">Vol. 3C </span>
<span id="t3_1164" class="t s2_1164">SYSTEM MANAGEMENT MODE </span>
<span id="t4_1164" class="t s3_1164">To ensure proper behavior in VMX operation, software should maintain the MSEG header in writeback cacheable </span>
<span id="t5_1164" class="t s3_1164">memory. Future implementations may allow or require a different memory type. </span>
<span id="t6_1164" class="t s4_1164">1 </span>
<span id="t7_1164" class="t s3_1164">Software should consult the VMX </span>
<span id="t8_1164" class="t s3_1164">capability MSR IA32_VMX_BASIC (see Appendix A.1). </span>
<span id="t9_1164" class="t s3_1164">SMM code should enable the dual-monitor treatment (by setting the valid bit in IA32_SMM_MONITOR_CTL MSR) </span>
<span id="ta_1164" class="t s3_1164">only after establishing the content of the MSEG header as follows: </span>
<span id="tb_1164" class="t s5_1164">• </span><span id="tc_1164" class="t s3_1164">Bytes 3:0 contain the </span><span id="td_1164" class="t s6_1164">MSEG revision identifier</span><span id="te_1164" class="t s3_1164">. Different processors may use different MSEG revision identi- </span>
<span id="tf_1164" class="t s3_1164">fiers. These identifiers enable software to avoid using an MSEG header formatted for one processor on a </span>
<span id="tg_1164" class="t s3_1164">processor that uses a different format. Software can discover the MSEG revision identifier that a processor uses </span>
<span id="th_1164" class="t s3_1164">by reading the VMX capability MSR IA32_VMX_MISC (see Appendix A.6). </span>
<span id="ti_1164" class="t s5_1164">• </span><span id="tj_1164" class="t s3_1164">Bytes 7:4 contain the </span><span id="tk_1164" class="t s6_1164">SMM-transfer monitor features </span><span id="tl_1164" class="t s3_1164">field. Bits 31:1 of this field are reserved and must be </span>
<span id="tm_1164" class="t s3_1164">zero. Bit 0 of the field is the </span><span id="tn_1164" class="t s6_1164">IA-32e mode SMM feature bit</span><span id="to_1164" class="t s3_1164">. It indicates whether the logical processor will be </span>
<span id="tp_1164" class="t s3_1164">in IA-32e mode after the STM is activated (see Section 32.15.6). </span>
<span id="tq_1164" class="t s5_1164">• </span><span id="tr_1164" class="t s3_1164">Bytes 31:8 contain fields that determine how processor state is loaded when the STM is activated (see Section </span>
<span id="ts_1164" class="t s3_1164">32.15.6.5). SMM code should establish these fields so that activating of the STM invokes the STM’s initialization </span>
<span id="tt_1164" class="t s3_1164">code. </span>
<span id="tu_1164" class="t s7_1164">32.15.6 </span><span id="tv_1164" class="t s7_1164">Activating the Dual-Monitor Treatment </span>
<span id="tw_1164" class="t s3_1164">The dual-monitor treatment may be enabled by SMM code as described in Section 32.15.5. The dual-monitor treat- </span>
<span id="tx_1164" class="t s3_1164">ment is activated only if it is enabled and only by the executive monitor. The executive monitor activates the dual- </span>
<span id="ty_1164" class="t s3_1164">monitor treatment by executing VMCALL in VMX root operation. </span>
<span id="tz_1164" class="t s3_1164">When VMCALL activates the dual-monitor treatment, it causes an SMM VM exit. Differences between this SMM </span>
<span id="t10_1164" class="t s3_1164">VM </span><span id="t11_1164" class="t s3_1164">exit and other SMM VM </span><span id="t12_1164" class="t s3_1164">exits are discussed in Sections 32.15.6.1 through 32.15.6.6. See also “VMCALL—Call to </span>
<span id="t13_1164" class="t s3_1164">VM Monitor” in Chapter 31. </span>
<span id="t14_1164" class="t s8_1164">32.15.6.1 </span><span id="t15_1164" class="t s8_1164">Initial Checks </span>
<span id="t16_1164" class="t s3_1164">An execution of VMCALL attempts to activate the dual-monitor treatment if (1) the processor supports the dual- </span>
<span id="t17_1164" class="t s3_1164">monitor treatment; </span>
<span id="t18_1164" class="t s4_1164">2 </span>
<span id="t19_1164" class="t s3_1164">(2) </span><span id="t1a_1164" class="t s3_1164">the logical processor is in VMX root operation; (3) </span><span id="t1b_1164" class="t s3_1164">the logical processor is outside SMM and </span>
<span id="t1c_1164" class="t s3_1164">the valid bit is set in the IA32_SMM_MONITOR_CTL MSR; (4) the logical processor is not in virtual-8086 mode and </span>
<span id="t1d_1164" class="t s3_1164">not in compatibility mode; (5) CPL = 0; and (6) the dual-monitor treatment is not active. </span>
<span id="t1e_1164" class="t s3_1164">Such an execution of VMCALL begins with some initial checks. These checks are performed before updating the </span>
<span id="t1f_1164" class="t s3_1164">current-VMCS pointer and the executive-VMCS pointer field (see Section 32.15.2.2). </span>
<span id="t1g_1164" class="t s3_1164">The VMCS that manages SMM VM exit caused by this VMCALL is the current VMCS established by the executive </span>
<span id="t1h_1164" class="t s3_1164">monitor. The VMCALL performs the following checks on the current VMCS in the order indicated: </span>
<span id="t1i_1164" class="t s3_1164">1. </span><span id="t1j_1164" class="t s3_1164">There must be a current VMCS pointer. </span>
<span id="t1k_1164" class="t s3_1164">2. </span><span id="t1l_1164" class="t s3_1164">The launch state of the current VMCS must be clear. </span>
<span id="t1m_1164" class="t s3_1164">3. </span><span id="t1n_1164" class="t s3_1164">The VM-exit controls in the current VMCS must be set properly: </span>
<span id="t1o_1164" class="t s9_1164">• </span><span id="t1p_1164" class="t s3_1164">Reserved bits in the primary VM-exit controls must be set properly. Software may consult the VMX </span>
<span id="t1q_1164" class="t s3_1164">capability MSRs to determine the proper setting (see Appendix A.4.1). </span>
<span id="t1r_1164" class="t s9_1164">• </span><span id="t1s_1164" class="t s3_1164">If the “activate secondary controls” primary VM-exit control is 1, reserved bits in the secondary VM-exit </span>
<span id="t1t_1164" class="t s3_1164">controls must be cleared. Software may consult the VMX capability MSRs to determine which bits are </span>
<span id="t1u_1164" class="t s3_1164">reserved (see Appendix A.4.2). </span>
<span id="t1v_1164" class="t sa_1164">1. </span><span id="t1w_1164" class="t sa_1164">Alternatively, software may map the MSEG header with the UC memory type; this may be necessary, depending on how memory is </span>
<span id="t1x_1164" class="t sa_1164">organized. Doing so is strongly discouraged unless necessary as it will cause the performance of transitions using those structures </span>
<span id="t1y_1164" class="t sa_1164">to suffer significantly. In addition, the processor will continue to use the memory type reported in the VMX capability MSR </span>
<span id="t1z_1164" class="t sa_1164">IA32_VMX_BASIC with exceptions noted in Appendix A.1. </span>
<span id="t20_1164" class="t sa_1164">2. </span><span id="t21_1164" class="t sa_1164">Software should consult the VMX capability MSR IA32_VMX_BASIC (see Appendix A.1) to determine whether the dual-monitor </span>
<span id="t22_1164" class="t sa_1164">treatment is supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
