verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/ec67/hdl" --include "../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/f42d/hdl" --include "../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/5586/hdl/verilog" --include "../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ip/urllc_ad2dma_1_0/drivers/ad2dma_v0_7/src" --include "../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ip/urllc_ad2dma_1_1/drivers/ad2dma_v0_7/src" \
"../../../bd/urllc/ip/urllc_xbar_2/sim/urllc_xbar_2.v" \
"../../../bd/urllc/ip/urllc_processing_system7_0_0/sim/urllc_processing_system7_0_0.v" \
"../../../bd/urllc/ip/urllc_xbar_3/sim/urllc_xbar_3.v" \
"../../../bd/urllc/ip/urllc_xlconcat_0_0/sim/urllc_xlconcat_0_0.v" \
"../../../bd/urllc/ip/urllc_xlconstant_0_0/sim/urllc_xlconstant_0_0.v" \
"../../../bd/urllc/ip/urllc_xlslice_0_0/sim/urllc_xlslice_0_0.v" \
"../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/5586/hdl/verilog/ad2dma_control_s_axi.v" \
"../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/5586/hdl/verilog/ad2dma_flow_control_loop_pipe.v" \
"../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/5586/hdl/verilog/ad2dma_hls_deadlock_idx0_monitor.v" \
"../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/5586/hdl/verilog/ad2dma_regslice_both.v" \
"../../../../urllc-demo-vivado.gen/sources_1/bd/urllc/ipshared/5586/hdl/verilog/ad2dma.v" \
"../../../bd/urllc/ip/urllc_ad2dma_1_0/sim/urllc_ad2dma_1_0.v" \
"../../../bd/urllc/ip/urllc_DUC_0_0/sim/urllc_DUC_0_0.v" \
"../../../bd/urllc/ip/urllc_p_s_0_1/sim/urllc_p_s_0_1.v" \
"../../../bd/urllc/ip/urllc_div8_0_0/sim/urllc_div8_0_0.v" \
"../../../bd/urllc/ip/urllc_ad2dma_1_1/sim/urllc_ad2dma_1_1.v" \
"../../../bd/urllc/ip/urllc_xbar_4/sim/urllc_xbar_4.v" \
"../../../bd/urllc/ip/urllc_xbar_5/sim/urllc_xbar_5.v" \
"../../../bd/urllc/ip/urllc_xlconcat_0_1/sim/urllc_xlconcat_0_1.v" \
"../../../bd/urllc/ip/urllc_xlconstant_0_1/sim/urllc_xlconstant_0_1.v" \
"../../../bd/urllc/ip/urllc_DDC_0_0/sim/urllc_DDC_0_0.v" \
"../../../bd/urllc/ip/urllc_s_p_0_0/sim/urllc_s_p_0_0.v" \
"../../../bd/urllc/ip/urllc_div8_0_1/sim/urllc_div8_0_1.v" \
"../../../bd/urllc/ip/urllc_xlslice_0_1/sim/urllc_xlslice_0_1.v" \
"../../../bd/urllc/ip/urllc_xlconstant_2_0/sim/urllc_xlconstant_2_0.v" \
"../../../bd/urllc/ip/urllc_auto_pc_0/sim/urllc_auto_pc_0.v" \
"../../../bd/urllc/ip/urllc_auto_pc_1/sim/urllc_auto_pc_1.v" \
"../../../bd/urllc/ip/urllc_s00_mmu_0/sim/urllc_s00_mmu_0.v" \
"../../../bd/urllc/ip/urllc_auto_pc_2/sim/urllc_auto_pc_2.v" \
"../../../bd/urllc/ip/urllc_s00_mmu_1/sim/urllc_s00_mmu_1.v" \
"../../../bd/urllc/ip/urllc_s01_mmu_0/sim/urllc_s01_mmu_0.v" \
"../../../bd/urllc/ip/urllc_auto_pc_3/sim/urllc_auto_pc_3.v" \
"../../../bd/urllc/ip/urllc_s00_mmu_2/sim/urllc_s00_mmu_2.v" \
"../../../bd/urllc/sim/urllc.v" \

verilog xil_defaultlib "glbl.v"

nosort
