==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13476 ; free virtual = 29323
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 13476 ; free virtual = 29323
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 13425 ; free virtual = 29276
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:213: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 13421 ; free virtual = 29274
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:229) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:207:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:232:25) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:229:41) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:261:28) to (HTA1024_0/solution1/top.cc:261:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:296:29) to (HTA1024_0/solution1/top.cc:304:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:174:47) to (HTA1024_0/solution1/top.cc:179:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:184:45) to (HTA1024_0/solution1/top.cc:185:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:227:56) to (HTA1024_0/solution1/top.cc:227:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 13372 ; free virtual = 29228
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.418 ; gain = 192.855 ; free physical = 13375 ; free virtual = 29231
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.63 seconds; current allocated memory: 142.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:207) of variable 'r.V', HTA1024_0/solution1/top.cc:207 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:207) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:213) of variable '__Result__', HTA1024_0/solution1/top.cc:213 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 144.746 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12864 ; free virtual = 28714
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12864 ; free virtual = 28714
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.031 ; free physical = 12830 ; free virtual = 28684
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:213: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.031 ; free physical = 12817 ; free virtual = 28672
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:229) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:207:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:232:25) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:229:41) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:261:28) to (HTA1024_0/solution1/top.cc:261:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:296:29) to (HTA1024_0/solution1/top.cc:304:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:174:47) to (HTA1024_0/solution1/top.cc:179:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:184:45) to (HTA1024_0/solution1/top.cc:185:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:227:56) to (HTA1024_0/solution1/top.cc:227:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12741 ; free virtual = 28599
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.414 ; gain = 192.855 ; free physical = 12744 ; free virtual = 28603
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.7 seconds; current allocated memory: 141.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:207) of variable 'r.V', HTA1024_0/solution1/top.cc:207 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:207) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:213) of variable '__Result__', HTA1024_0/solution1/top.cc:213 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 144.775 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12726 ; free virtual = 28576
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12726 ; free virtual = 28576
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 12692 ; free virtual = 28547
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:213: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 12679 ; free virtual = 28535
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:229) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:207:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:232:25) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:229:41) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:261:28) to (HTA1024_0/solution1/top.cc:261:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:296:29) to (HTA1024_0/solution1/top.cc:304:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:174:47) to (HTA1024_0/solution1/top.cc:179:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:184:45) to (HTA1024_0/solution1/top.cc:185:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:227:56) to (HTA1024_0/solution1/top.cc:227:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12638 ; free virtual = 28496
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12616 ; free virtual = 28475
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.72 seconds; current allocated memory: 141.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:207) of variable 'r.V', HTA1024_0/solution1/top.cc:207 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:207) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:213) of variable '__Result__', HTA1024_0/solution1/top.cc:213 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 144.775 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12697 ; free virtual = 28551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12697 ; free virtual = 28551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.617 ; gain = 129.055 ; free physical = 12662 ; free virtual = 28520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_2_32bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:177) automatically.
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:214: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.617 ; gain = 129.055 ; free physical = 12667 ; free virtual = 28527
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:230) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_2_32bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:177) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:208:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:233:25) to (HTA1024_0/solution1/top.cc:233:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:230:41) to (HTA1024_0/solution1/top.cc:233:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:262:28) to (HTA1024_0/solution1/top.cc:262:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:297:29) to (HTA1024_0/solution1/top.cc:305:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:175:50) to (HTA1024_0/solution1/top.cc:180:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:185:45) to (HTA1024_0/solution1/top.cc:186:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:228:56) to (HTA1024_0/solution1/top.cc:228:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12608 ; free virtual = 28470
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12611 ; free virtual = 28474
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.79 seconds; current allocated memory: 143.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:208) of variable 'r.V', HTA1024_0/solution1/top.cc:208 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:208) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:214) of variable '__Result__', HTA1024_0/solution1/top.cc:214 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 146.815 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12688 ; free virtual = 28542
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12688 ; free virtual = 28542
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.039 ; free physical = 12654 ; free virtual = 28512
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:214: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.039 ; free physical = 12641 ; free virtual = 28501
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:230) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:208:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:233:25) to (HTA1024_0/solution1/top.cc:233:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:230:41) to (HTA1024_0/solution1/top.cc:233:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:262:28) to (HTA1024_0/solution1/top.cc:262:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:297:29) to (HTA1024_0/solution1/top.cc:305:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:175:48) to (HTA1024_0/solution1/top.cc:180:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:185:45) to (HTA1024_0/solution1/top.cc:186:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:228:56) to (HTA1024_0/solution1/top.cc:228:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12599 ; free virtual = 28462
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12586 ; free virtual = 28449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.64 seconds; current allocated memory: 142.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:208) of variable 'r.V', HTA1024_0/solution1/top.cc:208 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:208) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:214) of variable '__Result__', HTA1024_0/solution1/top.cc:214 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 145.177 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12517 ; free virtual = 28757
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12517 ; free virtual = 28757
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.031 ; free physical = 12484 ; free virtual = 28728
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:213: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.031 ; free physical = 12469 ; free virtual = 28715
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:229) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:207:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:232:25) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:229:41) to (HTA1024_0/solution1/top.cc:232:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:261:28) to (HTA1024_0/solution1/top.cc:261:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:296:29) to (HTA1024_0/solution1/top.cc:304:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:174:47) to (HTA1024_0/solution1/top.cc:179:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:184:45) to (HTA1024_0/solution1/top.cc:185:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:227:56) to (HTA1024_0/solution1/top.cc:227:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12429 ; free virtual = 28677
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.414 ; gain = 192.855 ; free physical = 12414 ; free virtual = 28663
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.96 seconds; current allocated memory: 142.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:207) of variable 'r.V', HTA1024_0/solution1/top.cc:207 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:207) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:213) of variable '__Result__', HTA1024_0/solution1/top.cc:213 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 144.862 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 11046 ; free virtual = 27604
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 11046 ; free virtual = 27604
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.035 ; free physical = 11010 ; free virtual = 27572
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:223: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.035 ; free physical = 10996 ; free virtual = 27560
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:239) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:217:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:242:25) to (HTA1024_0/solution1/top.cc:242:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:239:41) to (HTA1024_0/solution1/top.cc:242:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:293:28) to (HTA1024_0/solution1/top.cc:293:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:328:29) to (HTA1024_0/solution1/top.cc:336:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:237:56) to (HTA1024_0/solution1/top.cc:237:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10975 ; free virtual = 27541
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10944 ; free virtual = 27511
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.19 seconds; current allocated memory: 143.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:217) of variable 'r.V', HTA1024_0/solution1/top.cc:217 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:217) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:223) of variable '__Result__', HTA1024_0/solution1/top.cc:223 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 146.920 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10937 ; free virtual = 27506
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10937 ; free virtual = 27506
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.035 ; free physical = 10884 ; free virtual = 27458
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:223: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.594 ; gain = 129.035 ; free physical = 10873 ; free virtual = 27447
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:239) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:217:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:242:25) to (HTA1024_0/solution1/top.cc:242:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:239:41) to (HTA1024_0/solution1/top.cc:242:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:293:28) to (HTA1024_0/solution1/top.cc:293:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:328:29) to (HTA1024_0/solution1/top.cc:336:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:237:56) to (HTA1024_0/solution1/top.cc:237:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10831 ; free virtual = 27408
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10817 ; free virtual = 27395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.63 seconds; current allocated memory: 143.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:223) on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:223) of variable '__Result__', HTA1024_0/solution1/top.cc:223 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 146.862 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 149.584 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10935 ; free virtual = 27506
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10935 ; free virtual = 27506
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.035 ; free physical = 10884 ; free virtual = 27458
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:223: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.035 ; free physical = 10872 ; free virtual = 27448
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:243) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:217:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:246:25) to (HTA1024_0/solution1/top.cc:246:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:243:41) to (HTA1024_0/solution1/top.cc:246:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:297:28) to (HTA1024_0/solution1/top.cc:297:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:332:29) to (HTA1024_0/solution1/top.cc:340:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:241:56) to (HTA1024_0/solution1/top.cc:241:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10847 ; free virtual = 27426
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 10815 ; free virtual = 27395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.36 seconds; current allocated memory: 143.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:217) of variable 'r.V', HTA1024_0/solution1/top.cc:217 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:217) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:223) of variable '__Result__', HTA1024_0/solution1/top.cc:223 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 146.957 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10928 ; free virtual = 27512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10928 ; free virtual = 27512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.035 ; free physical = 10893 ; free virtual = 27482
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.035 ; free physical = 10881 ; free virtual = 27471
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:248) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:222:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:25) to (HTA1024_0/solution1/top.cc:251:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:248:41) to (HTA1024_0/solution1/top.cc:251:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:302:28) to (HTA1024_0/solution1/top.cc:302:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:337:29) to (HTA1024_0/solution1/top.cc:345:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:246:56) to (HTA1024_0/solution1/top.cc:246:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 10856 ; free virtual = 27448
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 10825 ; free virtual = 27418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.15 seconds; current allocated memory: 144.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-35] Protocol 'io_section4' contains conflicting I/O accesses:
   wire write on port 'port2_V' (HTA1024_0/solution1/top.cc:170) and wire write on port 'port2_V' (HTA1024_0/solution1/top.cc:175) occur in the same clock cycle.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', HTA1024_0/solution1/top.cc:260) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load', HTA1024_0/solution1/top.cc:262) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_5', HTA1024_0/solution1/top.cc:264) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', HTA1024_0/solution1/top.cc:266) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:268) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_1', HTA1024_0/solution1/top.cc:270) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_6', HTA1024_0/solution1/top.cc:272) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:254) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:255) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:256) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:257) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:238) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:239) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:240) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:241) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', HTA1024_0/solution1/top.cc:251) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_7', HTA1024_0/solution1/top.cc:251) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('mark_mask_V_load', HTA1024_0/solution1/top.cc:246) on array 'mark_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_2', HTA1024_0/solution1/top.cc:246) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_2', HTA1024_0/solution1/top.cc:246) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load', HTA1024_0/solution1/top.cc:190) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:228) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_13', HTA1024_0/solution1/top.cc:228) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_13', HTA1024_0/solution1/top.cc:228) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_14', HTA1024_0/solution1/top.cc:228) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', HTA1024_0/solution1/top.cc:251) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_2', HTA1024_0/solution1/top.cc:251) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_8', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_8', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_9', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load', HTA1024_0/solution1/top.cc:181) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load', HTA1024_0/solution1/top.cc:181) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:182) on array 'group_tree_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('shift_constant_V_loa', HTA1024_0/solution1/top.cc:187) on array 'shift_constant_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_3', HTA1024_0/solution1/top.cc:170) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_4', HTA1024_0/solution1/top.cc:170) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_4', HTA1024_0/solution1/top.cc:170) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_2', HTA1024_0/solution1/top.cc:170) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 147.101 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 149.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 150.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HTA1024_theta' 
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10783 ; free virtual = 27377
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10783 ; free virtual = 27377
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.035 ; free physical = 10766 ; free virtual = 27364
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.035 ; free physical = 10736 ; free virtual = 27336
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:248) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:222:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:25) to (HTA1024_0/solution1/top.cc:251:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:248:41) to (HTA1024_0/solution1/top.cc:251:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:302:28) to (HTA1024_0/solution1/top.cc:302:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:337:29) to (HTA1024_0/solution1/top.cc:345:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:246:56) to (HTA1024_0/solution1/top.cc:246:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 10695 ; free virtual = 27298
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'buddy_tree.V.0'.
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'buddy_tree.V.3'.
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'buddy_tree.V.2'.
INFO: [ANALYSIS 214-51] Found intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 10680 ; free virtual = 27284
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.27 seconds; current allocated memory: 144.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:222) of variable 'r.V', HTA1024_0/solution1/top.cc:222 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:228) of variable '__Result__', HTA1024_0/solution1/top.cc:228 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:228) of variable '__Result__', HTA1024_0/solution1/top.cc:228 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 147.179 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (4) - this results in an unpipelined loop.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10848 ; free virtual = 27443
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10848 ; free virtual = 27443
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10797 ; free virtual = 27396
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:230: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10784 ; free virtual = 27384
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:250) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:224:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:253:25) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:250:41) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:304:28) to (HTA1024_0/solution1/top.cc:304:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:339:29) to (HTA1024_0/solution1/top.cc:347:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:248:56) to (HTA1024_0/solution1/top.cc:248:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10763 ; free virtual = 27365
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 573.758 ; gain = 198.199 ; free physical = 10736 ; free virtual = 27339
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.16 seconds; current allocated memory: 140.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:224) of variable 'r.V', HTA1024_0/solution1/top.cc:224 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:230) of variable '__Result__', HTA1024_0/solution1/top.cc:230 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 143.769 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10695 ; free virtual = 27281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10695 ; free virtual = 27281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.539 ; gain = 128.977 ; free physical = 10663 ; free virtual = 27252
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:230: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 504.539 ; gain = 128.977 ; free physical = 10646 ; free virtual = 27237
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:250) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:224:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:253:25) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:250:41) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:304:28) to (HTA1024_0/solution1/top.cc:304:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:339:29) to (HTA1024_0/solution1/top.cc:347:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:248:56) to (HTA1024_0/solution1/top.cc:248:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 504.539 ; gain = 128.977 ; free physical = 10605 ; free virtual = 27198
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 568.379 ; gain = 192.816 ; free physical = 10604 ; free virtual = 27199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.37 seconds; current allocated memory: 140.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 141.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:224) of variable 'r.V', HTA1024_0/solution1/top.cc:224 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('buddy_tree_V_2_load_8') on array 'buddy_tree_V_2' to 'store' operation of variable 'r.V' on array 'buddy_tree_V_2' (combination delay: 9.456 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (9.456ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0' (3.25 ns)
	'mux' operation ('lhs.V', HTA1024_0/solution1/top.cc:224) (1.96 ns)
	'and' operation ('r.V', HTA1024_0/solution1/top.cc:224) (0.99 ns)
	'store' operation (HTA1024_0/solution1/top.cc:224) of variable 'r.V', HTA1024_0/solution1/top.cc:224 on array 'buddy_tree_V_2' (3.25 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10637 ; free virtual = 27248
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10637 ; free virtual = 27248
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10603 ; free virtual = 27218
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:230: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10592 ; free virtual = 27209
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:250) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:224:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:253:25) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:250:41) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:304:28) to (HTA1024_0/solution1/top.cc:304:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:339:29) to (HTA1024_0/solution1/top.cc:347:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:248:56) to (HTA1024_0/solution1/top.cc:248:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10566 ; free virtual = 27187
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 568.375 ; gain = 192.816 ; free physical = 10526 ; free virtual = 27147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.68 seconds; current allocated memory: 140.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 141.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:224) of variable 'r.V', HTA1024_0/solution1/top.cc:224 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 143.760 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10575 ; free virtual = 27188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10575 ; free virtual = 27188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.539 ; gain = 128.977 ; free physical = 10524 ; free virtual = 27141
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:230: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.539 ; gain = 128.977 ; free physical = 10528 ; free virtual = 27147
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:250) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:224:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:253:25) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:250:41) to (HTA1024_0/solution1/top.cc:253:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:304:28) to (HTA1024_0/solution1/top.cc:304:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:339:29) to (HTA1024_0/solution1/top.cc:347:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:248:56) to (HTA1024_0/solution1/top.cc:248:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.539 ; gain = 128.977 ; free physical = 10490 ; free virtual = 27111
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.379 ; gain = 192.816 ; free physical = 10456 ; free virtual = 27077
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.01 seconds; current allocated memory: 140.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:224) of variable 'r.V', HTA1024_0/solution1/top.cc:224 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('buddy_tree_V_0_load_7', HTA1024_0/solution1/top.cc:224) on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 143.759 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10314 ; free virtual = 26949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10314 ; free virtual = 26949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10263 ; free virtual = 26902
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10250 ; free virtual = 26891
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:251) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:254:25) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:41) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:305:28) to (HTA1024_0/solution1/top.cc:305:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:340:29) to (HTA1024_0/solution1/top.cc:348:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:180:8) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:249:56) to (HTA1024_0/solution1/top.cc:249:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 504.535 ; gain = 128.977 ; free physical = 10213 ; free virtual = 26856
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.375 ; gain = 192.816 ; free physical = 10196 ; free virtual = 26840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.07 seconds; current allocated memory: 140.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 141.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'port1_V' (HTA1024_0/solution1/top.cc:235) and wire write on port 'port1_V' (HTA1024_0/solution1/top.cc:233).
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:231) of variable '__Result__', HTA1024_0/solution1/top.cc:231 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 143.763 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10111 ; free virtual = 26745
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10111 ; free virtual = 26745
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 10098 ; free virtual = 26735
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 10068 ; free virtual = 26707
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:251) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:254:25) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:41) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:305:28) to (HTA1024_0/solution1/top.cc:305:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:340:29) to (HTA1024_0/solution1/top.cc:348:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:249:56) to (HTA1024_0/solution1/top.cc:249:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 10031 ; free virtual = 26672
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.375 ; gain = 192.816 ; free physical = 10015 ; free virtual = 26656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.73 seconds; current allocated memory: 139.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:225) of variable 'r.V', HTA1024_0/solution1/top.cc:225 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.248 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 9936 ; free virtual = 26562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 9936 ; free virtual = 26562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.539 ; gain = 128.973 ; free physical = 9904 ; free virtual = 26534
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.539 ; gain = 128.973 ; free physical = 9892 ; free virtual = 26524
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:251) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:254:25) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:41) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:305:28) to (HTA1024_0/solution1/top.cc:305:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:340:29) to (HTA1024_0/solution1/top.cc:348:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:249:56) to (HTA1024_0/solution1/top.cc:249:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 504.539 ; gain = 128.973 ; free physical = 9854 ; free virtual = 26488
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.383 ; gain = 192.816 ; free physical = 9839 ; free virtual = 26473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.91 seconds; current allocated memory: 139.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 139.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:225) of variable 'r.V', HTA1024_0/solution1/top.cc:225 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:231) of variable '__Result__', HTA1024_0/solution1/top.cc:231 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.244 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9870 ; free virtual = 26496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9870 ; free virtual = 26496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.973 ; free physical = 9855 ; free virtual = 26485
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.973 ; free physical = 9825 ; free virtual = 26456
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:251) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:254:25) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:41) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:305:28) to (HTA1024_0/solution1/top.cc:305:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:340:29) to (HTA1024_0/solution1/top.cc:348:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:249:56) to (HTA1024_0/solution1/top.cc:249:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.535 ; gain = 128.973 ; free physical = 9802 ; free virtual = 26436
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.379 ; gain = 192.816 ; free physical = 9769 ; free virtual = 26404
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.78 seconds; current allocated memory: 139.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:257) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:258) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:259) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:260) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:241) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:242) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:243) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:244) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load', HTA1024_0/solution1/top.cc:254) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_5', HTA1024_0/solution1/top.cc:254) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('mark_mask_V_load', HTA1024_0/solution1/top.cc:249) on array 'mark_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_2', HTA1024_0/solution1/top.cc:249) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_2', HTA1024_0/solution1/top.cc:249) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load', HTA1024_0/solution1/top.cc:190) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_11', HTA1024_0/solution1/top.cc:231) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_11', HTA1024_0/solution1/top.cc:231) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_11', HTA1024_0/solution1/top.cc:231) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_12', HTA1024_0/solution1/top.cc:231) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load', HTA1024_0/solution1/top.cc:254) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load', HTA1024_0/solution1/top.cc:254) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_7', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:182) on array 'group_tree_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('shift_constant_V_loa', HTA1024_0/solution1/top.cc:187) on array 'shift_constant_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_2_load_2', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_2'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_3_load_2', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_3'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 142.167 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 144.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 145.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HTA1024_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_0' to 'HTA1024_theta_budbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_1' to 'HTA1024_theta_budcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_2' to 'HTA1024_theta_buddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_3' to 'HTA1024_theta_budeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_1' to 'HTA1024_theta_grofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_0' to 'HTA1024_theta_grog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_mask_V' to 'HTA1024_theta_grohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_shift_constant_V' to 'HTA1024_theta_shiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_layer_map_V' to 'HTA1024_theta_addjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_tree_map_V' to 'HTA1024_theta_addkbM' due to the length limit 20
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9725 ; free virtual = 26359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9725 ; free virtual = 26359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 9710 ; free virtual = 26347
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 9680 ; free virtual = 26319
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:251) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:254:25) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:251:41) to (HTA1024_0/solution1/top.cc:254:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:305:28) to (HTA1024_0/solution1/top.cc:305:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:340:29) to (HTA1024_0/solution1/top.cc:348:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:249:56) to (HTA1024_0/solution1/top.cc:249:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 9658 ; free virtual = 26300
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.375 ; gain = 192.816 ; free physical = 9625 ; free virtual = 26268
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.79 seconds; current allocated memory: 139.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:225) of variable 'r.V', HTA1024_0/solution1/top.cc:225 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:231) of variable '__Result__', HTA1024_0/solution1/top.cc:231 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:231) of variable '__Result__', HTA1024_0/solution1/top.cc:231 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 142.246 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (4) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9650 ; free virtual = 26284
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 9650 ; free virtual = 26284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.969 ; free physical = 9616 ; free virtual = 26253
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:244: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.969 ; free physical = 9603 ; free virtual = 26242
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (HTA1024_0/solution1/top.cc:268) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:271:25) to (HTA1024_0/solution1/top.cc:271:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:268:41) to (HTA1024_0/solution1/top.cc:271:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:322:28) to (HTA1024_0/solution1/top.cc:322:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:357:29) to (HTA1024_0/solution1/top.cc:365:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:266:56) to (HTA1024_0/solution1/top.cc:266:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.969 ; free physical = 9582 ; free virtual = 26223
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.371 ; gain = 192.809 ; free physical = 9549 ; free virtual = 26192
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.86 seconds; current allocated memory: 138.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 139.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 141.634 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 144.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9219 ; free virtual = 26068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 9219 ; free virtual = 26068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 9168 ; free virtual = 26021
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 9155 ; free virtual = 26009
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:268) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:231:33) to (HTA1024_0/solution1/top.cc:231:33) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:322:28) to (HTA1024_0/solution1/top.cc:322:59) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:330:16) to (HTA1024_0/solution1/top.cc:331:38) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:380:28) to (HTA1024_0/solution1/top.cc:380:59) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:312:29) to (HTA1024_0/solution1/top.cc:313:29) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:357:29) to (HTA1024_0/solution1/top.cc:365:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:266:56) to (HTA1024_0/solution1/top.cc:266:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 9117 ; free virtual = 25972
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V.0' (HTA1024_0/solution1/top.cc:271:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.371 ; gain = 192.812 ; free physical = 9119 ; free virtual = 25976
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.62 seconds; current allocated memory: 138.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:225) of constant <constant:_ssdm_op_Write.bram.i64> on array 'buddy_tree_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 140.760 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 11208 ; free virtual = 28065
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 11208 ; free virtual = 28065
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 11194 ; free virtual = 28054
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:232: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 11163 ; free virtual = 28025
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:269) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:226:38) in function 'HTA1024_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:232:33) to (HTA1024_0/solution1/top.cc:232:33) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:323:28) to (HTA1024_0/solution1/top.cc:323:59) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:331:16) to (HTA1024_0/solution1/top.cc:332:38) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:381:28) to (HTA1024_0/solution1/top.cc:381:59) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:313:29) to (HTA1024_0/solution1/top.cc:314:29) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:358:29) to (HTA1024_0/solution1/top.cc:366:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:267:56) to (HTA1024_0/solution1/top.cc:267:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 11141 ; free virtual = 28006
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V.0' (HTA1024_0/solution1/top.cc:272:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.371 ; gain = 192.812 ; free physical = 11125 ; free virtual = 27991
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.68 seconds; current allocated memory: 138.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:275) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:276) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:277) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:278) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:259) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:260) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:261) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:262) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('mark_mask_V_load', HTA1024_0/solution1/top.cc:267) on array 'mark_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_2', HTA1024_0/solution1/top.cc:267) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_2', HTA1024_0/solution1/top.cc:267) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_5', HTA1024_0/solution1/top.cc:190) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_16', HTA1024_0/solution1/top.cc:232) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_15', HTA1024_0/solution1/top.cc:232) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_13', HTA1024_0/solution1/top.cc:226) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:226) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', HTA1024_0/solution1/top.cc:195) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', HTA1024_0/solution1/top.cc:195) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_1', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_1', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:182) on array 'group_tree_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('shift_constant_V_loa', HTA1024_0/solution1/top.cc:187) on array 'shift_constant_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 140.692 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 143.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HTA1024_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_1' to 'HTA1024_theta_grobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_0' to 'HTA1024_theta_grocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_mask_V' to 'HTA1024_theta_grodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_shift_constant_V' to 'HTA1024_theta_shieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_1' to 'HTA1024_theta_budfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_0' to 'HTA1024_theta_budg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_layer_map_V' to 'HTA1024_theta_addhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_tree_map_V' to 'HTA1024_theta_addibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_mark_mask_V' to 'HTA1024_theta_marjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_mux_32_64_1_1' to 'HTA1024_theta_muxkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HTA1024_theta_muxkbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HTA1024_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 148.904 MB.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_grobkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_grodEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_shieOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_budfYi_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_budg8j_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_addhbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_addibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_marjbC_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 568.371 ; gain = 192.812 ; free physical = 11056 ; free virtual = 27933
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 11090 ; free virtual = 27955
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 11090 ; free virtual = 27955
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.973 ; free physical = 11058 ; free virtual = 27926
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:227: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.535 ; gain = 128.973 ; free physical = 11052 ; free virtual = 27922
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:243) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:221:38) in function 'HTA1024_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:227:33) to (HTA1024_0/solution1/top.cc:227:33) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:297:28) to (HTA1024_0/solution1/top.cc:297:59) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:305:16) to (HTA1024_0/solution1/top.cc:306:38) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:355:28) to (HTA1024_0/solution1/top.cc:355:59) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:287:29) to (HTA1024_0/solution1/top.cc:288:29) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:332:29) to (HTA1024_0/solution1/top.cc:340:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:241:56) to (HTA1024_0/solution1/top.cc:241:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.535 ; gain = 128.973 ; free physical = 11004 ; free virtual = 27877
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V.0' (HTA1024_0/solution1/top.cc:246:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.375 ; gain = 192.812 ; free physical = 10989 ; free virtual = 27862
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.72 seconds; current allocated memory: 138.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:249) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:250) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:251) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:252) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:233) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:234) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:235) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:236) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('mark_mask_V_load', HTA1024_0/solution1/top.cc:241) on array 'mark_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_2', HTA1024_0/solution1/top.cc:241) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_2', HTA1024_0/solution1/top.cc:241) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_5', HTA1024_0/solution1/top.cc:190) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_16', HTA1024_0/solution1/top.cc:227) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_15', HTA1024_0/solution1/top.cc:227) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_13', HTA1024_0/solution1/top.cc:221) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:221) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', HTA1024_0/solution1/top.cc:195) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', HTA1024_0/solution1/top.cc:195) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_1', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_1', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:182) on array 'group_tree_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('shift_constant_V_loa', HTA1024_0/solution1/top.cc:187) on array 'shift_constant_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 140.662 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 143.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HTA1024_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_1' to 'HTA1024_theta_grobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_0' to 'HTA1024_theta_grocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_mask_V' to 'HTA1024_theta_grodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_shift_constant_V' to 'HTA1024_theta_shieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_1' to 'HTA1024_theta_budfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_0' to 'HTA1024_theta_budg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_layer_map_V' to 'HTA1024_theta_addhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_tree_map_V' to 'HTA1024_theta_addibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_mark_mask_V' to 'HTA1024_theta_marjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_mux_32_64_1_1' to 'HTA1024_theta_muxkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HTA1024_theta_muxkbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HTA1024_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 148.873 MB.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_grobkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_grodEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_shieOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_budfYi_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_budg8j_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_addhbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_addibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_marjbC_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 568.375 ; gain = 192.812 ; free physical = 10933 ; free virtual = 27817
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10987 ; free virtual = 27858
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 10987 ; free virtual = 27858
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 10955 ; free virtual = 27829
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 10942 ; free virtual = 27818
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:268) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:225:38) in function 'HTA1024_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:231:33) to (HTA1024_0/solution1/top.cc:231:33) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:322:28) to (HTA1024_0/solution1/top.cc:322:59) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:330:16) to (HTA1024_0/solution1/top.cc:331:38) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:380:28) to (HTA1024_0/solution1/top.cc:380:59) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:312:29) to (HTA1024_0/solution1/top.cc:313:29) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:357:29) to (HTA1024_0/solution1/top.cc:365:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:266:56) to (HTA1024_0/solution1/top.cc:266:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.973 ; free physical = 10893 ; free virtual = 27772
INFO: [HLS 200-472] Inferring partial write operation for 'buddy_tree.V.0' (HTA1024_0/solution1/top.cc:271:25)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.371 ; gain = 192.812 ; free physical = 10878 ; free virtual = 27757
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.63 seconds; current allocated memory: 138.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 138.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:274) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:275) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:276) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('__Val2__', HTA1024_0/solution1/top.cc:277) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:258) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:259) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:260) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('lhs.V', HTA1024_0/solution1/top.cc:261) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('mark_mask_V_load', HTA1024_0/solution1/top.cc:266) on array 'mark_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_2', HTA1024_0/solution1/top.cc:266) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_2', HTA1024_0/solution1/top.cc:266) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_5', HTA1024_0/solution1/top.cc:190) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_16', HTA1024_0/solution1/top.cc:231) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_15', HTA1024_0/solution1/top.cc:231) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_13', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:225) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_2', HTA1024_0/solution1/top.cc:195) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_2', HTA1024_0/solution1/top.cc:195) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_1_load_1', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('group_tree_V_0_load_1', HTA1024_0/solution1/top.cc:182) on array 'group_tree_V_0'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('rhs.V', HTA1024_0/solution1/top.cc:182) on array 'group_tree_mask_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('shift_constant_V_loa', HTA1024_0/solution1/top.cc:187) on array 'shift_constant_V'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_1_load_1', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_1'.
WARNING: [SCHED 204-36] Invalid protocol 'io_section4': additional 'wait'(s) required after the multi-cycle operation:
   'load' operation ('buddy_tree_V_0_load_1', HTA1024_0/solution1/top.cc:171) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-36] Unable to schedule the protocol specified by region 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 140.703 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 142.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_2_64bit'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 143.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_size' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_addr' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_free_target' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'HTA1024_theta/alloc_cmd' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'HTA1024_theta' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_1' to 'HTA1024_theta_grobkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_V_0' to 'HTA1024_theta_grocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_group_tree_mask_V' to 'HTA1024_theta_grodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_shift_constant_V' to 'HTA1024_theta_shieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_1' to 'HTA1024_theta_budfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_buddy_tree_V_0' to 'HTA1024_theta_budg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_layer_map_V' to 'HTA1024_theta_addhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_addr_tree_map_V' to 'HTA1024_theta_addibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_mark_mask_V' to 'HTA1024_theta_marjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HTA1024_theta_mux_32_64_1_1' to 'HTA1024_theta_muxkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HTA1024_theta_muxkbM': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HTA1024_theta'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 148.905 MB.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_grobkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_grodEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_shieOg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_budfYi_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_budg8j_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_addhbi_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'HTA1024_theta_addibs_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'HTA1024_theta_marjbC_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 568.371 ; gain = 192.812 ; free physical = 10826 ; free virtual = 27716
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10868 ; free virtual = 27746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 10868 ; free virtual = 27746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.969 ; free physical = 10854 ; free virtual = 27735
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:244: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.531 ; gain = 128.969 ; free physical = 10824 ; free virtual = 27707
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (HTA1024_0/solution1/top.cc:268) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:271:25) to (HTA1024_0/solution1/top.cc:271:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:268:41) to (HTA1024_0/solution1/top.cc:271:25) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:322:28) to (HTA1024_0/solution1/top.cc:322:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:357:29) to (HTA1024_0/solution1/top.cc:365:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:266:56) to (HTA1024_0/solution1/top.cc:266:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 504.531 ; gain = 128.969 ; free physical = 10784 ; free virtual = 27670
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buddy_tree.V.3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.371 ; gain = 192.809 ; free physical = 10768 ; free virtual = 27655
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.85 seconds; current allocated memory: 138.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 139.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 141.637 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 7 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 144.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 12404 ; free virtual = 29521
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.680 ; gain = 0.113 ; free physical = 12421 ; free virtual = 29538
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.031 ; free physical = 12387 ; free virtual = 29509
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:225: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.598 ; gain = 129.031 ; free physical = 12358 ; free virtual = 29481
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:267) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:219:38) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:270:23) to (HTA1024_0/solution1/top.cc:270:23) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:267:35) to (HTA1024_0/solution1/top.cc:270:23) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:323:28) to (HTA1024_0/solution1/top.cc:323:59) in function 'HTA1024_theta'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:358:29) to (HTA1024_0/solution1/top.cc:366:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:239:56) to (HTA1024_0/solution1/top.cc:239:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.566 ; gain = 192.000 ; free physical = 12261 ; free virtual = 29386
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.3'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 567.566 ; gain = 192.000 ; free physical = 12265 ; free virtual = 29392
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.01 seconds; current allocated memory: 142.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 142.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:219) of variable 'r.V', HTA1024_0/solution1/top.cc:219 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_6', HTA1024_0/solution1/top.cc:219) on array 'buddy_tree_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (HTA1024_0/solution1/top.cc:225) of variable '__Result__', HTA1024_0/solution1/top.cc:225 on array 'buddy_tree_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buddy_tree_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 144.933 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12323 ; free virtual = 29441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.672 ; gain = 0.113 ; free physical = 12323 ; free virtual = 29441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:165).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.031 ; free physical = 12288 ; free virtual = 29410
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:225: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.590 ; gain = 129.031 ; free physical = 12276 ; free virtual = 29399
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:267) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:219:38) in function 'HTA1024_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:225:31) to (HTA1024_0/solution1/top.cc:225:31) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:323:28) to (HTA1024_0/solution1/top.cc:323:59) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:331:16) to (HTA1024_0/solution1/top.cc:332:38) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:381:28) to (HTA1024_0/solution1/top.cc:381:59) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:313:29) to (HTA1024_0/solution1/top.cc:314:29) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:358:29) to (HTA1024_0/solution1/top.cc:366:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:182:47) to (HTA1024_0/solution1/top.cc:189:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:194:45) to (HTA1024_0/solution1/top.cc:195:27) in function 'HTA1024_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:239:56) to (HTA1024_0/solution1/top.cc:239:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 567.559 ; gain = 192.000 ; free physical = 12236 ; free virtual = 29362
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 568.414 ; gain = 192.855 ; free physical = 12223 ; free virtual = 29350
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.94 seconds; current allocated memory: 140.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 141.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:219) of variable 'r.V', HTA1024_0/solution1/top.cc:219 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:219) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 143.370 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'HTA1024_0/solution1/top.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12159 ; free virtual = 29283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 375.676 ; gain = 0.113 ; free physical = 12159 ; free virtual = 29283
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'HTA1024_theta' (HTA1024_0/solution1/top.cc:166).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:74).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:73).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:72).
INFO: [XFORM 203-603] Inlining function 'log_2_16bit' into 'log_2_64bit' (HTA1024_0/solution1/top.cc:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 12126 ; free virtual = 29254
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HTA1024_0/solution1/top.cc:228: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 504.594 ; gain = 129.031 ; free physical = 12130 ; free virtual = 29259
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (HTA1024_0/solution1/top.cc:270) in function 'HTA1024_theta' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mask.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'buddy_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'group_tree.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mask.V.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mask.V.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.V.3' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HTA1024_0/solution1/top.cc:222:38) in function 'HTA1024_theta'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:228:31) to (HTA1024_0/solution1/top.cc:228:31) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:332:28) to (HTA1024_0/solution1/top.cc:332:59) in function 'HTA1024_theta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:340:16) to (HTA1024_0/solution1/top.cc:341:38) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:395:28) to (HTA1024_0/solution1/top.cc:395:59) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:320:29) to (HTA1024_0/solution1/top.cc:323:29) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:367:29) to (HTA1024_0/solution1/top.cc:378:39) in function 'HTA1024_theta'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:181:47) to (HTA1024_0/solution1/top.cc:186:28) in function 'HTA1024_theta'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:197:45) to (HTA1024_0/solution1/top.cc:198:27) in function 'HTA1024_theta'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HTA1024_0/solution1/top.cc:242:56) to (HTA1024_0/solution1/top.cc:242:56) in function 'HTA1024_theta'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_2_64bit' (HTA1024_0/solution1/top.cc:42:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 567.562 ; gain = 192.000 ; free physical = 12090 ; free virtual = 29222
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buddy_tree.V.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 568.418 ; gain = 192.855 ; free physical = 12076 ; free virtual = 29209
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HTA1024_theta' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_2_64bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.69 seconds; current allocated memory: 140.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 141.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HTA1024_theta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section0'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section8'.
WARNING: [SCHED 204-32] Invalid protocol: Cannot embed pipeline region inside protocol 'io_section4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (HTA1024_0/solution1/top.cc:222) of variable 'r.V', HTA1024_0/solution1/top.cc:222 on array 'buddy_tree_V_0' and 'load' operation ('buddy_tree_V_0_load_12', HTA1024_0/solution1/top.cc:222) on array 'buddy_tree_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 143.378 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

