# Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os)

.model inc_dec
.inputs A B clk
.outputs led seg(0) seg(1) seg(2) seg(3) seg(4) seg(5) seg(6)
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt SDIOMUX_CELL I_DAT=$auto$clkbufmap.cc:247:execute$1065 I_EN=$true I_PAD_$inp=clk O_EN=$true
.cname $auto$clkbufmap.cc:252:execute$1066
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:171.9-174.8|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8"
.subckt BIDIR_CELL I_DAT=$iopadmap$A I_EN=$true I_PAD_$inp=A O_EN=$false
.cname $iopadmap$inc_dec.A
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=$iopadmap$B I_EN=$true I_PAD_$inp=B O_EN=$false
.cname $iopadmap$inc_dec.B
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=Y O_EN=$true O_PAD_$out=led
.cname $iopadmap$inc_dec.led
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=seg_LUT2_O_2.XSL O_EN=$true O_PAD_$out=seg(0)
.cname $iopadmap$inc_dec.seg
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$seg(1) O_EN=$true O_PAD_$out=seg(1)
.cname $iopadmap$inc_dec.seg_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$seg(2) O_EN=$true O_PAD_$out=seg(2)
.cname $iopadmap$inc_dec.seg_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$seg(3) O_EN=$true O_PAD_$out=seg(3)
.cname $iopadmap$inc_dec.seg_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$iopadmap$seg(4) O_EN=$true O_PAD_$out=seg(4)
.cname $iopadmap$inc_dec.seg_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_EN=$false O_DAT=$true O_EN=$true O_PAD_$out=seg(5)
.cname $iopadmap$inc_dec.seg_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt SDIOMUX_CELL I_EN=$true O_DAT=$iopadmap$seg(3) O_EN=$false O_PAD_$out=seg(6)
.cname $iopadmap$inc_dec.seg_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:64.20-71.8"
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1065 QD=$iopadmap$A QEN=$true QRT=$false QST=$false QZ=seg_LUT2_O_2.XSL
.cname a_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/vaman-task/7474/inc_dec.v:9.1-13.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=$auto$clkbufmap.cc:247:execute$1065 QD=$iopadmap$B QEN=$true QRT=$false QST=$false QZ=seg_LUT2_O_2.XAB
.cname b_dff_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/vaman-task/7474/inc_dec.v:9.1-13.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=seg_LUT2_O_2.XAB XB1=$true XB2=$true XSL=seg_LUT2_O_2.XSL XZ=Y
.cname led_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt F_FRAG F1=$true F2=$false FS=seg_LUT2_O_2.XAB FZ=$iopadmap$seg(2)
.cname seg_LUT1_O.f_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4"
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=seg_LUT2_O_2.XAB XB1=$true XB2=$true XSL=seg_LUT2_O_2.XSL XZ=$iopadmap$seg(4)
.cname seg_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=seg_LUT2_O_2.XSL XB1=$true XB2=$true XSL=seg_LUT2_O_2.XAB XZ=$iopadmap$seg(3)
.cname seg_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=seg_LUT2_O_2.XAB XB1=$false XB2=$false XSL=seg_LUT2_O_2.XSL XZ=$iopadmap$seg(1)
.cname seg_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.names seg_LUT2_O_2.XSL a
1 1
.names seg_LUT2_O_2.XAB ab(0)
1 1
.names $false led_LUT2_O.I0
1 1
.names $false led_LUT2_O.I1
1 1
.names $false led_LUT2_O.O
1 1
.names $true led_LUT2_O.XA1
1 1
.names $false led_LUT2_O.XA2
1 1
.names seg_LUT2_O_2.XAB led_LUT2_O.XAB
1 1
.names $true led_LUT2_O.XB1
1 1
.names $true led_LUT2_O.XB2
1 1
.names seg_LUT2_O_2.XSL led_LUT2_O.XSL
1 1
.names $false seg_LUT1_O.I0
1 1
.names $false seg_LUT1_O.O
1 1
.names $false seg_LUT2_O.I0
1 1
.names $false seg_LUT2_O.I1
1 1
.names $false seg_LUT2_O.O
1 1
.names $true seg_LUT2_O.XA1
1 1
.names $false seg_LUT2_O.XA2
1 1
.names seg_LUT2_O_2.XAB seg_LUT2_O.XAB
1 1
.names $true seg_LUT2_O.XB1
1 1
.names $true seg_LUT2_O.XB2
1 1
.names seg_LUT2_O_2.XSL seg_LUT2_O.XSL
1 1
.names $false seg_LUT2_O_1.I0
1 1
.names $false seg_LUT2_O_1.I1
1 1
.names $false seg_LUT2_O_1.O
1 1
.names $true seg_LUT2_O_1.XA1
1 1
.names $false seg_LUT2_O_1.XA2
1 1
.names seg_LUT2_O_2.XSL seg_LUT2_O_1.XAB
1 1
.names $true seg_LUT2_O_1.XB1
1 1
.names $true seg_LUT2_O_1.XB2
1 1
.names seg_LUT2_O_2.XAB seg_LUT2_O_1.XSL
1 1
.names $false seg_LUT2_O_2.I0
1 1
.names $false seg_LUT2_O_2.I1
1 1
.names $false seg_LUT2_O_2.O
1 1
.names $true seg_LUT2_O_2.XA1
1 1
.names $false seg_LUT2_O_2.XA2
1 1
.names $false seg_LUT2_O_2.XB1
1 1
.names $false seg_LUT2_O_2.XB2
1 1
.end
