
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/librelane/runs/RUN_2025-11-02_00-57-41/tmp/633b7e9b06e44ce384e7dab38536f1e1.bb.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/librelane/runs/RUN_2025-11-02_00-57-41/tmp/633b7e9b06e44ce384e7dab38536f1e1.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_20_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_40_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_60_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_80_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/src/project.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/src/project.v' to AST representation.
Storing AST representation for module `$abstract\tt_um_Lukasseirl'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/src/scoreboard_top.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/src/scoreboard_top.v' to AST representation.
Storing AST representation for module `$abstract\scoreboard_top'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v' to AST representation.
Storing AST representation for module `$abstract\bin_to_decimal'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v' to AST representation.
Storing AST representation for module `$abstract\counter_v2'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v' to AST representation.
Storing AST representation for module `$abstract\dual_7_seg'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v
Parsing SystemVerilog input from `/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v' to AST representation.
Storing AST representation for module `$abstract\pushbutton_processor'.
Successfully finished Verilog frontend.

8. Executing HIERARCHY pass (managing design hierarchy).

9. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_Lukasseirl'.
Generating RTLIL representation for module `\tt_um_Lukasseirl'.

9.1. Analyzing design hierarchy..
Top module:  \tt_um_Lukasseirl

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\scoreboard_top'.
Generating RTLIL representation for module `\scoreboard_top'.

9.3. Analyzing design hierarchy..
Top module:  \tt_um_Lukasseirl
Used module:     \scoreboard_top

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_7_seg'.
Generating RTLIL representation for module `\dual_7_seg'.

9.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bin_to_decimal'.
Generating RTLIL representation for module `\bin_to_decimal'.
Parameter \BW = 7

9.6. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_v2'.
Parameter \BW = 7
Generating RTLIL representation for module `$paramod\counter_v2\BW=s32'00000000000000000000000000000111'.

9.7. Executing AST frontend in derive mode using pre-parsed AST for module `\pushbutton_processor'.
Generating RTLIL representation for module `\pushbutton_processor'.

9.8. Analyzing design hierarchy..
Top module:  \tt_um_Lukasseirl
Used module:     \scoreboard_top
Used module:         \dual_7_seg
Used module:         \bin_to_decimal
Used module:         $paramod\counter_v2\BW=s32'00000000000000000000000000000111
Used module:         \pushbutton_processor

9.9. Analyzing design hierarchy..
Top module:  \tt_um_Lukasseirl
Used module:     \scoreboard_top
Used module:         \dual_7_seg
Used module:         \bin_to_decimal
Used module:         $paramod\counter_v2\BW=s32'00000000000000000000000000000111
Used module:         \pushbutton_processor
Removing unused module `$abstract\pushbutton_processor'.
Removing unused module `$abstract\dual_7_seg'.
Removing unused module `$abstract\counter_v2'.
Removing unused module `$abstract\bin_to_decimal'.
Removing unused module `$abstract\scoreboard_top'.
Removing unused module `$abstract\tt_um_Lukasseirl'.
Removed 6 unused modules.
Renaming module tt_um_Lukasseirl to tt_um_Lukasseirl.

10. Executing PROC pass (convert processes to netlists).

10.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30 in module $paramod\counter_v2\BW=s32'00000000000000000000000000000111.
Marked 3 switch rules as full_case in process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17 in module bin_to_decimal.
Marked 3 switch rules as full_case in process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5 in module dual_7_seg.
Removed 1 dead cases from process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40 in module pushbutton_processor.
Marked 6 switch rules as full_case in process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40 in module pushbutton_processor.
Marked 2 switch rules as full_case in process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37 in module pushbutton_processor.
Marked 1 switch rules as full_case in process $proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:32$36 in module pushbutton_processor.
Removed a total of 1 dead cases.

10.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 4 assignments to connections.

10.4. Executing PROC_INIT pass (extract init attributes).

10.5. Executing PROC_ARST pass (detect async resets in processes).

10.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~24 debug messages>

10.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30'.
     1/3: $0\clk_down_i_prev[0:0]
     2/3: $0\clk_up_i_prev[0:0]
     3/3: $0\counter_val[6:0]
Creating decoders for process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
     1/8: $0\bcd_reg[11:0] [11:8]
     2/8: $0\bcd_reg[11:0] [3:0]
     3/8: $0\bcd_reg[11:0] [7:4]
     4/8: $0\state[1:0]
     5/8: $0\bin_reg[6:0]
     6/8: $0\count[3:0]
     7/8: $0\ones_o[3:0]
     8/8: $0\tens_o[3:0]
Creating decoders for process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
     1/8: $2\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:52$4.$result[6:0]$16
     2/8: $2\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:51$3.$result[6:0]$15
     3/8: $0\seg_ones_o[6:0]
     4/8: $0\seg_tens_o[6:0]
     5/8: $1\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:52$4.bcd[3:0]$14
     6/8: $1\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:52$4.$result[6:0]$13
     7/8: $1\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:51$3.bcd[3:0]$12
     8/8: $1\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:51$3.$result[6:0]$11
Creating decoders for process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
     1/6: $1\pulse_counter[3:0]
     2/6: $1\pulse_counter_en[0:0]
     3/6: $0\state[1:0]
     4/6: $0\counter[10:0]
     5/6: $1\count_down[0:0]
     6/6: $1\count_up[0:0]
Creating decoders for process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
     1/4: $0\pulse_counter[3:0]
     2/4: $0\pulse_counter_en[0:0]
     3/4: $0\count_down[0:0]
     4/4: $0\count_up[0:0]
Creating decoders for process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:32$36'.
     1/1: $0\button_sync[0:0]

10.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.\counter_val' using process `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30'.
  created $dff cell `$procdff$297' with positive edge clock.
Creating register for signal `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.\clk_up_i_prev' using process `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30'.
  created $dff cell `$procdff$298' with positive edge clock.
Creating register for signal `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.\clk_down_i_prev' using process `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30'.
  created $dff cell `$procdff$299' with positive edge clock.
Creating register for signal `\bin_to_decimal.\tens_o' using process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
  created $dff cell `$procdff$300' with positive edge clock.
Creating register for signal `\bin_to_decimal.\ones_o' using process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
  created $dff cell `$procdff$301' with positive edge clock.
Creating register for signal `\bin_to_decimal.\state' using process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
  created $dff cell `$procdff$302' with positive edge clock.
Creating register for signal `\bin_to_decimal.\count' using process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
  created $dff cell `$procdff$303' with positive edge clock.
Creating register for signal `\bin_to_decimal.\bin_reg' using process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
  created $dff cell `$procdff$304' with positive edge clock.
Creating register for signal `\bin_to_decimal.\bcd_reg' using process `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
  created $dff cell `$procdff$305' with positive edge clock.
Creating register for signal `\dual_7_seg.\seg_tens_o' using process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
  created $dff cell `$procdff$306' with positive edge clock.
Creating register for signal `\dual_7_seg.\seg_ones_o' using process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
  created $dff cell `$procdff$307' with positive edge clock.
Creating register for signal `\dual_7_seg.\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:51$3.$result' using process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
  created $dff cell `$procdff$308' with positive edge clock.
Creating register for signal `\dual_7_seg.\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:51$3.bcd' using process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
  created $dff cell `$procdff$309' with positive edge clock.
Creating register for signal `\dual_7_seg.\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:52$4.$result' using process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
  created $dff cell `$procdff$310' with positive edge clock.
Creating register for signal `\dual_7_seg.\bcd_to_7seg$func$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:52$4.bcd' using process `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
  created $dff cell `$procdff$311' with positive edge clock.
Creating register for signal `\pushbutton_processor.\count_up' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
  created $dff cell `$procdff$312' with positive edge clock.
Creating register for signal `\pushbutton_processor.\count_down' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
  created $dff cell `$procdff$313' with positive edge clock.
Creating register for signal `\pushbutton_processor.\counter' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
  created $dff cell `$procdff$314' with positive edge clock.
Creating register for signal `\pushbutton_processor.\state' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
  created $dff cell `$procdff$315' with positive edge clock.
Creating register for signal `\pushbutton_processor.\pulse_counter_en' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
  created $dff cell `$procdff$316' with positive edge clock.
Creating register for signal `\pushbutton_processor.\pulse_counter' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
  created $dff cell `$procdff$317' with positive edge clock.
Creating register for signal `\pushbutton_processor.\count_up' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
  created $dff cell `$procdff$318' with positive edge clock.
Creating register for signal `\pushbutton_processor.\count_down' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
  created $dff cell `$procdff$319' with positive edge clock.
Creating register for signal `\pushbutton_processor.\pulse_counter_en' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
  created $dff cell `$procdff$320' with positive edge clock.
Creating register for signal `\pushbutton_processor.\pulse_counter' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
  created $dff cell `$procdff$321' with positive edge clock.
Creating register for signal `\pushbutton_processor.\button_sync' using process `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:32$36'.
  created $dff cell `$procdff$322' with positive edge clock.

10.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30'.
Removing empty process `$paramod\counter_v2\BW=s32'00000000000000000000000000000111.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/counter_v2.v:35$30'.
Found and cleaned up 6 empty switches in `\bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
Removing empty process `bin_to_decimal.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/bin_to_decimal.v:32$17'.
Found and cleaned up 3 empty switches in `\dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
Removing empty process `dual_7_seg.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/dual_7_seg.v:46$5'.
Found and cleaned up 8 empty switches in `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
Removing empty process `pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:62$40'.
Found and cleaned up 3 empty switches in `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
Removing empty process `pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:41$37'.
Found and cleaned up 1 empty switch in `\pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:32$36'.
Removing empty process `pushbutton_processor.$proc$/foss/designs/Tiny_Tapeout_Scoreboard/src/pushbutton_processor.v:32$36'.
Cleaned up 26 empty switches.

10.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_Lukasseirl.
<suppressed ~1 debug messages>
Optimizing module $paramod\counter_v2\BW=s32'00000000000000000000000000000111.
<suppressed ~1 debug messages>
Optimizing module bin_to_decimal.
<suppressed ~6 debug messages>
Optimizing module dual_7_seg.
<suppressed ~1 debug messages>
Optimizing module scoreboard_top.
Optimizing module pushbutton_processor.
<suppressed ~6 debug messages>

11. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\counter_v2\BW=s32'00000000000000000000000000000111.
Deleting now unused module bin_to_decimal.
Deleting now unused module dual_7_seg.
Deleting now unused module scoreboard_top.
Deleting now unused module pushbutton_processor.
<suppressed ~5 debug messages>

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_Lukasseirl..
Removed 14 unused cells and 141 unused wires.
<suppressed ~44 debug messages>
