set clock_constraint { \
    name clk \
    module ov7670_diretto \
    port ap_clk \
    period 41.67 \
    uncertainty 0.01 \
}

set all_path {}

set false_path {}

