{
  "module_name": "Kconfig",
  "hash_id": "b21bdd3d69aa93a7038cfd9ec48f668d5f44260eb9701cc30c3132909f38bff0",
  "original_prompt": "Ingested from linux-6.6.14/drivers/bus/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n#\n# Bus Devices\n#\n\nmenu \"Bus devices\"\n\nconfig ARM_CCI\n\tbool\n\nconfig ARM_CCI400_COMMON\n\tbool\n\tselect ARM_CCI\n\nconfig ARM_CCI400_PORT_CTRL\n\tbool\n\tdepends on ARM && OF && CPU_V7\n\tselect ARM_CCI400_COMMON\n\thelp\n\t  Low level power management driver for CCI400 cache coherent\n\t  interconnect for ARM platforms.\n\nconfig ARM_INTEGRATOR_LM\n\tbool \"ARM Integrator Logic Module bus\"\n\tdepends on HAS_IOMEM\n\tdepends on ARCH_INTEGRATOR || COMPILE_TEST\n\tdefault ARCH_INTEGRATOR\n\thelp\n\t  Say y here to enable support for the ARM Logic Module bus\n\t  found on the ARM Integrator AP (Application Platform)\n\nconfig BRCMSTB_GISB_ARB\n\ttristate \"Broadcom STB GISB bus arbiter\"\n\tdepends on ARM || ARM64 || MIPS\n\tdefault ARCH_BRCMSTB || BMIPS_GENERIC\n\thelp\n\t  Driver for the Broadcom Set Top Box System-on-a-chip internal bus\n\t  arbiter. This driver provides timeout and target abort error handling\n\t  and internal bus master decoding.\n\nconfig BT1_APB\n\tbool \"Baikal-T1 APB-bus driver\"\n\tdepends on MIPS_BAIKAL_T1 || COMPILE_TEST\n\tselect REGMAP_MMIO\n\thelp\n\t  Baikal-T1 AXI-APB bridge is used to access the SoC subsystem CSRs.\n\t  IO requests are routed to this bus by means of the DW AMBA 3 AXI\n\t  Interconnect. In case of any APB protocol collisions, slave device\n\t  not responding on timeout an IRQ is raised with an erroneous address\n\t  reported to the APB terminator (APB Errors Handler Block). This\n\t  driver provides the interrupt handler to detect the erroneous\n\t  address, prints an error message about the address fault, updates an\n\t  errors counter. The counter and the APB-bus operations timeout can be\n\t  accessed via corresponding sysfs nodes.\n\nconfig BT1_AXI\n\tbool \"Baikal-T1 AXI-bus driver\"\n\tdepends on MIPS_BAIKAL_T1 || COMPILE_TEST\n\tselect MFD_SYSCON\n\thelp\n\t  AXI3-bus is the main communication bus connecting all high-speed\n\t  peripheral IP-cores with RAM controller and with MIPS P5600 cores on\n\t  Baikal-T1 SoC. Traffic arbitration is done by means of DW AMBA 3 AXI\n\t  Interconnect (so called AXI Main Interconnect) routing IO requests\n\t  from one SoC block to another. This driver provides a way to detect\n\t  any bus protocol errors and device not responding situations by\n\t  means of an embedded on top of the interconnect errors handler\n\t  block (EHB). AXI Interconnect QoS arbitration tuning is currently\n\t  unsupported.\n\nconfig MOXTET\n\ttristate \"CZ.NIC Turris Mox module configuration bus\"\n\tdepends on SPI_MASTER && OF\n\thelp\n\t  Say yes here to add support for the module configuration bus found\n\t  on CZ.NIC's Turris Mox. This is needed for the ability to discover\n\t  the order in which the modules are connected and to get/set some of\n\t  their settings. For example the GPIOs on Mox SFP module are\n\t  configured through this bus.\n\nconfig HISILICON_LPC\n\tbool \"Support for ISA I/O space on HiSilicon Hip06/7\"\n\tdepends on (ARM64 && ARCH_HISI) || (COMPILE_TEST && !ALPHA && !HEXAGON && !PARISC)\n\tdepends on HAS_IOPORT\n\tselect INDIRECT_PIO if ARM64\n\thelp\n\t  Driver to enable I/O access to devices attached to the Low Pin\n\t  Count bus on the HiSilicon Hip06/7 SoC.\n\nconfig IMX_WEIM\n\tbool \"Freescale EIM DRIVER\"\n\tdepends on ARCH_MXC\n\thelp\n\t  Driver for i.MX WEIM controller.\n\t  The WEIM(Wireless External Interface Module) works like a bus.\n\t  You can attach many different devices on it, such as NOR, onenand.\n\nconfig INTEL_IXP4XX_EB\n\tbool \"Intel IXP4xx expansion bus interface driver\"\n\tdepends on HAS_IOMEM\n\tdepends on ARCH_IXP4XX || COMPILE_TEST\n\tdefault ARCH_IXP4XX\n\tselect MFD_SYSCON\n\thelp\n\t  Driver for the Intel IXP4xx expansion bus interface. The driver is\n\t  needed to set up various chip select configuration parameters before\n\t  devices on the expansion bus can be discovered.\n\nconfig MIPS_CDMM\n\tbool \"MIPS Common Device Memory Map (CDMM) Driver\"\n\tdepends on CPU_MIPSR2 || CPU_MIPSR5\n\thelp\n\t  Driver needed for the MIPS Common Device Memory Map bus in MIPS\n\t  cores. This bus is for per-CPU tightly coupled devices such as the\n\t  Fast Debug Channel (FDC).\n\n\t  For this to work, either your bootloader needs to enable the CDMM\n\t  region at an unused physical address on the boot CPU, or else your\n\t  platform code needs to implement mips_cdmm_phys_base() (see\n\t  asm/cdmm.h).\n\nconfig MVEBU_MBUS\n\tbool\n\tdepends on PLAT_ORION\n\thelp\n\t  Driver needed for the MBus configuration on Marvell EBU SoCs\n\t  (Kirkwood, Dove, Orion5x, MV78XX0 and Armada 370/XP).\n\nconfig OMAP_INTERCONNECT\n\ttristate \"OMAP INTERCONNECT DRIVER\"\n\tdepends on ARCH_OMAP2PLUS\n\n\thelp\n\t  Driver to enable OMAP interconnect error handling driver.\n\nconfig OMAP_OCP2SCP\n\ttristate \"OMAP OCP2SCP DRIVER\"\n\tdepends on ARCH_OMAP2PLUS\n\thelp\n\t  Driver to enable ocp2scp module which transforms ocp interface\n\t  protocol to scp protocol. In OMAP4, USB PHY is connected via\n\t  OCP2SCP and in OMAP5, both USB PHY and SATA PHY is connected via\n\t  OCP2SCP.\n\nconfig QCOM_EBI2\n\tbool \"Qualcomm External Bus Interface 2 (EBI2)\"\n\tdepends on HAS_IOMEM\n\tdepends on ARCH_QCOM || COMPILE_TEST\n\tdefault ARCH_QCOM\n\thelp\n\t  Say y here to enable support for the Qualcomm External Bus\n\t  Interface 2, which can be used to connect things like NAND Flash,\n\t  SRAM, ethernet adapters, FPGAs and LCD displays.\n\nconfig QCOM_SSC_BLOCK_BUS\n\tbool \"Qualcomm SSC Block Bus Init Driver\"\n\t  depends on ARCH_QCOM\n\t  help\n\t  Say y here to enable support for initializing the bus that connects\n\t  the SSC block's internal bus to the cNoC (configurantion NoC) on\n\t  (some) qcom SoCs.\n\t  The SSC (Snapdragon Sensor Core) block contains a gpio controller,\n\t  i2c/spi/uart controllers, a hexagon core, and a clock controller\n\t  which provides clocks for the above.\n\nconfig SUN50I_DE2_BUS\n\tbool \"Allwinner A64 DE2 Bus Driver\"\n\t  default ARM64\n\t  depends on ARCH_SUNXI\n\t  select SUNXI_SRAM\n\t  help\n\t  Say y here to enable support for Allwinner A64 DE2 bus driver. It's\n\t  mostly transparent, but a SRAM region needs to be claimed in the SRAM\n\t  controller to make the all blocks in the DE2 part accessible.\n\nconfig SUNXI_RSB\n\ttristate \"Allwinner sunXi Reduced Serial Bus Driver\"\n\t  default MACH_SUN8I || MACH_SUN9I || ARM64\n\t  depends on ARCH_SUNXI\n\t  select REGMAP\n\t  help\n\t  Say y here to enable support for Allwinner's Reduced Serial Bus\n\t  (RSB) support. This controller is responsible for communicating\n\t  with various RSB based devices, such as AXP223, AXP8XX PMICs,\n\t  and AC100/AC200 ICs.\n\nconfig TEGRA_ACONNECT\n\ttristate \"Tegra ACONNECT Bus Driver\"\n\tdepends on ARCH_TEGRA_210_SOC\n\tdepends on OF && PM\n\thelp\n\t  Driver for the Tegra ACONNECT bus which is used to interface with\n\t  the devices inside the Audio Processing Engine (APE) for Tegra210.\n\nconfig TEGRA_GMI\n\ttristate \"Tegra Generic Memory Interface bus driver\"\n\tdepends on ARCH_TEGRA\n\thelp\n\t  Driver for the Tegra Generic Memory Interface bus which can be used\n\t  to attach devices such as NOR, UART, FPGA and more.\n\nconfig  TI_PWMSS\n\tbool\n\tdefault y if (ARCH_OMAP2PLUS) && (PWM_TIECAP || PWM_TIEHRPWM || TI_EQEP)\n\thelp\n\t  PWM Subsystem driver support for AM33xx SOC.\n\n\t  PWM submodules require PWM config space access from submodule\n\t  drivers and require common parent driver support.\n\nconfig TI_SYSC\n\tbool \"TI sysc interconnect target module driver\"\n\tdepends on ARCH_OMAP2PLUS || ARCH_K3\n\tdefault y\n\thelp\n\t  Generic driver for Texas Instruments interconnect target module\n\t  found on many TI SoCs.\n\nconfig TS_NBUS\n\ttristate \"Technologic Systems NBUS Driver\"\n\tdepends on SOC_IMX28\n\tdepends on OF_GPIO && PWM\n\thelp\n\t  Driver for the Technologic Systems NBUS which is used to interface\n\t  with the peripherals in the FPGA of the TS-4600 SoM.\n\nconfig UNIPHIER_SYSTEM_BUS\n\ttristate \"UniPhier System Bus driver\"\n\tdepends on ARCH_UNIPHIER && OF\n\tdefault y\n\thelp\n\t  Support for UniPhier System Bus, a simple external bus.  This is\n\t  needed to use on-board devices connected to UniPhier SoCs.\n\nconfig VEXPRESS_CONFIG\n\ttristate \"Versatile Express configuration bus\"\n\tdefault y if ARCH_VEXPRESS\n\tdepends on ARM || ARM64\n\tdepends on OF\n\tselect REGMAP\n\thelp\n\t  Platform configuration infrastructure for the ARM Ltd.\n\t  Versatile Express.\n\nconfig DA8XX_MSTPRI\n\tbool \"TI da8xx master peripheral priority driver\"\n\tdepends on ARCH_DAVINCI_DA8XX\n\thelp\n\t  Driver for Texas Instruments da8xx master peripheral priority\n\t  configuration. Allows to adjust the priorities of all master\n\t  peripherals.\n\nsource \"drivers/bus/fsl-mc/Kconfig\"\nsource \"drivers/bus/mhi/Kconfig\"\n\nendmenu\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}