$date
	Tue Aug 19 20:03:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top_module $end
$var wire 1 ! zero $end
$var reg 1 " test_passed $end
$var integer 32 # num_tests_passed [31:0] $end
$scope module dut $end
$var wire 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
0!
$end
#10000
b1 #
#20000
b10 #
#30000
b11 #
#40000
b100 #
#60000
