@inproceedings{bhattacharjee2015evodeb,
  title={Evodeb: Debugging evolving hardware designs},
  author={Bhattacharjee, Debjyoti and Banerjee, Ansuman and Chattopadhyay, Anupam},
  booktitle={2015 28th International Conference on VLSI Design},
  pages={481--486},
  year={2015},
  organization={IEEE}
}

@inproceedings{bhattacharjee2021sha,
  title={In-memory realization of SHA-2 using ReVAMP architecture},
  author={Bhattacharjee, Debjyoti and Majumder, Anirban and Chattopadhyay, Anupam},
  booktitle={2021 34th International Conference on VLSI Design},
  pages={},
  year={2021},
  organization={IEEE},
  code={https://github.com/debjyoti0891/arche}
}

@inproceedings{bhattacharjee2014efficient,
  title={Efficient hardware accelerator for AEGIS-128 authenticated encryption},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={International Conference on Information Security and Cryptology},
  pages={385--402},
  year={2014},
  organization={Springer, Cham}
}





@inproceedings{bhattacharjee2016east,
  title={EAST: efficient assertion simulation techniques},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Soumi and Banerjee, Ansuman},
  booktitle={2016 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={1363--1368},
  year={2016},
  organization={IEEE}
}

@inproceedings{bhattacharjee2016hardware,
  title={Hardware Accelerator for Stream Cipher Spritz},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={Proceedings of the 13th International Joint Conference on e-Business and Telecommunications},
  pages={215--222},
  year={2016}
}

@inproceedings{bhattacharjee2016ensemble,
  title={Ensemble Classifier based approach for Code-Mixed Cross-Script Question Classification},
  author={Bhattacharjee, Debjyoti and Bhattacharya, Paheli},
  booktitle={Working notes of $\{$FIRE$\}$ 2016 - Forum for Information Retrieval Evaluation, Kolkata, India, December 7-10, 2016.},
  volume={1737},
  pages={119--121},
  year={2016},
  organization={CEUR-WS.org}
}

@inproceedings{bhattacharjee2016delay,
  title={Delay-optimal technology mapping for in-memory computing using ReRAM devices},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={1--6},
  year={2016},
  organization={IEEE}
}

@inproceedings{bhattacharjee2017area,
  title={Area-constrained technology mapping for in-memory computing using reram devices},
  author={Bhattacharjee, Debjyoti and Easwaran, Arvind and Chattopadhyay, Anupam},
  booktitle={2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)},
  pages={69--74},
  year={2017},
  organization={IEEE}
}

@inproceedings{bhattacharjee2016efficient,
  title={Efficient implementation of multiplexer and priority multiplexer using 1S1R ReRAM crossbar arrays},
  author={Bhattacharjee, Debjyoti and Siemon, Anne and Linn, Eike and Menzel, Stephan and Chattopadhyay, Anupam},
  booktitle={2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)},
  pages={1--4},
  year={2016},
  organization={IEEE}
}

@inproceedings{bhattacharjee2016enabling,
  title={Enabling in-memory computation of binary BLAS using ReRAM crossbar arrays},
  author={Bhattacharjee, Debjyoti and Merchant, Farhad and Chattopadhyay, Anupam},
  booktitle={2016 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)},
  pages={1--6},
  year={2016},
  organization={IEEE}
}



@inproceedings{bhattacharjee2017efficient,
  title={Efficient binary basic linear algebra operations on reram crossbar arrays},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={2017 30th international conference on VLSI design and 2017 16th international conference on embedded systems (VLSID)},
  pages={277--282},
  year={2017},
  organization={IEEE}
}

@inproceedings{bhattacharjee2017revamp,
  title={ReVAMP: ReRAM based VLIW architecture for in-memory computing},
  author={Bhattacharjee, Debjyoti and Devadoss, Rajeswari and Chattopadhyay, Anupam},
  booktitle={Design, Automation \& Test in Europe Conference \& Exhibition (DATE), 2017},
  pages={782--787},
  year={2017},
  organization={IEEE}
}

@inproceedings{bhattacharjee2017sha,
  title={SHA-3 implementation using ReRAM based in-memory computing architecture},
  author={Bhattacharjee, Debjyoti and Pudi, Vikramkumar and Chattopadhyay, Anupam},
  booktitle={2017 18th International Symposium on Quality Electronic Design (ISQED)},
  pages={325--330},
  year={2017},
  organization={IEEE}
}





@inproceedings{bhattacharjeefast,
  title={Fast comparator implementation using 1S1R ReRAM crossbar arrays},
  author={Bhattacharjee, Debjyoti and Siemon, Anne and Linn, Eike and Menzel, Stephan and Chattopadhyay, Anupam},
  booktitle={APCCAS},
  year={2016}
}



@inproceedings{vatwani2018floating,
  title={Floating point multiplication mapping on reram based in-memory computing architecture},
  author={Vatwani, Tarun and Dutt, Arko and Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)},
  pages={439--444},
  year={2018},
  organization={IEEE}
}

@inproceedings{bhattacharjee2018technology,
  title={Technology-aware logic synthesis for ReRAM based in-memory computing},
  author={Bhattacharjee, Debjyoti and Ama{\'r}u, Luca and Chattopadhyay, Anupam},
  booktitle={2018 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={1435--1440},
  year={2018},
  organization={IEEE}
}




@inproceedings{surhonne2018synthesis,
  title={Synthesis of multi-valued literal using Lukasiewicz logic},
  author={Surhonne, Anmol Prakash and Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL)},
  pages={204--209},
  year={2018},
  organization={IEEE}
}

@inproceedings{bhattacharjee2018synthesis,
  title={Synthesis, Technology Mapping and Optimization for Emerging Technologies},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  pages={369--374},
  year={2018},
  organization={IEEE}
}



@inproceedings{bhattacharjee2018mami,
  title={MAMI: Majority and Multi-Input Logic on Memristive Crossbar Array},
  author={Bhattacharjee, Debjyoti and Dutt, Arko and Chattopadhyay, Anupam},
  booktitle={2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)},
  pages={435--438},
  year={2018},
  organization={IEEE}
}




@inproceedings{mandal2018reram,
  title={ReRAM-based in-memory computation of galois field arithmetic},
  author={Mandal, Swagata and Bhattacharjee, Debjyoti and Tavva, Yaswanth and Chattopadhyay, Anupam},
  booktitle={2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)},
  pages={1--6},
  year={2018},
  organization={IEEE}
}



@inproceedings{tenace2019said,
  title={SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars},
  author={Tenace, Valerio and Rizzo, Roberto G and Bhattacharjee, Debjyoti and Chattopadhyay, Anupam and Calimera, Andrea},
  booktitle={2019 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={372--377},
  year={2019},
  organization={IEEE}
}



@inproceedings{bhattacharjee2019reversible,
  title={Reversible pebble games for reducing qubits in hierarchical quantum circuit synthesis},
  author={Bhattacharjee, Debjyoti and Soeken, Mathias and Dutta, Srijit and Chattopadhyay, Anupam and De Micheli, Giovanni},
  booktitle={2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL)},
  pages={102--107},
  year={2019},
  organization={IEEE}
}




@article{bhattacharjee2019muqut,
  title={MUQUT: Multi-Constraint Quantum Circuit Mapping on Noisy Intermediate-Scale Quantum Computers},
  author={Bhattacharjee, Debjyoti and Saki, Abdullah Ash and Alam, Mahabubul and Chattopadhyay, Anupam and Ghosh, Swaroop},
  journal={arXiv preprint arXiv:1911.08559},
  year={2019},
  code={https://github.com/debjyoti0891/quantum-chain/},
  link={https://arxiv.org/pdf/1911.08559.pdf}
}



@inproceedings{bhattacharjee2019accelerating,
  title={Accelerating Binary-Matrix Multiplication on FPGA},
  author={Bhattacharjee, Debjyoti and Chattopadhyay, Anupam and Liwongan, Ricardo Jack},
  booktitle={2019 32nd IEEE International System-on-Chip Conference (SOCC)},
  pages={254--259},
  year={2019},
  organization={IEEE}
}


@inproceedings{iedm2020,
  title={Opportunities and Limitations of Emerging Analog in-Memory Compute DNN Architectures},
  author={Pouya Houshmand and Stefan Cosemans and Linyan Mei and Ioannis Papistas and  Debjyoti Bhattacharjee and Peter Debacker and Arindam Mallik and Diederik Verkest and Marian Verhelst},
  booktitle={2019 IEEE International Electron Devices Meeting (IEDM)}, 
  year={2020},
  organization={IEEE},
  code={https://github.com/ZigZag-Project/zigzag},
}

@inproceedings{iscas201,
  title={Design-Technology Space Exploration For Energy
Efficient AiMC-based Inference Acceleration},
  author={Debjyoti Bhattacharjee and  Nathan Laubeuf and Stefan Cosemans and Ioannis Papistas and Arindam Mallik and 
Peter Debacker and Myung Hee Na and Diederik Verkest},
  booktitle={IEEE International Symposium on Circuits and Systems (ISCAS)}, 
  year={2021},
  organization={IEEE},
}


@inproceedings{dutta2020efficient,
  title={Efficient Quantum Circuits for Square-Root and Inverse Square-Root},
  author={Dutta, Srijit and Tavva, Yaswanth and Bhattacharjee, Debjyoti and Chattopadhyay, Anupam},
  booktitle={2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID)},
  pages={55--60},
  year={2020},
  organization={IEEE},
  code={https://github.com/debjyoti0891/QuantumSqRoot},
  doi={10.1109/VLSID49098.2020.00027}
}



@inproceedings{DBLP:conf/iccad/BhattacharjeeCD20,
  author    = {Debjyoti Bhattacharjee and
               Anupam Chattopadhyay and
               Srijit Dutta and
               Ronny Ronen and
               Shahar Kvatinsky},
  title     = {{CONTRA:} Area-Constrained Technology Mapping Framework For Memristive
               Memory Processing Unit},
  booktitle = {{IEEE/ACM} International Conference On Computer Aided Design, {ICCAD}
               2020, San Diego, CA, USA, November 2-5, 2020},
  pages     = {1--9},
  publisher = {{IEEE}},
  year      = {2020},
  doi       = {10.1145/3400302.3415681},
  code      = {https://github.com/debjyoti0891/arche},
  link      = {https://arxiv.org/pdf/2009.00881.pdf},
  timestamp = {Wed, 02 Dec 2020 13:55:39 +0100},
  biburl    = {https://dblp.org/rec/conf/iccad/BhattacharjeeCD20.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

