 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : ChipTop
Version: K-2015.06
Date   : Wed Apr  5 17:11:45 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
ChipTop                tsmc13_wl50       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
ChipTop                                 257.288   61.100 3.45e+09  321.835 100.0
  gated_clock_debug_clock_gate (EICG_wrapper)
                                          2.305 2.61e-02 1.54e+04    2.331   0.7
  system (DigitalTop)                   254.442   61.081 3.45e+09  318.970  99.1
    dtm (DebugTransportModuleJTAG)     1.57e-02 7.52e-02 5.86e+06 9.67e-02   0.0
    implicitClockGrouper (ClockGroup_6)
                                       1.41e-04 4.94e-05 1.20e+04 2.02e-04   0.0
    prci_ctrl_domain (ClockSinkDomain_4)
                                        187.099    1.827 1.96e+06  188.928  58.7
    uartClockDomainWrapper (ClockSinkDomain_3)
                                       3.74e-02    3.402 2.13e+08    3.652   1.1
      uart_0/txm/plusarg_reader_0 (plusarg_reader)
                                       5.17e-03    0.000    0.000 5.17e-03   0.0
      uart_0/txq (QueueCompatibility_35_0)
                                       1.02e-02    1.651 6.49e+07    1.726   0.5
      uart_0/rxq (QueueCompatibility_35_1)
                                       2.57e-03    1.650 1.38e+08    1.791   0.6
    domain (ClockSinkDomain_2)         9.66e-02    0.675 2.41e+07    0.795   0.2
    bootROMDomainWrapper (ClockSinkDomain_1)
                                       6.48e-02 1.75e-02 7.40e+07    0.156   0.0
    debug_1 (TLDebugModule)               0.108    0.680 4.21e+07    0.830   0.3
    clint (CLINT)                      2.80e-02    0.116 1.21e+07    0.156   0.0
    plicDomainWrapper (ClockSinkDomain)
                                       5.61e-03 7.24e-02 2.18e+06 8.02e-02   0.0
    tile_prci_domain (TilePRCIDomain)     0.207    0.000    0.000    0.207   0.1
    subsystem_l2_wrapper (CoherenceManagerWrapper)
                                          3.896   48.517 2.66e+09   55.072  17.1
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_0 (split_cc_dir_ext_0)
                                       7.33e-02    0.893 4.82e+07    1.015   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_1 (split_cc_dir_ext_1)
                                       7.16e-02    0.862 4.71e+07    0.981   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_2 (split_cc_dir_ext_2)
                                       6.98e-02    0.868 4.73e+07    0.985   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_3 (split_cc_dir_ext_3)
                                       7.07e-02    0.863 4.78e+07    0.982   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_4 (split_cc_dir_ext_4)
                                       7.12e-02    0.873 4.67e+07    0.991   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_5 (split_cc_dir_ext_5)
                                       7.16e-02    0.901 4.80e+07    1.020   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_6 (split_cc_dir_ext_6)
                                       7.44e-02    0.878 4.71e+07    1.000   0.3
      l2/mods_0/directory/cc_dir/cc_dir_ext/mem_0_7 (split_cc_dir_ext_7)
                                       7.22e-02    0.868 4.79e+07    0.989   0.3
      l2/mods_0/bankedStore (BankedStore)
                                          0.907   28.123 1.34e+09   30.374   9.4
        cc_banks_7/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_1)
                                       1.40e-02    3.413 1.64e+08    3.590   1.1
        cc_banks_6/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_2)
                                       1.58e-02    3.414 1.64e+08    3.594   1.1
        cc_banks_5/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_3)
                                       1.85e-02    3.421 1.62e+08    3.602   1.1
        cc_banks_4/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_4)
                                       2.27e-02    3.422 1.63e+08    3.608   1.1
        cc_banks_3/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_5)
                                       3.16e-02    3.417 1.62e+08    3.611   1.1
        cc_banks_2/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_6)
                                       4.06e-02    3.424 1.63e+08    3.628   1.1
        cc_banks_1/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_7)
                                       9.14e-02    3.442 1.64e+08    3.697   1.1
        cc_banks_0/cc_banks_0_ext/mem_0_0 (split_cc_banks_0_ext_0)
                                          0.541    3.478 1.61e+08    4.180   1.3
      l2/mods_0/requests (ListBuffer_2)
                                          0.190    1.508 1.12e+08    1.810   0.6
      l2/mods_0/sourceC/queue (QueueCompatibility_32)
                                       2.31e-03    0.892 3.33e+07    0.928   0.3
      l2/mods_0/sinkA/putbuffer (ListBuffer)
                                          0.980    5.216 3.08e+08    6.504   2.0
      l2/mods_0/sinkC/putbuffer (ListBuffer_1)
                                       8.37e-02    0.895 4.61e+07    1.025   0.3
    subsystem_mbus (MemoryBus)            0.236    0.616 5.96e+07    0.912   0.3
    subsystem_cbus (PeripheryBus_1)       0.778    2.091 1.48e+08    3.017   0.9
    subsystem_fbus (FrontBus)          2.29e-02    0.725 2.76e+07    0.775   0.2
    subsystem_pbus (PeripheryBus)         0.132    1.017 5.58e+07    1.204   0.4
    subsystem_sbus (SystemBus)           61.882    1.203 1.22e+08   63.207  19.6
1
