// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DCT_MAT_Multiply2 (
        A_address0,
        A_ce0,
        A_d0,
        A_q0,
        A_we0,
        A_address1,
        A_ce1,
        A_d1,
        A_q1,
        A_we1,
        B_0_1_read,
        B_0_2_read,
        B_0_3_read,
        B_0_5_read,
        B_0_6_read,
        B_0_7_read,
        B_1_0_read,
        B_1_2_read,
        B_1_3_read,
        B_1_4_read,
        B_1_5_read,
        B_1_6_read,
        B_1_7_read,
        B_2_0_read,
        B_2_1_read,
        B_2_3_read,
        B_2_4_read,
        B_2_5_read,
        B_2_6_read,
        B_2_7_read,
        B_3_0_read,
        B_3_1_read,
        B_3_2_read,
        B_3_4_read,
        B_3_5_read,
        B_3_6_read,
        B_3_7_read,
        B_4_1_read,
        B_4_2_read,
        B_4_3_read,
        B_4_5_read,
        B_4_6_read,
        B_4_7_read,
        B_5_0_read,
        B_5_1_read,
        B_5_2_read,
        B_5_3_read,
        B_5_4_read,
        B_5_6_read,
        B_5_7_read,
        B_6_0_read,
        B_6_1_read,
        B_6_2_read,
        B_6_3_read,
        B_6_4_read,
        B_6_5_read,
        B_6_7_read,
        B_7_0_read,
        B_7_1_read,
        B_7_2_read,
        B_7_3_read,
        B_7_4_read,
        B_7_5_read,
        B_7_6_read,
        C_din,
        C_full_n,
        C_write,
        ap_clk,
        ap_rst,
        B_0_1_read_ap_ack,
        B_0_2_read_ap_ack,
        B_0_3_read_ap_ack,
        B_0_5_read_ap_ack,
        B_0_6_read_ap_ack,
        B_0_7_read_ap_ack,
        B_1_0_read_ap_ack,
        B_1_2_read_ap_ack,
        B_1_3_read_ap_ack,
        B_1_4_read_ap_ack,
        B_1_5_read_ap_ack,
        B_1_6_read_ap_ack,
        B_1_7_read_ap_ack,
        B_2_0_read_ap_ack,
        B_2_1_read_ap_ack,
        B_2_3_read_ap_ack,
        B_2_4_read_ap_ack,
        B_2_5_read_ap_ack,
        B_2_6_read_ap_ack,
        B_2_7_read_ap_ack,
        B_3_0_read_ap_ack,
        B_3_1_read_ap_ack,
        B_3_2_read_ap_ack,
        B_3_4_read_ap_ack,
        B_3_5_read_ap_ack,
        B_3_6_read_ap_ack,
        B_3_7_read_ap_ack,
        B_4_1_read_ap_ack,
        B_4_2_read_ap_ack,
        B_4_3_read_ap_ack,
        B_4_5_read_ap_ack,
        B_4_6_read_ap_ack,
        B_4_7_read_ap_ack,
        B_5_0_read_ap_ack,
        B_5_1_read_ap_ack,
        B_5_2_read_ap_ack,
        B_5_3_read_ap_ack,
        B_5_4_read_ap_ack,
        B_5_6_read_ap_ack,
        B_5_7_read_ap_ack,
        B_6_0_read_ap_ack,
        B_6_1_read_ap_ack,
        B_6_2_read_ap_ack,
        B_6_3_read_ap_ack,
        B_6_4_read_ap_ack,
        B_6_5_read_ap_ack,
        B_6_7_read_ap_ack,
        B_7_0_read_ap_ack,
        B_7_1_read_ap_ack,
        B_7_2_read_ap_ack,
        B_7_3_read_ap_ack,
        B_7_4_read_ap_ack,
        B_7_5_read_ap_ack,
        B_7_6_read_ap_ack,
        ap_done,
        ap_start,
        ap_idle,
        ap_ready
);

parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_true = 1'b1;

output  [5:0] A_address0;
output   A_ce0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output   A_we0;
output  [5:0] A_address1;
output   A_ce1;
output  [31:0] A_d1;
input  [31:0] A_q1;
output   A_we1;
input  [31:0] B_0_1_read;
input  [31:0] B_0_2_read;
input  [31:0] B_0_3_read;
input  [31:0] B_0_5_read;
input  [31:0] B_0_6_read;
input  [31:0] B_0_7_read;
input  [31:0] B_1_0_read;
input  [31:0] B_1_2_read;
input  [31:0] B_1_3_read;
input  [31:0] B_1_4_read;
input  [31:0] B_1_5_read;
input  [31:0] B_1_6_read;
input  [31:0] B_1_7_read;
input  [31:0] B_2_0_read;
input  [31:0] B_2_1_read;
input  [31:0] B_2_3_read;
input  [31:0] B_2_4_read;
input  [31:0] B_2_5_read;
input  [31:0] B_2_6_read;
input  [31:0] B_2_7_read;
input  [31:0] B_3_0_read;
input  [31:0] B_3_1_read;
input  [31:0] B_3_2_read;
input  [31:0] B_3_4_read;
input  [31:0] B_3_5_read;
input  [31:0] B_3_6_read;
input  [31:0] B_3_7_read;
input  [31:0] B_4_1_read;
input  [31:0] B_4_2_read;
input  [31:0] B_4_3_read;
input  [31:0] B_4_5_read;
input  [31:0] B_4_6_read;
input  [31:0] B_4_7_read;
input  [31:0] B_5_0_read;
input  [31:0] B_5_1_read;
input  [31:0] B_5_2_read;
input  [31:0] B_5_3_read;
input  [31:0] B_5_4_read;
input  [31:0] B_5_6_read;
input  [31:0] B_5_7_read;
input  [31:0] B_6_0_read;
input  [31:0] B_6_1_read;
input  [31:0] B_6_2_read;
input  [31:0] B_6_3_read;
input  [31:0] B_6_4_read;
input  [31:0] B_6_5_read;
input  [31:0] B_6_7_read;
input  [31:0] B_7_0_read;
input  [31:0] B_7_1_read;
input  [31:0] B_7_2_read;
input  [31:0] B_7_3_read;
input  [31:0] B_7_4_read;
input  [31:0] B_7_5_read;
input  [31:0] B_7_6_read;
output  [31:0] C_din;
input   C_full_n;
output   C_write;
input   ap_clk;
input   ap_rst;
output   B_0_1_read_ap_ack;
output   B_0_2_read_ap_ack;
output   B_0_3_read_ap_ack;
output   B_0_5_read_ap_ack;
output   B_0_6_read_ap_ack;
output   B_0_7_read_ap_ack;
output   B_1_0_read_ap_ack;
output   B_1_2_read_ap_ack;
output   B_1_3_read_ap_ack;
output   B_1_4_read_ap_ack;
output   B_1_5_read_ap_ack;
output   B_1_6_read_ap_ack;
output   B_1_7_read_ap_ack;
output   B_2_0_read_ap_ack;
output   B_2_1_read_ap_ack;
output   B_2_3_read_ap_ack;
output   B_2_4_read_ap_ack;
output   B_2_5_read_ap_ack;
output   B_2_6_read_ap_ack;
output   B_2_7_read_ap_ack;
output   B_3_0_read_ap_ack;
output   B_3_1_read_ap_ack;
output   B_3_2_read_ap_ack;
output   B_3_4_read_ap_ack;
output   B_3_5_read_ap_ack;
output   B_3_6_read_ap_ack;
output   B_3_7_read_ap_ack;
output   B_4_1_read_ap_ack;
output   B_4_2_read_ap_ack;
output   B_4_3_read_ap_ack;
output   B_4_5_read_ap_ack;
output   B_4_6_read_ap_ack;
output   B_4_7_read_ap_ack;
output   B_5_0_read_ap_ack;
output   B_5_1_read_ap_ack;
output   B_5_2_read_ap_ack;
output   B_5_3_read_ap_ack;
output   B_5_4_read_ap_ack;
output   B_5_6_read_ap_ack;
output   B_5_7_read_ap_ack;
output   B_6_0_read_ap_ack;
output   B_6_1_read_ap_ack;
output   B_6_2_read_ap_ack;
output   B_6_3_read_ap_ack;
output   B_6_4_read_ap_ack;
output   B_6_5_read_ap_ack;
output   B_6_7_read_ap_ack;
output   B_7_0_read_ap_ack;
output   B_7_1_read_ap_ack;
output   B_7_2_read_ap_ack;
output   B_7_3_read_ap_ack;
output   B_7_4_read_ap_ack;
output   B_7_5_read_ap_ack;
output   B_7_6_read_ap_ack;
output   ap_done;
input   ap_start;
output   ap_idle;
output   ap_ready;

reg ap_idle;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_start;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_done;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_continue;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_idle;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready;
wire   [5:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address0;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce0;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q0;
wire   [5:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address1;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce1;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q1;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read1;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read2;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read3;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read5;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read6;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read7;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read8;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read10;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read11;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read12;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read13;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read14;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read15;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read16;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read17;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read19;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read20;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read21;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read22;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read23;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read24;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read25;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read26;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read28;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read29;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read30;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read31;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read33;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read34;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read35;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read37;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read38;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read39;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read40;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read41;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read42;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read43;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read44;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read46;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read47;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read48;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read49;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read50;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read51;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read52;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read53;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read55;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read56;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read57;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read58;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read59;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read60;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read61;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read62;
wire   [31:0] DCT_MAT_Multiply2_Loop_Row_proc_U0_C_din;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_C_full_n;
wire    DCT_MAT_Multiply2_Loop_Row_proc_U0_C_write;
wire    ap_sig_hs_continue;
reg    ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_CS;
wire    ap_sig_top_allready;


DCT_MAT_Multiply2_Loop_Row_proc DCT_MAT_Multiply2_Loop_Row_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_start ),
    .ap_done( DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_done ),
    .ap_continue( DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_continue ),
    .ap_idle( DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_idle ),
    .ap_ready( DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready ),
    .A_address0( DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address0 ),
    .A_ce0( DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce0 ),
    .A_q0( DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q0 ),
    .A_address1( DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address1 ),
    .A_ce1( DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce1 ),
    .A_q1( DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q1 ),
    .p_read1( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read1 ),
    .p_read2( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read2 ),
    .p_read3( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read3 ),
    .p_read5( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read5 ),
    .p_read6( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read6 ),
    .p_read7( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read7 ),
    .p_read8( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read8 ),
    .p_read10( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read10 ),
    .p_read11( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read11 ),
    .p_read12( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read12 ),
    .p_read13( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read13 ),
    .p_read14( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read14 ),
    .p_read15( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read15 ),
    .p_read16( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read16 ),
    .p_read17( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read17 ),
    .p_read19( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read19 ),
    .p_read20( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read20 ),
    .p_read21( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read21 ),
    .p_read22( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read22 ),
    .p_read23( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read23 ),
    .p_read24( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read24 ),
    .p_read25( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read25 ),
    .p_read26( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read26 ),
    .p_read28( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read28 ),
    .p_read29( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read29 ),
    .p_read30( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read30 ),
    .p_read31( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read31 ),
    .p_read33( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read33 ),
    .p_read34( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read34 ),
    .p_read35( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read35 ),
    .p_read37( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read37 ),
    .p_read38( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read38 ),
    .p_read39( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read39 ),
    .p_read40( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read40 ),
    .p_read41( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read41 ),
    .p_read42( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read42 ),
    .p_read43( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read43 ),
    .p_read44( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read44 ),
    .p_read46( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read46 ),
    .p_read47( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read47 ),
    .p_read48( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read48 ),
    .p_read49( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read49 ),
    .p_read50( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read50 ),
    .p_read51( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read51 ),
    .p_read52( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read52 ),
    .p_read53( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read53 ),
    .p_read55( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read55 ),
    .p_read56( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read56 ),
    .p_read57( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read57 ),
    .p_read58( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read58 ),
    .p_read59( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read59 ),
    .p_read60( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read60 ),
    .p_read61( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read61 ),
    .p_read62( DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read62 ),
    .C_din( DCT_MAT_Multiply2_Loop_Row_proc_U0_C_din ),
    .C_full_n( DCT_MAT_Multiply2_Loop_Row_proc_U0_C_full_n ),
    .C_write( DCT_MAT_Multiply2_Loop_Row_proc_U0_C_write )
);



/// ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0
    if (ap_rst == 1'b1) begin
        ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0 <= ap_const_logic_0;
        end else if ((DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_done == ap_const_logic_1)) begin
            ap_reg_procdone_DCT_MAT_Multiply2_Loop_Row_proc_U0 <= ap_const_logic_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_idle assign process. ///
always @ (DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_idle)
begin
    if ((DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_idle == ap_const_logic_1)) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_done)
begin
    if ((DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_done == ap_const_logic_1)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end
assign A_address0 = DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address0;
assign A_address1 = DCT_MAT_Multiply2_Loop_Row_proc_U0_A_address1;
assign A_ce0 = DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce0;
assign A_ce1 = DCT_MAT_Multiply2_Loop_Row_proc_U0_A_ce1;
assign A_d0 = ap_const_lv32_0;
assign A_d1 = ap_const_lv32_0;
assign A_we0 = ap_const_logic_0;
assign A_we1 = ap_const_logic_0;
assign B_0_1_read_ap_ack = ap_const_logic_1;
assign B_0_2_read_ap_ack = ap_const_logic_1;
assign B_0_3_read_ap_ack = ap_const_logic_1;
assign B_0_5_read_ap_ack = ap_const_logic_1;
assign B_0_6_read_ap_ack = ap_const_logic_1;
assign B_0_7_read_ap_ack = ap_const_logic_1;
assign B_1_0_read_ap_ack = ap_const_logic_1;
assign B_1_2_read_ap_ack = ap_const_logic_1;
assign B_1_3_read_ap_ack = ap_const_logic_1;
assign B_1_4_read_ap_ack = ap_const_logic_1;
assign B_1_5_read_ap_ack = ap_const_logic_1;
assign B_1_6_read_ap_ack = ap_const_logic_1;
assign B_1_7_read_ap_ack = ap_const_logic_1;
assign B_2_0_read_ap_ack = ap_const_logic_1;
assign B_2_1_read_ap_ack = ap_const_logic_1;
assign B_2_3_read_ap_ack = ap_const_logic_1;
assign B_2_4_read_ap_ack = ap_const_logic_1;
assign B_2_5_read_ap_ack = ap_const_logic_1;
assign B_2_6_read_ap_ack = ap_const_logic_1;
assign B_2_7_read_ap_ack = ap_const_logic_1;
assign B_3_0_read_ap_ack = ap_const_logic_1;
assign B_3_1_read_ap_ack = ap_const_logic_1;
assign B_3_2_read_ap_ack = ap_const_logic_1;
assign B_3_4_read_ap_ack = ap_const_logic_1;
assign B_3_5_read_ap_ack = ap_const_logic_1;
assign B_3_6_read_ap_ack = ap_const_logic_1;
assign B_3_7_read_ap_ack = ap_const_logic_1;
assign B_4_1_read_ap_ack = ap_const_logic_1;
assign B_4_2_read_ap_ack = ap_const_logic_1;
assign B_4_3_read_ap_ack = ap_const_logic_1;
assign B_4_5_read_ap_ack = ap_const_logic_1;
assign B_4_6_read_ap_ack = ap_const_logic_1;
assign B_4_7_read_ap_ack = ap_const_logic_1;
assign B_5_0_read_ap_ack = ap_const_logic_1;
assign B_5_1_read_ap_ack = ap_const_logic_1;
assign B_5_2_read_ap_ack = ap_const_logic_1;
assign B_5_3_read_ap_ack = ap_const_logic_1;
assign B_5_4_read_ap_ack = ap_const_logic_1;
assign B_5_6_read_ap_ack = ap_const_logic_1;
assign B_5_7_read_ap_ack = ap_const_logic_1;
assign B_6_0_read_ap_ack = ap_const_logic_1;
assign B_6_1_read_ap_ack = ap_const_logic_1;
assign B_6_2_read_ap_ack = ap_const_logic_1;
assign B_6_3_read_ap_ack = ap_const_logic_1;
assign B_6_4_read_ap_ack = ap_const_logic_1;
assign B_6_5_read_ap_ack = ap_const_logic_1;
assign B_6_7_read_ap_ack = ap_const_logic_1;
assign B_7_0_read_ap_ack = ap_const_logic_1;
assign B_7_1_read_ap_ack = ap_const_logic_1;
assign B_7_2_read_ap_ack = ap_const_logic_1;
assign B_7_3_read_ap_ack = ap_const_logic_1;
assign B_7_4_read_ap_ack = ap_const_logic_1;
assign B_7_5_read_ap_ack = ap_const_logic_1;
assign B_7_6_read_ap_ack = ap_const_logic_1;
assign C_din = DCT_MAT_Multiply2_Loop_Row_proc_U0_C_din;
assign C_write = DCT_MAT_Multiply2_Loop_Row_proc_U0_C_write;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q0 = A_q0;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_A_q1 = A_q1;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_C_full_n = C_full_n;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_continue = ap_sig_hs_continue;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_start = ap_start;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read1 = B_0_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read10 = B_1_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read11 = B_1_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read12 = B_1_4_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read13 = B_1_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read14 = B_1_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read15 = B_1_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read16 = B_2_0_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read17 = B_2_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read19 = B_2_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read2 = B_0_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read20 = B_2_4_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read21 = B_2_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read22 = B_2_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read23 = B_2_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read24 = B_3_0_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read25 = B_3_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read26 = B_3_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read28 = B_3_4_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read29 = B_3_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read3 = B_0_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read30 = B_3_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read31 = B_3_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read33 = B_4_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read34 = B_4_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read35 = B_4_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read37 = B_4_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read38 = B_4_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read39 = B_4_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read40 = B_5_0_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read41 = B_5_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read42 = B_5_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read43 = B_5_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read44 = B_5_4_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read46 = B_5_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read47 = B_5_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read48 = B_6_0_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read49 = B_6_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read5 = B_0_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read50 = B_6_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read51 = B_6_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read52 = B_6_4_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read53 = B_6_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read55 = B_6_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read56 = B_7_0_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read57 = B_7_1_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read58 = B_7_2_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read59 = B_7_3_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read6 = B_0_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read60 = B_7_4_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read61 = B_7_5_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read62 = B_7_6_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read7 = B_0_7_read;
assign DCT_MAT_Multiply2_Loop_Row_proc_U0_p_read8 = B_1_0_read;
assign ap_done = ap_sig_hs_done;
assign ap_ready = ap_sig_top_allready;
assign ap_sig_hs_continue = ap_const_logic_1;
assign ap_sig_top_allready = DCT_MAT_Multiply2_Loop_Row_proc_U0_ap_ready;


endmodule //DCT_MAT_Multiply2

