# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/junho/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Lab_2/mux.v}
cd ..
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems
# 
# 10/07/2019  07:47 PM    <DIR>          .
# 10/07/2019  07:47 PM    <DIR>          ..
# 09/08/2019  04:46 PM           128,031 CourseInfo_ECE241_2019.pdf
# 09/18/2019  03:28 PM          (44,713) DE1_SoC.qsf
# 09/08/2019  04:47 PM          (17,756) DE1_SoC_Purchase_Program.pdf
# 09/24/2019  02:48 PM    <DIR>          Lab_1
# 10/02/2019  05:52 AM    <DIR>          Lab_2
# 10/06/2019  10:35 PM    <DIR>          Lab_3
# 10/07/2019  07:47 PM        16,304,623 Lab_3.zip
# 10/07/2019  05:10 PM    <DIR>          Lab_4
# 09/08/2019  04:47 PM         (587,412) Parts_Handbook_2018.1.pdf
# 09/08/2019  04:46 PM          (45,925) PlavecProjectDesign.pdf
# 09/08/2019  04:47 PM         (568,952) SimulationExamples.pdf
# 09/08/2019  04:46 PM           (8,872) Suggested_Practice_Problems.pdf
# 09/08/2019  04:46 PM            28,196 Syllabus_ECE241_2019.pdf
# 09/08/2019  04:47 PM         (294,625) UsefulModelsimCommands.v1.0.pdf
# 10/02/2019  12:00 AM    <DIR>          work
#               10 File(s)     18,029,105 bytes
#                7 Dir(s)  70,377,144,320 bytes free
cd Lab_4
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4
# 
# 10/07/2019  05:10 PM    <DIR>          .
# 10/07/2019  05:10 PM    <DIR>          ..
# 10/06/2019  01:34 AM           214,554 lab4_2019.pdf
# 10/07/2019  04:05 PM    <DIR>          Part_2
# 10/07/2019  10:56 PM    <DIR>          Part_3
#                1 File(s)        214,554 bytes
#                4 Dir(s)  70,377,263,104 bytes free
cd Part_3
do Bit_Shifter.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:27 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:05:27 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Bit_Shsifter 
# Start time: 23:05:28 on Oct 07,2019
# ** Error: (vsim-3170) Could not find 'Bit_Shsifter'.
#         Searched libraries:
#             C:/Users/junho/OneDrive/University of Toronto/- Courses!/Year 2/Term 1/ECE241 - Digital Systems/Lab_4/Part_3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Bit_Shifter.do PAUSED at line 3
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:03 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:06:03 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:05:28 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
# ** Error: <EOF> reached in ./Bit_Shifter.do with incomplete command at line 61
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:08 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:07:09 on Oct 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:07:11 on Oct 07,2019, Elapsed time: 0:01:43
# Errors: 2, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:07:11 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
# ** Error: invalid command name "0"
# Error in macro ./Bit_Shifter.do line 75
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "force{KEY[0] 1"
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:04 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:08:04 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:08:06 on Oct 07,2019, Elapsed time: 0:00:55
# Errors: 3, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:08:06 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
# ** Error: invalid command name "0"
# Error in macro ./Bit_Shifter.do line 75
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "force{KEY[0]} 1"
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:28 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:08:28 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:08:31 on Oct 07,2019, Elapsed time: 0:00:25
# Errors: 3, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:08:31 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:29:24 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:29:24 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:29:26 on Oct 07,2019, Elapsed time: 0:20:55
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:29:26 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:46 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:30:46 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:30:49 on Oct 07,2019, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:30:49 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:32:47 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:32:47 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:32:50 on Oct 07,2019, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:32:50 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:34 on Oct 07,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:33:34 on Oct 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:33:37 on Oct 07,2019, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:33:37 on Oct 07,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:45 on Oct 08,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 17:10:45 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:10:58 on Oct 08,2019, Elapsed time: 17:37:21
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 17:10:59 on Oct 08,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_3
# 
# 10/07/2019  11:06 PM    <DIR>          .
# 10/07/2019  11:06 PM    <DIR>          ..
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do.bak
# 10/07/2019  05:14 PM             1,322 Bit_Shifter.qpf
# 10/07/2019  10:39 PM            49,515 Bit_Shifter.qsf
# 10/07/2019  05:14 PM             2,287 Bit_Shifter.qsf.bak
# 10/07/2019  10:45 PM             1,313 Bit_Shifter.qws
# 10/07/2019  10:39 PM             2,805 Bit_Shifter.v
# 10/07/2019  05:19 PM               163 Bit_Shifter.v.bak
# 10/07/2019  10:40 PM             4,875 c5_pin_model_dump.txt
# 10/07/2019  10:45 PM    <DIR>          db
# 10/07/2019  07:01 PM    <DIR>          incremental_db
# 10/07/2019  10:41 PM    <DIR>          output_files
# 10/08/2019  05:11 PM            57,344 vsim.wlf
# 10/08/2019  05:10 PM    <DIR>          work
#               10 File(s)        121,740 bytes
#                6 Dir(s)  67,171,975,168 bytes free
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_3
# 
# 10/07/2019  11:06 PM    <DIR>          .
# 10/07/2019  11:06 PM    <DIR>          ..
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do.bak
# 10/07/2019  05:14 PM             1,322 Bit_Shifter.qpf
# 10/07/2019  10:39 PM            49,515 Bit_Shifter.qsf
# 10/07/2019  05:14 PM             2,287 Bit_Shifter.qsf.bak
# 10/07/2019  10:45 PM             1,313 Bit_Shifter.qws
# 10/07/2019  10:39 PM             2,805 Bit_Shifter.v
# 10/07/2019  05:19 PM               163 Bit_Shifter.v.bak
# 10/07/2019  10:40 PM             4,875 c5_pin_model_dump.txt
# 10/07/2019  10:45 PM    <DIR>          db
# 10/07/2019  07:01 PM    <DIR>          incremental_db
# 10/07/2019  10:41 PM    <DIR>          output_files
# 10/08/2019  05:11 PM            57,344 vsim.wlf
# 10/08/2019  05:10 PM    <DIR>          work
#               10 File(s)        121,740 bytes
#                6 Dir(s)  67,171,983,360 bytes free
quit -sim
# End time: 22:34:43 on Oct 08,2019, Elapsed time: 5:23:44
# Errors: 1, Warnings: 0
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_3
# 
# 10/07/2019  11:06 PM    <DIR>          .
# 10/07/2019  11:06 PM    <DIR>          ..
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do.bak
# 10/07/2019  05:14 PM             1,322 Bit_Shifter.qpf
# 10/07/2019  10:39 PM            49,515 Bit_Shifter.qsf
# 10/07/2019  05:14 PM             2,287 Bit_Shifter.qsf.bak
# 10/07/2019  10:45 PM             1,313 Bit_Shifter.qws
# 10/07/2019  10:39 PM             2,805 Bit_Shifter.v
# 10/07/2019  05:19 PM               163 Bit_Shifter.v.bak
# 10/07/2019  10:40 PM             4,875 c5_pin_model_dump.txt
# 10/07/2019  10:45 PM    <DIR>          db
# 10/07/2019  07:01 PM    <DIR>          incremental_db
# 10/07/2019  10:41 PM    <DIR>          output_files
# 10/08/2019  10:34 PM            57,344 vsim.wlf
# 10/08/2019  05:10 PM    <DIR>          work
#               10 File(s)        121,740 bytes
#                6 Dir(s)  67,171,962,880 bytes free
cd ..
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4
# 
# 10/07/2019  05:10 PM    <DIR>          .
# 10/07/2019  05:10 PM    <DIR>          ..
# 10/06/2019  01:34 AM           214,554 lab4_2019.pdf
# 10/08/2019  04:51 PM    <DIR>          Part_2
# 10/07/2019  11:06 PM    <DIR>          Part_3
#                1 File(s)        214,554 bytes
#                4 Dir(s)  67,171,942,400 bytes free
cd Part_2
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:00 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:35:01 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:35:01 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:35:01 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:35:01 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:20 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:36:20 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:20 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:36:20 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:36:23 on Oct 08,2019, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:36:23 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:43 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:38:43 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:38:44 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:38:44 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:38:47 on Oct 08,2019, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:38:47 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:17 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:40:17 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:17 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:40:17 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:40:20 on Oct 08,2019, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:40:20 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:08 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:47:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:47:08 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:47:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:47:11 on Oct 08,2019, Elapsed time: 0:06:51
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:47:11 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:08 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:48:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:48:08 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:48:08 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:48:11 on Oct 08,2019, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:48:11 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:01 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:50:01 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:01 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:50:01 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:50:04 on Oct 08,2019, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:50:04 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:51:11 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:11 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:51:11 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:51:14 on Oct 08,2019, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:51:14 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:42 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:51:42 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:42 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:51:42 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:51:45 on Oct 08,2019, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:51:45 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:19 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 22:56:19 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:19 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 22:56:19 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:56:22 on Oct 08,2019, Elapsed time: 0:04:37
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 22:56:22 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:58 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:03:59 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:59 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:03:59 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:04:02 on Oct 08,2019, Elapsed time: 0:07:40
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:04:02 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register

do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:37 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:05:37 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:37 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:05:37 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:05:40 on Oct 08,2019, Elapsed time: 0:01:38
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:05:40 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:40 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:06:40 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:40 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:06:40 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:06:43 on Oct 08,2019, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:06:43 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:44 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:08:44 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:44 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:08:44 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:08:47 on Oct 08,2019, Elapsed time: 0:02:04
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:08:47 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:30 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:13:30 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:30 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:13:30 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:13:33 on Oct 08,2019, Elapsed time: 0:04:46
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:13:33 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:56 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:16:56 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:56 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:16:56 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:17:00 on Oct 08,2019, Elapsed time: 0:03:27
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:17:00 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:06 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:33:06 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:06 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:33:06 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:33:09 on Oct 08,2019, Elapsed time: 0:16:09
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 23:33:09 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
# ** Error: invalid command name "0"
# Error in macro ./ALU_Register.do line 122
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "force{SW[0]} 0"
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:30 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:40:30 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:30 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:40:30 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:40:33 on Oct 08,2019, Elapsed time: 0:07:24
# Errors: 3, Warnings: 0
# vsim ALU_Register 
# Start time: 23:40:33 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
# ** Error: invalid command name "0"
# Error in macro ./ALU_Register.do line 122
# invalid command name "0"
#     while executing
# "0"
#     invoked from within
# "force{SW[0]} 0"
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:01 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:42:01 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:01 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:42:02 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:42:04 on Oct 08,2019, Elapsed time: 0:01:31
# Errors: 3, Warnings: 0
# vsim ALU_Register 
# Start time: 23:42:05 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
# ** Error: invalid command name "1"
# Error in macro ./ALU_Register.do line 124
# invalid command name "1"
#     while executing
# "1"
#     invoked from within
# "force{SW[1]} 1"
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:29 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:43:29 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:29 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:43:29 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:43:32 on Oct 08,2019, Elapsed time: 0:01:27
# Errors: 3, Warnings: 0
# vsim ALU_Register 
# Start time: 23:43:32 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
# ** Error: invalid command name "1"
# Error in macro ./ALU_Register.do line 124
# invalid command name "1"
#     while executing
# "1"
#     invoked from within
# "force{SW[1]} 0"
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:21 on Oct 08,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 23:44:21 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:21 on Oct 08,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 23:44:21 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:44:24 on Oct 08,2019, Elapsed time: 0:00:52
# Errors: 3, Warnings: 0
# vsim ALU_Register 
# Start time: 23:44:24 on Oct 08,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
quit -sim
# End time: 23:47:38 on Oct 08,2019, Elapsed time: 0:03:14
# Errors: 0, Warnings: 0
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_2
# 
# 10/08/2019  04:51 PM    <DIR>          .
# 10/08/2019  04:51 PM    <DIR>          ..
# 10/06/2019  10:57 PM             2,559 ALU.v
# 10/06/2019  10:39 PM             3,480 ALU.v.bak
# 10/08/2019  11:44 PM             2,187 ALU_Register.do
# 10/08/2019  11:42 PM             2,184 ALU_Register.do.bak
# 10/06/2019  10:38 PM             1,323 ALU_Register.qpf
# 10/08/2019  04:52 PM            49,566 ALU_Register.qsf
# 10/06/2019  11:17 PM             2,289 ALU_Register.qsf.bak
# 10/08/2019  04:50 PM               972 ALU_Register.v
# 10/06/2019  10:39 PM             3,480 ALU_Register.v.bak
# 10/08/2019  04:56 PM             4,875 c5_pin_model_dump.txt
# 10/08/2019  04:56 PM    <DIR>          db
# 10/06/2019  11:21 PM    <DIR>          incremental_db
# 10/08/2019  04:56 PM    <DIR>          output_files
# 10/07/2019  04:05 PM            23,470 transcript
# 10/08/2019  11:47 PM            57,344 vsim.wlf
# 10/08/2019  11:44 PM    <DIR>          work
#               12 File(s)        153,729 bytes
#                6 Dir(s)  67,414,278,144 bytes free
cd ..
cd Part_3
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_3
# 
# 10/07/2019  11:06 PM    <DIR>          .
# 10/07/2019  11:06 PM    <DIR>          ..
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do.bak
# 10/07/2019  05:14 PM             1,322 Bit_Shifter.qpf
# 10/07/2019  10:39 PM            49,515 Bit_Shifter.qsf
# 10/07/2019  05:14 PM             2,287 Bit_Shifter.qsf.bak
# 10/07/2019  10:45 PM             1,313 Bit_Shifter.qws
# 10/07/2019  10:39 PM             2,805 Bit_Shifter.v
# 10/07/2019  05:19 PM               163 Bit_Shifter.v.bak
# 10/07/2019  10:40 PM             4,875 c5_pin_model_dump.txt
# 10/07/2019  10:45 PM    <DIR>          db
# 10/07/2019  07:01 PM    <DIR>          incremental_db
# 10/07/2019  10:41 PM    <DIR>          output_files
# 10/08/2019  10:34 PM            57,344 vsim.wlf
# 10/08/2019  05:10 PM    <DIR>          work
#               10 File(s)        121,740 bytes
#                6 Dir(s)  67,414,196,224 bytes free
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:16 on Oct 08,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:48:16 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:48:16 on Oct 08,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
do Bit_Shifter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:27 on Oct 08,2019
# vlog -reportprogress 300 Bit_Shifter.v 
# -- Compiling module mux2to1
# -- Compiling module register
# -- Compiling module rot_reg
# -- Compiling module rot_reg_x8
# -- Compiling module Bit_Shifter
# 
# Top level modules:
# 	Bit_Shifter
# End time: 23:49:27 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:49:30 on Oct 08,2019, Elapsed time: 0:01:14
# Errors: 0, Warnings: 0
# vsim Bit_Shifter 
# Start time: 23:49:30 on Oct 08,2019
# Loading work.Bit_Shifter
# Loading work.rot_reg_x8
# Loading work.mux2to1
# Loading work.rot_reg
# Loading work.register
quit -sim
# End time: 00:23:04 on Oct 09,2019, Elapsed time: 0:33:34
# Errors: 0, Warnings: 0
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_3
# 
# 10/07/2019  11:06 PM    <DIR>          .
# 10/07/2019  11:06 PM    <DIR>          ..
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do
# 10/07/2019  11:35 PM             1,058 Bit_Shifter.do.bak
# 10/07/2019  05:14 PM             1,322 Bit_Shifter.qpf
# 10/07/2019  10:39 PM            49,515 Bit_Shifter.qsf
# 10/07/2019  05:14 PM             2,287 Bit_Shifter.qsf.bak
# 10/07/2019  10:45 PM             1,313 Bit_Shifter.qws
# 10/07/2019  10:39 PM             2,805 Bit_Shifter.v
# 10/07/2019  05:19 PM               163 Bit_Shifter.v.bak
# 10/07/2019  10:40 PM             4,875 c5_pin_model_dump.txt
# 10/07/2019  10:45 PM    <DIR>          db
# 10/07/2019  07:01 PM    <DIR>          incremental_db
# 10/07/2019  10:41 PM    <DIR>          output_files
# 10/09/2019  12:23 AM            57,344 vsim.wlf
# 10/08/2019  11:49 PM    <DIR>          work
#               10 File(s)        121,740 bytes
#                6 Dir(s)  67,100,549,120 bytes free
cd ..
cd Part_2
dir
#  Volume in drive C is OS
#  Volume Serial Number is 7407-A44E
# 
#  Directory of C:\Users\junho\OneDrive\University of Toronto\- Courses!\Year 2\Term 1\ECE241 - Digital Systems\Lab_4\Part_2
# 
# 10/08/2019  04:51 PM    <DIR>          .
# 10/08/2019  04:51 PM    <DIR>          ..
# 10/06/2019  10:57 PM             2,559 ALU.v
# 10/06/2019  10:39 PM             3,480 ALU.v.bak
# 10/08/2019  11:44 PM             2,187 ALU_Register.do
# 10/08/2019  11:42 PM             2,184 ALU_Register.do.bak
# 10/06/2019  10:38 PM             1,323 ALU_Register.qpf
# 10/08/2019  04:52 PM            49,566 ALU_Register.qsf
# 10/06/2019  11:17 PM             2,289 ALU_Register.qsf.bak
# 10/08/2019  04:50 PM               972 ALU_Register.v
# 10/06/2019  10:39 PM             3,480 ALU_Register.v.bak
# 10/08/2019  04:56 PM             4,875 c5_pin_model_dump.txt
# 10/08/2019  04:56 PM    <DIR>          db
# 10/06/2019  11:21 PM    <DIR>          incremental_db
# 10/08/2019  04:56 PM    <DIR>          output_files
# 10/07/2019  04:05 PM            23,470 transcript
# 10/08/2019  11:47 PM            57,344 vsim.wlf
# 10/08/2019  11:44 PM    <DIR>          work
#               12 File(s)        153,729 bytes
#                6 Dir(s)  67,100,200,960 bytes free
do ALU_Register.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:33 on Oct 09,2019
# vlog -reportprogress 300 ALU_Register.v 
# -- Compiling module register
# -- Compiling module ALU_Register
# 
# Top level modules:
# 	ALU_Register
# End time: 00:23:33 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:23:34 on Oct 09,2019
# vlog -reportprogress 300 ALU.v 
# -- Compiling module seg7
# -- Compiling module FA
# -- Compiling module four_bit_ripple
# -- Compiling module ALU
# 
# Top level modules:
# 	seg7
# 	ALU
# End time: 00:23:34 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim ALU_Register 
# Start time: 00:23:34 on Oct 09,2019
# Loading work.ALU_Register
# Loading work.seg7
# Loading work.ALU
# Loading work.four_bit_ripple
# Loading work.FA
# Loading work.register
# End time: 17:10:32 on Oct 09,2019, Elapsed time: 16:46:58
# Errors: 0, Warnings: 0
