Analysis & Synthesis report for sdram_final
Thu Feb 13 18:17:41 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdr_ctrl_top|Function_select:FUNCTION_SELECT|currentstate
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component
 18. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated
 19. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 20. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 21. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|altsyncram_q8d1:fifo_ram
 22. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 23. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 24. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_brp
 25. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_bwp
 26. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 27. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 28. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component
 29. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated
 30. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 31. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 32. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram
 33. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_brp
 34. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_bwp
 35. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp
 36. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5
 37. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp
 38. Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8
 39. Parameter Settings for User Entity Instance: pll:PLL|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component
 41. Parameter Settings for User Entity Instance: sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component
 42. Parameter Settings for User Entity Instance: Function_select:FUNCTION_SELECT
 43. altpll Parameter Settings by Entity Instance
 44. dcfifo Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:multi_BCD"
 46. Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:Sum_BCD"
 47. Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD"
 48. Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD"
 49. Port Connectivity Checks: "sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_data:SDR_DATA"
 50. Port Connectivity Checks: "sdr_top:SDR_TOP"
 51. Port Connectivity Checks: "pll:PLL"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 13 18:17:41 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; sdram_final                                     ;
; Top-level Entity Name           ; sdr_ctrl_top                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 747                                             ;
; Total pins                      ; 106                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 53,248                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; sdr_ctrl_top       ; sdram_final        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; src/Seg_num.v                    ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v             ;         ;
; src/multi_5bits.v                ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/multi_5bits.v         ;         ;
; src/Function_select.v            ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Function_select.v     ;         ;
; src/Adder.v                      ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Adder.v               ;         ;
; src/Bin2BCD.v                    ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Bin2BCD.v             ;         ;
; src/sdr_top.v                    ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v             ;         ;
; src/sdr_test.v                   ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_test.v            ;         ;
; src/sdr_fifo_ctrl.v              ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v       ;         ;
; src/sdr_data.v                   ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_data.v            ;         ;
; src/sdr_ctrl_top.v               ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v        ;         ;
; src/sdr_ctrl.v                   ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl.v            ;         ;
; src/sdr_controller.v             ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v      ;         ;
; src/sdr_cmd.v                    ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_cmd.v             ;         ;
; src/para.v                       ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/para.v                ;         ;
; ipcore/wr_fifo.v                 ; yes             ; User Wizard-Generated File   ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v          ;         ;
; ipcore/rd_fifo.v                 ; yes             ; User Wizard-Generated File   ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v          ;         ;
; ipcore/pll.v                     ; yes             ; User Wizard-Generated File   ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v              ;         ;
; src/Seg.v                        ; yes             ; User Verilog HDL File        ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc                               ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                    ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                  ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc                                     ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                               ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; e:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                             ;         ;
; db/dcfifo_q0q1.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf        ;         ;
; db/a_gray2bin_qab.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_gray2bin_qab.tdf     ;         ;
; db/a_graycounter_pv6.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_graycounter_pv6.tdf  ;         ;
; db/a_graycounter_ldc.tdf         ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_graycounter_ldc.tdf  ;         ;
; db/altsyncram_q8d1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf    ;         ;
; db/alt_synch_pipe_apl.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_apl.tdf ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_re9.tdf        ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_qe9.tdf        ;         ;
; db/alt_synch_pipe_bpl.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_bpl.tdf ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_se9.tdf        ;         ;
; db/cmpr_b06.tdf                  ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/cmpr_b06.tdf           ;         ;
; db/dcfifo_70q1.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf        ;         ;
; db/alt_synch_pipe_cpl.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_cpl.tdf ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_te9.tdf        ;         ;
; db/alt_synch_pipe_dpl.tdf        ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_dpl.tdf ;         ;
; db/dffpipe_ue9.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_ue9.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 430   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 577   ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 91    ;
;     -- 5 input functions                    ; 91    ;
;     -- 4 input functions                    ; 108   ;
;     -- <=3 input functions                  ; 287   ;
;                                             ;       ;
; Dedicated logic registers                   ; 747   ;
;                                             ;       ;
; I/O pins                                    ; 106   ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 53248 ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 3     ;
;     -- PLLs                                 ; 3     ;
;                                             ;       ;
; Maximum fan-out node                        ; rst_n ;
; Maximum fan-out                             ; 746   ;
; Total fan-out                               ; 5723  ;
; Average fan-out                             ; 3.62  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                           ; Entity Name            ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |sdr_ctrl_top                                       ; 577 (2)             ; 747 (0)                   ; 53248             ; 0          ; 106  ; 0            ; |sdr_ctrl_top                                                                                                                                                                 ; sdr_ctrl_top           ; work         ;
;    |Adder:ADDER|                                    ; 6 (6)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Adder:ADDER                                                                                                                                                     ; Adder                  ; work         ;
;    |Function_select:FUNCTION_SELECT|                ; 21 (21)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Function_select:FUNCTION_SELECT                                                                                                                                 ; Function_select        ; work         ;
;    |Seg_num:SEG_NUM|                                ; 93 (8)              ; 182 (24)                  ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM                                                                                                                                                 ; Seg_num                ; work         ;
;       |Bin2BCD:Addent_1_BCD|                        ; 15 (15)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD                                                                                                                            ; Bin2BCD                ; work         ;
;       |Bin2BCD:Addent_2_BCD|                        ; 8 (8)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD                                                                                                                            ; Bin2BCD                ; work         ;
;       |Bin2BCD:Sum_BCD|                             ; 8 (8)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Sum_BCD                                                                                                                                 ; Bin2BCD                ; work         ;
;       |Bin2BCD:multi_BCD|                           ; 12 (12)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:multi_BCD                                                                                                                               ; Bin2BCD                ; work         ;
;       |Seg:u0|                                      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u0                                                                                                                                          ; Seg                    ; work         ;
;       |Seg:u1|                                      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u1                                                                                                                                          ; Seg                    ; work         ;
;       |Seg:u2|                                      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u2                                                                                                                                          ; Seg                    ; work         ;
;       |Seg:u3|                                      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u3                                                                                                                                          ; Seg                    ; work         ;
;       |Seg:u4|                                      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u4                                                                                                                                          ; Seg                    ; work         ;
;       |Seg:u5|                                      ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|Seg_num:SEG_NUM|Seg:u5                                                                                                                                          ; Seg                    ; work         ;
;    |multi_5bits_pipelining:Multi_5bits|             ; 51 (51)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|multi_5bits_pipelining:Multi_5bits                                                                                                                              ; multi_5bits_pipelining ; work         ;
;    |pll:PLL|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|pll:PLL                                                                                                                                                         ; pll                    ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|pll:PLL|altpll:altpll_component                                                                                                                                 ; altpll                 ; work         ;
;          |pll_altpll:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|pll:PLL|altpll:altpll_component|pll_altpll:auto_generated                                                                                                       ; pll_altpll             ; work         ;
;    |sdr_test:SDR_TEST|                              ; 18 (18)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_test:SDR_TEST                                                                                                                                               ; sdr_test               ; work         ;
;    |sdr_top:SDR_TOP|                                ; 386 (0)             ; 422 (0)                   ; 53248             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP                                                                                                                                                 ; sdr_top                ; work         ;
;       |sdr_controller:SDR_CONTROLLER|               ; 154 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER                                                                                                                   ; sdr_controller         ; work         ;
;          |sdr_cmd:SDR_CMD|                          ; 53 (53)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD                                                                                                   ; sdr_cmd                ; work         ;
;          |sdr_ctrl:SDR_CTRL|                        ; 100 (100)           ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL                                                                                                 ; sdr_ctrl               ; work         ;
;          |sdr_data:SDR_DATA|                        ; 1 (1)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_data:SDR_DATA                                                                                                 ; sdr_data               ; work         ;
;       |sdr_fifo_ctrl:SDR_FIFO_CTRL|                 ; 232 (63)            ; 325 (53)                  ; 53248             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL                                                                                                                     ; sdr_fifo_ctrl          ; work         ;
;          |rd_fifo:RD_FIFO|                          ; 85 (0)              ; 136 (0)                   ; 20480             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO                                                                                                     ; rd_fifo                ; work         ;
;             |dcfifo:dcfifo_component|               ; 85 (0)              ; 136 (0)                   ; 20480             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component                                                                             ; dcfifo                 ; work         ;
;                |dcfifo_70q1:auto_generated|         ; 85 (16)             ; 136 (36)                  ; 20480             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated                                                  ; dcfifo_70q1            ; work         ;
;                   |a_gray2bin_qab:rdptr_g_gray2bin| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin                  ; a_gray2bin_qab         ; work         ;
;                   |a_gray2bin_qab:rs_dgwp_gray2bin| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin                  ; a_gray2bin_qab         ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|     ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_ldc:wrptr_g1p                      ; a_graycounter_ldc      ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|     ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_pv6:rdptr_g1p                      ; a_graycounter_pv6      ; work         ;
;                   |alt_synch_pipe_cpl:rs_dgwp|      ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp                       ; alt_synch_pipe_cpl     ; work         ;
;                      |dffpipe_te9:dffpipe5|         ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5  ; dffpipe_te9            ; work         ;
;                   |alt_synch_pipe_dpl:ws_dgrp|      ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp                       ; alt_synch_pipe_dpl     ; work         ;
;                      |dffpipe_ue9:dffpipe8|         ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8  ; dffpipe_ue9            ; work         ;
;                   |altsyncram_q8d1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram                         ; altsyncram_q8d1        ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|cmpr_b06:rdempty_eq_comp                         ; cmpr_b06               ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|cmpr_b06:wrfull_eq_comp                          ; cmpr_b06               ; work         ;
;                   |dffpipe_qe9:rs_brp|              ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_brp                               ; dffpipe_qe9            ; work         ;
;                   |dffpipe_qe9:rs_bwp|              ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_bwp                               ; dffpipe_qe9            ; work         ;
;          |wr_fifo:WR_FIFO|                          ; 84 (0)              ; 136 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO                                                                                                     ; wr_fifo                ; work         ;
;             |dcfifo:dcfifo_component|               ; 84 (0)              ; 136 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component                                                                             ; dcfifo                 ; work         ;
;                |dcfifo_q0q1:auto_generated|         ; 84 (15)             ; 136 (36)                  ; 32768             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated                                                  ; dcfifo_q0q1            ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                  ; a_gray2bin_qab         ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                  ; a_gray2bin_qab         ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|     ; 18 (18)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p                      ; a_graycounter_ldc      ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|     ; 20 (20)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p                      ; a_graycounter_pv6      ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|      ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp                       ; alt_synch_pipe_apl     ; work         ;
;                      |dffpipe_re9:dffpipe12|        ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ; dffpipe_re9            ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|      ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                       ; alt_synch_pipe_bpl     ; work         ;
;                      |dffpipe_se9:dffpipe16|        ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ; dffpipe_se9            ; work         ;
;                   |altsyncram_q8d1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|altsyncram_q8d1:fifo_ram                         ; altsyncram_q8d1        ; work         ;
;                   |cmpr_b06:rdempty_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|cmpr_b06:rdempty_eq_comp                         ; cmpr_b06               ; work         ;
;                   |cmpr_b06:wrfull_eq_comp|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|cmpr_b06:wrfull_eq_comp                          ; cmpr_b06               ; work         ;
;                   |dffpipe_qe9:ws_brp|              ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_brp                               ; dffpipe_qe9            ; work         ;
;                   |dffpipe_qe9:ws_bwp|              ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_bwp                               ; dffpipe_qe9            ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|altsyncram_q8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |sdr_ctrl_top|pll:PLL                                                     ; ipcore/pll.v     ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO ; ipcore/rd_fifo.v ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO ; ipcore/wr_fifo.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |sdr_ctrl_top|Function_select:FUNCTION_SELECT|currentstate            ;
+----------------------+-------------------+----------------------+---------------------+
; Name                 ; currentstate.IDLE ; currentstate.ST_MULT ; currentstate.ST_ADD ;
+----------------------+-------------------+----------------------+---------------------+
; currentstate.IDLE    ; 0                 ; 0                    ; 0                   ;
; currentstate.ST_ADD  ; 1                 ; 0                    ; 1                   ;
; currentstate.ST_MULT ; 1                 ; 1                    ; 0                   ;
+----------------------+-------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[10]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[11]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[8]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[9]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[6]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[7]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[4]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[5]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[2]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[3]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[0]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe10a[1]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[10]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[11]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[8]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[9]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[6]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[7]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[4]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[5]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[2]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[3]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[0]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe7a[1]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[10]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[11]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[8]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[9]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[6]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[7]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[4]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[5]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[2]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[3]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[0]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8|dffe9a[1]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[10]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[11]   ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[8]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[9]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[6]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[7]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[4]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[5]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[2]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[3]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[0]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[1]    ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 96                                                                                                                                   ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; multi_5bits_pipelining:Multi_5bits|stored0[5..9]                                                                                              ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|stored1[0,6..9]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|stored2[0,1,7..9]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|stored3[0..2,8,9]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|stored4[0..3,9]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|add4[0..3,9]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|mul_out_2[1..3,9]                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL|init_state[3,4]                                                               ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL|work_state[4]                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_data:SDR_DATA|sdr_dout_r[10..15]                                                            ; Lost fanout                                                            ;
; sdr_test:SDR_TEST|wr_data[10..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|mul_out_2[0]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|add01[7..9]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; multi_5bits_pipelining:Multi_5bits|add23[0,1,9]                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[11] ; Lost fanout                                                            ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[11] ; Lost fanout                                                            ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[11] ; Lost fanout                                                            ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[11] ; Lost fanout                                                            ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_load_r2                                                                                        ; Merged with sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_ack_r2      ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_wr_addr[0,1]                                                                                  ; Merged with sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_wr_addr[2] ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_rd_addr[0]                                                                                    ; Merged with sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_rd_addr[1] ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_load_r1                                                                                        ; Merged with sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_load_r1     ;
; Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|count[3]                                                                                                 ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[3]              ;
; Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|count[3]                                                                                                      ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[3]              ;
; Seg_num:SEG_NUM|Bin2BCD:multi_BCD|count[3]                                                                                                    ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[3]              ;
; Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|count[1]                                                                                                 ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[1]              ;
; Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|count[1]                                                                                                      ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[1]              ;
; Seg_num:SEG_NUM|Bin2BCD:multi_BCD|count[1]                                                                                                    ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[1]              ;
; Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|count[0]                                                                                                 ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[0]              ;
; Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|count[0]                                                                                                      ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[0]              ;
; Seg_num:SEG_NUM|Bin2BCD:multi_BCD|count[0]                                                                                                    ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[0]              ;
; Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|count[2]                                                                                                 ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[2]              ;
; Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|count[2]                                                                                                      ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[2]              ;
; Seg_num:SEG_NUM|Bin2BCD:multi_BCD|count[2]                                                                                                    ; Merged with Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|count[2]              ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_wr_addr[2]                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_rd_addr[1]                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Function_select:FUNCTION_SELECT|currentstate~6                                                                                                ; Lost fanout                                                            ;
; Function_select:FUNCTION_SELECT|currentstate.IDLE                                                                                             ; Lost fanout                                                            ;
; Total Number of Removed Registers = 83                                                                                                        ;                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+-----------------------------------------------+---------------------------+-------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register          ;
+-----------------------------------------------+---------------------------+-------------------------------------------------+
; multi_5bits_pipelining:Multi_5bits|stored0[9] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add01[9],    ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|add01[8],    ;
;                                               ;                           ; multi_5bits_pipelining:Multi_5bits|add01[7]     ;
; multi_5bits_pipelining:Multi_5bits|stored2[9] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add23[9],    ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|add23[1]     ;
; multi_5bits_pipelining:Multi_5bits|stored4[9] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add4[9],     ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|mul_out_2[9] ;
; multi_5bits_pipelining:Multi_5bits|stored4[3] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add4[3],     ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|mul_out_2[3] ;
; multi_5bits_pipelining:Multi_5bits|stored4[2] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add4[2],     ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|mul_out_2[2] ;
; multi_5bits_pipelining:Multi_5bits|stored4[1] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add4[1],     ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|mul_out_2[1] ;
; multi_5bits_pipelining:Multi_5bits|stored4[0] ; Stuck at GND              ; multi_5bits_pipelining:Multi_5bits|add4[0],     ;
;                                               ; due to stuck port data_in ; multi_5bits_pipelining:Multi_5bits|mul_out_2[0] ;
+-----------------------------------------------+---------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 747   ;
; Number of registers using Synchronous Clear  ; 117   ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 718   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 317   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_cmd[3]                                                                              ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_cmd[2]                                                                              ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_cmd[1]                                                                              ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_cmd[0]                                                                              ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[0]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[1]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[2]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[3]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[4]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[5]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[6]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[7]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[8]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[9]                                                                                ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[10]                                                                               ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[11]                                                                               ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[12]                                                                               ; 1       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_ba[0]                                                                               ; 2       ;
; sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_ba[1]                                                                               ; 2       ;
; Seg_num:SEG_NUM|Seg:u5|out[6]                                                                                                                         ; 1       ;
; Seg_num:SEG_NUM|Seg:u4|out[6]                                                                                                                         ; 1       ;
; Seg_num:SEG_NUM|Seg:u3|out[6]                                                                                                                         ; 1       ;
; Seg_num:SEG_NUM|Seg:u2|out[6]                                                                                                                         ; 1       ;
; Seg_num:SEG_NUM|Seg:u1|out[6]                                                                                                                         ; 1       ;
; Seg_num:SEG_NUM|Seg:u0|out[6]                                                                                                                         ; 1       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0 ; 8       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0 ; 7       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6    ; 5       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9    ; 5       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0 ; 8       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0 ; 7       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6    ; 5       ;
; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 33                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL|init_ar_cnt[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|shift_reg[0]                                   ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|shift_reg[4]                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|shift_reg[6]                              ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_wr_addr[6]                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|sdr_rd_addr[19]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|HEX1_num[2]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|HEX4_num[0]                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|HEX2_num[3]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Function_select:FUNCTION_SELECT|ST_ADD_flag                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|shift_reg[12]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD|shift_reg[15]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|shift_reg[13]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD|shift_reg[15]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:multi_BCD|shift_reg[17]                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:multi_BCD|shift_reg[20]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:multi_BCD|shift_reg[11]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|shift_reg[11]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sdr_ctrl_top|Seg_num:SEG_NUM|Bin2BCD:Sum_BCD|shift_reg[16]                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL|init_state[2]  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_cmd[1]       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[1]         ;
; 25:1               ; 3 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[10]        ;
; 25:1               ; 6 bits    ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; Yes        ; |sdr_ctrl_top|sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD|sdr_a[9]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                             ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                        ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|altsyncram_q8d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                             ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                        ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 5000                  ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX         ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_q0q1 ; Untyped                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_70q1 ; Untyped                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Function_select:FUNCTION_SELECT ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                     ;
; ST_ADD         ; 001   ; Unsigned Binary                                     ;
; ST_MULT        ; 010   ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                   ;
; Entity Instance            ; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
; Entity Instance            ; sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:multi_BCD"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tho  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:Sum_BCD"                                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input  ; Warning  ; Input port expression (6 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "bin[9..6]" will be connected to GND. ;
; hun  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tho  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:Addent_2_BCD"                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "bin[9..5]" will be connected to GND. ;
; hun  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tho  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD"                                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "bin[9..5]" will be connected to GND. ;
; hun  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tho  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_data:SDR_DATA"                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; work_state ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sdr_top:SDR_TOP"           ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[24..12] ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[10..0]  ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[11]     ; Input ; Info     ; Stuck at VCC ;
; wr_len[10..4]       ; Input ; Info     ; Stuck at GND ;
; wr_len[2..0]        ; Input ; Info     ; Stuck at GND ;
; wr_len[3]           ; Input ; Info     ; Stuck at VCC ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[24..12] ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[10..0]  ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[11]     ; Input ; Info     ; Stuck at VCC ;
; rd_len[10..3]       ; Input ; Info     ; Stuck at GND ;
; rd_len[1..0]        ; Input ; Info     ; Stuck at GND ;
; rd_len[2]           ; Input ; Info     ; Stuck at VCC ;
; sdr_rd_valid        ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "pll:PLL"      ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; areset ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 747                         ;
;     CLR               ; 395                         ;
;     CLR SCLR          ; 34                          ;
;     ENA               ; 28                          ;
;     ENA CLR           ; 184                         ;
;     ENA CLR SCLR      ; 75                          ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 22                          ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 602                         ;
;     arith             ; 123                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 94                          ;
;         2 data inputs ; 25                          ;
;     normal            ; 457                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 99                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 108                         ;
;         5 data inputs ; 91                          ;
;         6 data inputs ; 91                          ;
;     shared            ; 22                          ;
;         2 data inputs ; 22                          ;
; boundary_port         ; 106                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu Feb 13 18:17:20 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_final -c sdram_final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_num.v
    Info (12023): Found entity 1: Seg_num File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/multi_5bits.v
    Info (12023): Found entity 1: multi_5bits_pipelining File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/multi_5bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/function_select.v
    Info (12023): Found entity 1: Function_select File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Function_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/adder.v
    Info (12023): Found entity 1: Adder File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bin2bcd.v
    Info (12023): Found entity 1: Bin2BCD File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Bin2BCD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sdr_ctrl_top_tb.v
    Info (12023): Found entity 1: sdr_ctrl_top_tb File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/sdr_ctrl_top_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_top.v
    Info (12023): Found entity 1: sdr_top File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_test.v
    Info (12023): Found entity 1: sdr_test File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_fifo_ctrl.v
    Info (12023): Found entity 1: sdr_fifo_ctrl File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_data.v
    Info (12023): Found entity 1: sdr_data File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_ctrl_top.v
    Info (12023): Found entity 1: sdr_ctrl_top File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_ctrl.v
    Info (12023): Found entity 1: sdr_ctrl File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_controller.v
    Info (12023): Found entity 1: sdr_controller File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/sdr_cmd.v
    Info (12023): Found entity 1: sdr_cmd File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_cmd.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file src/para.v
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/wr_fifo.v
    Info (12023): Found entity 1: wr_fifo File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sdr_pll.v
    Info (12023): Found entity 1: sdr_pll File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/sdr_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/rd_fifo.v
    Info (12023): Found entity 1: rd_fifo File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/seg.v
    Info (12023): Found entity 1: Seg File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg.v Line: 1
Info (12127): Elaborating entity "sdr_ctrl_top" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:PLL" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 40
Info (12128): Elaborating entity "altpll" for hierarchy "pll:PLL|altpll:altpll_component" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v Line: 111
Info (12130): Elaborated megafunction instantiation "pll:PLL|altpll:altpll_component" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v Line: 111
Info (12133): Instantiated megafunction "pll:PLL|altpll:altpll_component" with the following parameter: File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/pll.v Line: 111
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "5000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:PLL|altpll:altpll_component|pll_altpll:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "sdr_test" for hierarchy "sdr_test:SDR_TEST" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 58
Info (12128): Elaborating entity "sdr_top" for hierarchy "sdr_top:SDR_TOP" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 99
Info (12128): Elaborating entity "sdr_fifo_ctrl" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v Line: 91
Info (12128): Elaborating entity "wr_fifo" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v Line: 217
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v Line: 84
Info (12133): Instantiated megafunction "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component" with the following parameter: File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/wr_fifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_q0q1.tdf
    Info (12023): Found entity 1: dcfifo_q0q1 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_q0q1" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_gray2bin_qab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_graycounter_pv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/a_graycounter_ldc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8d1.tdf
    Info (12023): Found entity 1: altsyncram_q8d1 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q8d1" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|altsyncram_q8d1:fifo_ram" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|dffpipe_qe9:ws_brp" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/cmpr_b06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|wr_fifo:WR_FIFO|dcfifo:dcfifo_component|dcfifo_q0q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_q0q1.tdf Line: 70
Info (12128): Elaborating entity "rd_fifo" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_fifo_ctrl.v Line: 231
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v Line: 84
Info (12130): Elaborated megafunction instantiation "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v Line: 84
Info (12133): Instantiated megafunction "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component" with the following parameter: File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/ipcore/rd_fifo.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_70q1.tdf
    Info (12023): Found entity 1: dcfifo_70q1 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_70q1" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated" File: e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_te9:dffpipe5" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dpl File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_dpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_dpl" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dcfifo_70q1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/dffpipe_ue9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|alt_synch_pipe_dpl:ws_dgrp|dffpipe_ue9:dffpipe8" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/alt_synch_pipe_dpl.tdf Line: 34
Info (12128): Elaborating entity "sdr_controller" for hierarchy "sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_top.v Line: 119
Info (12128): Elaborating entity "sdr_ctrl" for hierarchy "sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_ctrl:SDR_CTRL" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v Line: 55
Info (12128): Elaborating entity "sdr_cmd" for hierarchy "sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_cmd:SDR_CMD" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v Line: 79
Info (12128): Elaborating entity "sdr_data" for hierarchy "sdr_top:SDR_TOP|sdr_controller:SDR_CONTROLLER|sdr_data:SDR_DATA" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_controller.v Line: 90
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:ADDER" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 110
Info (12128): Elaborating entity "multi_5bits_pipelining" for hierarchy "multi_5bits_pipelining:Multi_5bits" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 118
Info (12128): Elaborating entity "Function_select" for hierarchy "Function_select:FUNCTION_SELECT" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 129
Info (12128): Elaborating entity "Seg_num" for hierarchy "Seg_num:SEG_NUM" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 146
Info (12128): Elaborating entity "Bin2BCD" for hierarchy "Seg_num:SEG_NUM|Bin2BCD:Addent_1_BCD" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v Line: 25
Warning (10230): Verilog HDL assignment warning at Bin2BCD.v(20): truncated value with size 32 to match size of target (4) File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Bin2BCD.v Line: 20
Info (12128): Elaborating entity "Seg" for hierarchy "Seg_num:SEG_NUM|Seg:u5" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/Seg_num.v Line: 100
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|q_b[10]" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 361
        Warning (14320): Synthesized away node "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|q_b[11]" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 393
        Warning (14320): Synthesized away node "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|q_b[12]" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 425
        Warning (14320): Synthesized away node "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|q_b[13]" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 457
        Warning (14320): Synthesized away node "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|q_b[14]" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 489
        Warning (14320): Synthesized away node "sdr_top:SDR_TOP|sdr_fifo_ctrl:SDR_FIFO_CTRL|rd_fifo:RD_FIFO|dcfifo:dcfifo_component|dcfifo_70q1:auto_generated|altsyncram_q8d1:fifo_ram|q_b[15]" File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/altsyncram_q8d1.tdf Line: 521
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdr_dqm[0]" is stuck at GND File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 17
    Warning (13410): Pin "sdr_dqm[1]" is stuck at GND File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/src/sdr_ctrl_top.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/sdram_final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|generic_pll3. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v Line: 92
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v Line: 64
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:PLL|altpll:altpll_component|pll_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/db/pll_altpll.v Line: 78
    Info: Must be connected
Info (21057): Implemented 1089 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 75 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 954 logic cells
    Info (21064): Implemented 26 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Thu Feb 13 18:17:41 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/FPGA_Learning/Course Design/CourseDesign_Mars/CourseDesign_Mars_2.13/output_files/sdram_final.map.smsg.


