{"text": "Register File Lab 3 The objective of this lab assignment is to design and implement a register file The register file implements 32 registers each of which is 32 bits wide Register number is a zero register its content is always and cannot be changed Register 1 through 31 store any value assigned to them Access to registers beyond 31 is not allowed We use data address and control ports to interface with the register file There should be 3 data ports 2 for reading and 1 for writing During each clock cycle values from 2 registers can be read through the 2 read ports d out 1 and d out 2 and 1 can be written through the write port d in All 3 data ports are 32 bit wide Use address ports rd addr 1 rd addr 2 and wr addr to supply addresses of registers that will be read from or written to For example if rd addr 1 is set to 1 and rd addr 2 is set to 3 then the value in register 1 and 3 can be read from data port d out 1 and d out 2 at the same time In addition to these ports your register file needs to use a wr en control signal to write the value on port d in to a register addressed by wr addr in the register file The register file also needs a clock signal port clk Write operations are synchronized with this clock You will need an array of vectors to implement the register file Specification Due Wednesday 4 23 at 11 45pm Draw a block diagram of the register file as is described above To make things easier the register file has only 8 registers You can represent the middle registers with and show only register 1 2 and 7 You may use the following basic blocks 32 bit register with write enable MUX and 3 8 decoder The register write enable signal literally enables writing to the register When each rising edge of the clock signal arrives the register will only update its value if wr en 1 Otherwise nothing will hapen Figure 1 32 bit register with write enable The MUX selectes one of the 8 inputs and sends it to the output according to the 3 bit selection signal on the left Figure 2 Multiplexer with 8 32 bit inputs The 3 to 8 decoder when enabled translates the 3 bit input for example an address into one of the 8 outputs for example to drive 8 enable siganls for 8 different devices Figure 3 3 8 decoder Pay attention to the wiring Label the wires with proper signal names and mark the width Design Due Friday 4 25 at 11 45pm Your task is to design a register file module with 32 registers The template VHDL files have been provided to you The interface that is ports is already defined You need to add code for functionality in both files to make them work Do not make any change to the interface Since we are using an array to implement the register file the decoder and the mux component is implemented automatically by the array reference The implementation should be very straight forward Please refer to Prof Veidenbaum s slides Slide 5 and 6 of Lecture 5 Our register file should be something like RegFile array to 31 of std logic vector 31 downto The declaration in the slides has many named subtypes and constants Some of them are useful and it will be a good idea to keep the declarations in a seperate package for future labs Index to array elements should be of type INTEGER To convert a signal of type STD LOGIC VECTOR to integer you should use funciton TO INTEGER It is declared in IEEE NUMERIC STD package The argument of this function should be either STD LOGIC UNSIGNED or STD LOGIC SIGNED So we woudl first cast our STD LOGIC VECTOR to STD LOGIC UNSIGNED then pass it to TO INTEGER For example to use wr addr as array index you should use RegFile TO INTEGER UNSIGNED wr addr You should use a process to implement the writing operation Think about which signals should be in the sensitivity list wr addr wr en d in clk Pay special attention to R When wr addr an update should not happen Verification Due Friday 4 25 at 11 45pm In your test bench you need to test your register file module for the following aspects Addressing You must make sure that you are reading from writing to the specific register you want All addresses and data ports need to be tested This has to be done first because the following tests will test each register and to do that you must make sure you are able to access each register You should write unique values to different registers and read from them and see if what you read is what you have written Content You must make sure that each register holds what was actually written No stuck at errors exist Each bit in each register must be tested You should write and 111 1 to each register and read from them and see if what you read is what you have written All input signals in test bench should be 1 clock long and go high a short time after a rising clock edge Use assert instruction and expected values to detect errors What you should produce in this lab Please submit the specification by Wednesday 4 23 at 11 45pm A block diagram of the register file you designed that has 8 registers Please submit your design and verification by Friday 4 25 at 11 45pm Your VHDL design Your VHDL test bench Screen shots of addressing and content tests ", "_id": "http://www.ics.uci.edu/~ntdang/CS154/lab3.html", "title": "cs 154 lab 3: register file", "html": "<html xmlns:v=\"urn:schemas-microsoft-com:vml\"\nxmlns:o=\"urn:schemas-microsoft-com:office:office\"\nxmlns:w=\"urn:schemas-microsoft-com:office:word\"\nxmlns:m=\"http://schemas.microsoft.com/office/2004/12/omml\"\nxmlns=\"http://www.w3.org/TR/REC-html40\">\n\n<head>\n<meta http-equiv=Content-Type content=\"text/html; charset=windows-1252\">\n<meta name=ProgId content=Word.Document>\n<meta name=Generator content=\"Microsoft Word 12\">\n<meta name=Originator content=\"Microsoft Word 12\">\n<link rel=File-List href=\"lab3_files/filelist.xml\">\n<link rel=Edit-Time-Data href=\"lab3_files/editdata.mso\">\n<!--[if !mso]>\n<style>\nv\\:* {behavior:url(#default#VML);}\no\\:* {behavior:url(#default#VML);}\nw\\:* {behavior:url(#default#VML);}\n.shape {behavior:url(#default#VML);}\n</style>\n<![endif]-->\n<title>CS 154 Lab 3: Register File</title>\n<!--[if gte mso 9]><xml>\n <o:DocumentProperties>\n  <o:Author>Dang,Nga Thi Thanh</o:Author>\n  <o:Template>Normal</o:Template>\n  <o:LastAuthor>Dang,Nga Thi Thanh</o:LastAuthor>\n  <o:Revision>3</o:Revision>\n  <o:TotalTime>29</o:TotalTime>\n  <o:Created>2014-04-19T17:44:00Z</o:Created>\n  <o:LastSaved>2014-04-19T18:13:00Z</o:LastSaved>\n  <o:Pages>2</o:Pages>\n  <o:Words>922</o:Words>\n  <o:Characters>5259</o:Characters>\n  <o:Company>Bren School of Information and Computer Sciences</o:Company>\n  <o:Lines>43</o:Lines>\n  <o:Paragraphs>12</o:Paragraphs>\n  <o:CharactersWithSpaces>6169</o:CharactersWithSpaces>\n  <o:Version>12.00</o:Version>\n </o:DocumentProperties>\n</xml><![endif]-->\n<link rel=themeData href=\"lab3_files/themedata.thmx\">\n<link rel=colorSchemeMapping href=\"lab3_files/colorschememapping.xml\">\n<!--[if gte mso 9]><xml>\n <w:WordDocument>\n  <w:SpellingState>Clean</w:SpellingState>\n  <w:GrammarState>Clean</w:GrammarState>\n  <w:TrackMoves>false</w:TrackMoves>\n  <w:TrackFormatting/>\n  <w:ValidateAgainstSchemas/>\n  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>\n  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>\n  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>\n  <w:DoNotPromoteQF/>\n  <w:LidThemeOther>EN-US</w:LidThemeOther>\n  <w:LidThemeAsian>X-NONE</w:LidThemeAsian>\n  <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript>\n  <w:Compatibility>\n   <w:BreakWrappedTables/>\n   <w:SnapToGridInCell/>\n   <w:WrapTextWithPunct/>\n   <w:UseAsianBreakRules/>\n   <w:DontGrowAutofit/>\n   <w:SplitPgBreakAndParaMark/>\n   <w:DontVertAlignCellWithSp/>\n   <w:DontBreakConstrainedForcedTables/>\n   <w:DontVertAlignInTxbx/>\n   <w:Word11KerningPairs/>\n   <w:CachedColBalance/>\n  </w:Compatibility>\n  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>\n  <m:mathPr>\n   <m:mathFont m:val=\"Cambria Math\"/>\n   <m:brkBin m:val=\"before\"/>\n   <m:brkBinSub m:val=\"&#45;-\"/>\n   <m:smallFrac m:val=\"off\"/>\n   <m:dispDef/>\n   <m:lMargin m:val=\"0\"/>\n   <m:rMargin m:val=\"0\"/>\n   <m:defJc m:val=\"centerGroup\"/>\n   <m:wrapIndent m:val=\"1440\"/>\n   <m:intLim m:val=\"subSup\"/>\n   <m:naryLim m:val=\"undOvr\"/>\n  </m:mathPr></w:WordDocument>\n</xml><![endif]--><!--[if gte mso 9]><xml>\n <w:LatentStyles DefLockedState=\"false\" DefUnhideWhenUsed=\"true\"\n  DefSemiHidden=\"true\" DefQFormat=\"false\" DefPriority=\"99\"\n  LatentStyleCount=\"267\">\n  <w:LsdException Locked=\"false\" Priority=\"0\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Normal\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"heading 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"heading 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 7\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 8\"/>\n  <w:LsdException Locked=\"false\" Priority=\"9\" QFormat=\"true\" Name=\"heading 9\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 7\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 8\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" Name=\"toc 9\"/>\n  <w:LsdException Locked=\"false\" Priority=\"35\" QFormat=\"true\" Name=\"caption\"/>\n  <w:LsdException Locked=\"false\" Priority=\"10\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Title\"/>\n  <w:LsdException Locked=\"false\" Priority=\"1\" Name=\"Default Paragraph Font\"/>\n  <w:LsdException Locked=\"false\" Priority=\"11\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Subtitle\"/>\n  <w:LsdException Locked=\"false\" Priority=\"22\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Strong\"/>\n  <w:LsdException Locked=\"false\" Priority=\"20\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Emphasis\"/>\n  <w:LsdException Locked=\"false\" Priority=\"59\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Table Grid\"/>\n  <w:LsdException Locked=\"false\" UnhideWhenUsed=\"false\" Name=\"Placeholder Text\"/>\n  <w:LsdException Locked=\"false\" Priority=\"1\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"No Spacing\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 1\"/>\n  <w:LsdException Locked=\"false\" UnhideWhenUsed=\"false\" Name=\"Revision\"/>\n  <w:LsdException Locked=\"false\" Priority=\"34\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"List Paragraph\"/>\n  <w:LsdException Locked=\"false\" Priority=\"29\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Quote\"/>\n  <w:LsdException Locked=\"false\" Priority=\"30\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Intense Quote\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 1\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 2\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 3\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 4\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 5\"/>\n  <w:LsdException Locked=\"false\" Priority=\"60\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Shading Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"61\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light List Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"62\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Light Grid Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"63\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 1 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"64\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Shading 2 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"65\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 1 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"66\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium List 2 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"67\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 1 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"68\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 2 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"69\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Medium Grid 3 Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"70\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Dark List Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"71\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Shading Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"72\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful List Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"73\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" Name=\"Colorful Grid Accent 6\"/>\n  <w:LsdException Locked=\"false\" Priority=\"19\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Subtle Emphasis\"/>\n  <w:LsdException Locked=\"false\" Priority=\"21\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Intense Emphasis\"/>\n  <w:LsdException Locked=\"false\" Priority=\"31\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Subtle Reference\"/>\n  <w:LsdException Locked=\"false\" Priority=\"32\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Intense Reference\"/>\n  <w:LsdException Locked=\"false\" Priority=\"33\" SemiHidden=\"false\"\n   UnhideWhenUsed=\"false\" QFormat=\"true\" Name=\"Book Title\"/>\n  <w:LsdException Locked=\"false\" Priority=\"37\" Name=\"Bibliography\"/>\n  <w:LsdException Locked=\"false\" Priority=\"39\" QFormat=\"true\" Name=\"TOC Heading\"/>\n </w:LatentStyles>\n</xml><![endif]-->\n<style>\n<!--\n /* Font Definitions */\n @font-face\n\t{font-family:\"Cambria Math\";\n\tpanose-1:2 4 5 3 5 4 6 3 2 4;\n\tmso-font-charset:0;\n\tmso-generic-font-family:roman;\n\tmso-font-pitch:variable;\n\tmso-font-signature:-536870145 1107305727 0 0 415 0;}\n@font-face\n\t{font-family:Tahoma;\n\tpanose-1:2 11 6 4 3 5 4 4 2 4;\n\tmso-font-charset:0;\n\tmso-generic-font-family:swiss;\n\tmso-font-pitch:variable;\n\tmso-font-signature:-520081665 -1073717157 41 0 66047 0;}\n /* Style Definitions */\n p.MsoNormal, li.MsoNormal, div.MsoNormal\n\t{mso-style-unhide:no;\n\tmso-style-qformat:yes;\n\tmso-style-parent:\"\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",\"serif\";\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;}\nh1\n\t{mso-style-priority:9;\n\tmso-style-unhide:no;\n\tmso-style-qformat:yes;\n\tmso-style-link:\"Heading 1 Char\";\n\tmso-margin-top-alt:auto;\n\tmargin-right:0in;\n\tmso-margin-bottom-alt:auto;\n\tmargin-left:0in;\n\tmso-pagination:widow-orphan;\n\tmso-outline-level:1;\n\tfont-size:24.0pt;\n\tfont-family:\"Times New Roman\",\"serif\";\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;\n\tfont-weight:bold;}\nh2\n\t{mso-style-priority:9;\n\tmso-style-unhide:no;\n\tmso-style-qformat:yes;\n\tmso-style-link:\"Heading 2 Char\";\n\tmso-margin-top-alt:auto;\n\tmargin-right:0in;\n\tmso-margin-bottom-alt:auto;\n\tmargin-left:0in;\n\tmso-pagination:widow-orphan;\n\tmso-outline-level:2;\n\tfont-size:18.0pt;\n\tfont-family:\"Times New Roman\",\"serif\";\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;\n\tfont-weight:bold;}\np\n\t{mso-style-priority:99;\n\tmso-margin-top-alt:auto;\n\tmargin-right:0in;\n\tmso-margin-bottom-alt:auto;\n\tmargin-left:0in;\n\tmso-pagination:widow-orphan;\n\tfont-size:12.0pt;\n\tfont-family:\"Times New Roman\",\"serif\";\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;}\np.MsoAcetate, li.MsoAcetate, div.MsoAcetate\n\t{mso-style-noshow:yes;\n\tmso-style-priority:99;\n\tmso-style-link:\"Balloon Text Char\";\n\tmargin:0in;\n\tmargin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tfont-size:8.0pt;\n\tfont-family:\"Tahoma\",\"sans-serif\";\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;}\nspan.Heading1Char\n\t{mso-style-name:\"Heading 1 Char\";\n\tmso-style-priority:9;\n\tmso-style-unhide:no;\n\tmso-style-locked:yes;\n\tmso-style-link:\"Heading 1\";\n\tmso-ansi-font-size:14.0pt;\n\tmso-bidi-font-size:14.0pt;\n\tfont-family:\"Cambria\",\"serif\";\n\tmso-ascii-font-family:Cambria;\n\tmso-ascii-theme-font:major-latin;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:major-fareast;\n\tmso-hansi-font-family:Cambria;\n\tmso-hansi-theme-font:major-latin;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:major-bidi;\n\tcolor:#365F91;\n\tmso-themecolor:accent1;\n\tmso-themeshade:191;\n\tfont-weight:bold;}\nspan.Heading2Char\n\t{mso-style-name:\"Heading 2 Char\";\n\tmso-style-noshow:yes;\n\tmso-style-priority:9;\n\tmso-style-unhide:no;\n\tmso-style-locked:yes;\n\tmso-style-link:\"Heading 2\";\n\tmso-ansi-font-size:13.0pt;\n\tmso-bidi-font-size:13.0pt;\n\tfont-family:\"Cambria\",\"serif\";\n\tmso-ascii-font-family:Cambria;\n\tmso-ascii-theme-font:major-latin;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:major-fareast;\n\tmso-hansi-font-family:Cambria;\n\tmso-hansi-theme-font:major-latin;\n\tmso-bidi-font-family:\"Times New Roman\";\n\tmso-bidi-theme-font:major-bidi;\n\tcolor:#4F81BD;\n\tmso-themecolor:accent1;\n\tfont-weight:bold;}\nspan.BalloonTextChar\n\t{mso-style-name:\"Balloon Text Char\";\n\tmso-style-noshow:yes;\n\tmso-style-priority:99;\n\tmso-style-unhide:no;\n\tmso-style-locked:yes;\n\tmso-style-link:\"Balloon Text\";\n\tmso-ansi-font-size:8.0pt;\n\tmso-bidi-font-size:8.0pt;\n\tfont-family:\"Tahoma\",\"sans-serif\";\n\tmso-ascii-font-family:Tahoma;\n\tmso-fareast-font-family:\"Times New Roman\";\n\tmso-fareast-theme-font:minor-fareast;\n\tmso-hansi-font-family:Tahoma;\n\tmso-bidi-font-family:Tahoma;}\nspan.SpellE\n\t{mso-style-name:\"\";\n\tmso-spl-e:yes;}\nspan.GramE\n\t{mso-style-name:\"\";\n\tmso-gram-e:yes;}\n.MsoChpDefault\n\t{mso-style-type:export-only;\n\tmso-default-props:yes;\n\tfont-size:10.0pt;\n\tmso-ansi-font-size:10.0pt;\n\tmso-bidi-font-size:10.0pt;}\n@page WordSection1\n\t{size:8.5in 11.0in;\n\tmargin:1.0in 1.0in 1.0in 1.0in;\n\tmso-header-margin:.5in;\n\tmso-footer-margin:.5in;\n\tmso-paper-source:0;}\ndiv.WordSection1\n\t{page:WordSection1;}\n /* List Definitions */\n @list l0\n\t{mso-list-id:252016447;\n\tmso-list-template-ids:-356104162;}\n@list l1\n\t{mso-list-id:2128037207;\n\tmso-list-template-ids:-838822640;}\n@list l1:level1\n\t{mso-level-start-at:2;\n\tmso-level-tab-stop:.5in;\n\tmso-level-number-position:left;\n\ttext-indent:-.25in;}\nol\n\t{margin-bottom:0in;}\nul\n\t{margin-bottom:0in;}\n-->\n</style>\n<!--[if gte mso 10]>\n<style>\n /* Style Definitions */\n table.MsoNormalTable\n\t{mso-style-name:\"Table Normal\";\n\tmso-tstyle-rowband-size:0;\n\tmso-tstyle-colband-size:0;\n\tmso-style-noshow:yes;\n\tmso-style-priority:99;\n\tmso-style-qformat:yes;\n\tmso-style-parent:\"\";\n\tmso-padding-alt:0in 5.4pt 0in 5.4pt;\n\tmso-para-margin:0in;\n\tmso-para-margin-bottom:.0001pt;\n\tmso-pagination:widow-orphan;\n\tfont-size:10.0pt;\n\tfont-family:\"Times New Roman\",\"serif\";}\n</style>\n<![endif]--><!--[if gte mso 9]><xml>\n <o:shapedefaults v:ext=\"edit\" spidmax=\"2050\"/>\n</xml><![endif]--><!--[if gte mso 9]><xml>\n <o:shapelayout v:ext=\"edit\">\n  <o:idmap v:ext=\"edit\" data=\"1\"/>\n </o:shapelayout></xml><![endif]-->\n</head>\n\n<body lang=EN-US link=blue vlink=purple style='tab-interval:.5in'>\n\n<div class=WordSection1>\n\n<div align=center>\n\n<table class=MsoNormalTable border=0 cellspacing=0 cellpadding=0 width=764\n style='width:573.15pt;mso-cellspacing:0in;mso-yfti-tbllook:1184;mso-padding-alt:\n 0in 0in 0in 0in'>\n <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>\n  <td width=760 style='width:570.3pt;padding:0in 0in 0in 0in'>\n  <h1><span style='mso-fareast-font-family:\"Times New Roman\"'>Register File <o:p></o:p></span></h1>\n  <h2><span style='mso-fareast-font-family:\"Times New Roman\"'>Lab 3<o:p></o:p></span></h2>\n  <p>The objective of this lab assignment is to design and implement a register\n  file.&nbsp;</p>\n  <p>The register file implements 32 registers, each of which is 32 bits wide.\n  Register number 0 is a zero register; its content is always 0 and cannot be\n  changed. Register 1 through 31 <span class=GramE>store</span> any value\n  assigned to them. Access to registers beyond 31 is not allowed. </p>\n  <p>We use <i>data</i>, <i>address</i> and <i>control</i> ports to interface\n  with the register file. There should be 3 data ports: 2 for reading and 1 for\n  writing. During each clock cycle, values from 2 registers can be read through\n  the 2 read ports (<b><i><span style='color:#3333FF'>d_out_1</span></i></b>\n  and <b><i><span style='color:#3333FF'>d_out_2</span></i></b>) and 1 can be\n  written through the write port (<span class=SpellE><b><i><span\n  style='color:#3333FF'>d_in</span></i></b></span>). All 3 data ports are\n  32-bit wide.</p>\n  <p>Use address ports <b><i><span style='color:#3333FF'>rd_addr_1</span>, <span\n  style='color:#3333FF'>rd_addr_2</span></i></b> and <span class=SpellE><b><i><span\n  style='color:#3333FF'>wr_addr</span></i></b></span> to supply addresses of\n  registers that will be read from or written to. For example, if <i>rd_addr_1</i>\n  is set to 1 and <i>rd_addr_2</i> is set to 3, then the value in register 1\n  and 3 can be read from data port <i>d_out_1</i> and <i>d_out_2</i> at the\n  same time.</p>\n  <p>In addition to these ports, your register file needs to use a <span\n  class=SpellE><b><i><span style='color:#3333FF'>wr_en</span></i></b></span>\n  control signal to write the value on port <span class=SpellE><i>d_in</i></span>\n  to a register addressed by <span class=SpellE><i>wr_addr</i></span> in the\n  register file. The register file also needs a clock signal (port <span\n  class=SpellE><b><i><span style='color:#3333FF'>clk</span></i></b></span>).\n  Write operations are synchronized with this clock.&nbsp;</p>\n  <p>You will need an array of vectors to implement the register file.</p>\n  <p><span class=style2><b><u>Specification</u></b></span><span class=style1><u>\n  \ufffd Due Wednesday, 4/23 at 11:45pm.</u></span><u><o:p></o:p></u></p>\n  <p>Draw a block diagram of the register file as is described above. To make\n  things easier, the register file has <b><i><span style='color:#3333FF'>only 8\n  registers</span></i></b>. You can represent the middle registers with ... and\n  show only register 0, 1, 2 ... and 7</p>\n  <p class=MsoNormal><span style='mso-fareast-font-family:\"Times New Roman\"'>You\n  may use the following basic blocks: 32 bit register (with write enable), MUX\n  and 3-8 decoder. <o:p></o:p></span></p>\n  <p>The register <span class=SpellE>write_enable</span> signal literally\n  enables writing to the register. When each rising edge of the clock signal\n  arrives, the register will only update its value if <span class=SpellE>wr_en</span>\n  = 1.&nbsp;Otherwise, nothing <span class=GramE>will</span> <span\n  class=SpellE>hapen</span>.<br>\n  <span style='mso-no-proof:yes'><img width=361 height=167 id=\"_x0000_i1028\"\n  src=\"image/reg32.png\" alt=\"32 bit register\"></span><br>\n  Figure&nbsp;1. 32 bit register with write-enable.</p>\n  <p>The MUX <span class=SpellE>selectes</span> one of the 8 inputs and sends\n  it to the output, according to the 3-bit selection <span class=GramE>signal</span>\n  on the left. <br>\n  <span style='mso-no-proof:yes'><img width=382 height=176 id=\"_x0000_i1027\"\n  src=\"image/MUX.png\" alt=Mutiplexer></span><br>\n  Figure 2. Multiplexer with 8 32-bit inputs.</p>\n  <p>The 3-to-8 decoder, when enabled,&nbsp;&quot;translates&quot; the 3-bit\n  input (for example, an address) into one of the 8 outputs (for example, to\n  drive 8 enable <span class=SpellE>siganls</span> for 8 different devices). <br>\n  <span style='mso-no-proof:yes'><img width=353 height=234 id=\"_x0000_i1026\"\n  src=\"image/decoder.png\" alt=\"3-8 decoder\"></span><br>\n  Figure&nbsp;3. 3-8 <span class=GramE>decoder</span>.&nbsp;</p>\n  <p>Pay attention to the wiring. Label the wires with proper signal names and\n  mark the width.</p>\n  <p><b><u>Design</u></b><u> - Due Friday, 4/25 at 11:45pm.</u></p>\n  <p class=MsoNormal><span style='mso-fareast-font-family:\"Times New Roman\"'>Your\n  task is to design a&nbsp;register file module with 32 registers. <o:p></o:p></span></p>\n  <p>The <a href=\"lab3.zip\">template VHDL files</a> have been provided to you. The\n  interface (that is, ports) is already defined. You need to add code for\n  functionality in both files to make them work. Do not make any change to the\n  interface.</p>\n  <p>Since we are using an array to implement the register file, the decoder\n  and the <span class=SpellE>mux</span> component is implemented automatically\n  by the array reference. The implementation should be very straight-forward.\n  Please refer to Prof. <span class=SpellE>Veidenbaum's</span> slides (<a\n  href=\"http://www.ics.uci.edu/%7Ealexv/154/HTML/L5/L51_files/Slide0005.gif\">Slide\n  #5</a> and <a\n  href=\"http://www.ics.uci.edu/%7Ealexv/154/HTML/L5/L51_files/Slide0006.gif\">#6</a>\n  of <a href=\"http://www.ics.uci.edu/%7Ealexv/154/HTML/L5/index.htm\">Lecture 5</a>).\n  Our register file should be something like:<br>\n  &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;\n  &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; <span\n  class=SpellE>RegFile</span>: <span style='color:#3333FF'>array</span> (0 to\n  31) <span style='color:#3333FF'>of <span class=SpellE>std_logic_<span\n  class=GramE>vector</span></span></span><span class=GramE>(</span>31 <span\n  class=SpellE>downto</span> 0);<br>\n  The declaration in the slides has many named subtypes and constants. Some of\n  them are useful, and it will be a good idea to keep the declarations in a <span\n  class=SpellE>seperate</span> <a\n  href=\"http://www.ics.uci.edu/%7Ealexv/154/HTML/L5/L51_files/Slide0011.gif\">package</a>\n  for future labs.</p>\n  <p>Index to array elements should be of type &quot;INTEGER&quot;. To convert\n  a signal of type STD_LOGIC_VECTOR to integer, you should use <span\n  class=SpellE>funciton</span>&nbsp;&quot;<span style='color:#3333FF'>TO_INTEGER</span>&quot;.\n  It is declared in &quot;<span style='color:#3333FF'>IEEE.NUMERIC_STD</span>&quot;\n  package. The argument of this function should be either STD_LOGIC_UNSIGNED or\n  STD_LOGIC_SIGNED. So we <span class=SpellE>woudl</span> first cast our\n  STD_LOGIC_VECTOR to STD_LOGIC_UNSIGNED, then pass it to TO_INTEGER.&nbsp;For\n  example, to use <span class=SpellE>wr_addr</span> as array index, you should\n  use: <span class=SpellE><span style='color:#3333FF'>RegFile</span></span><span\n  style='color:#3333FF'>( TO_INTEGER( UNSIGNED(<span class=SpellE>wr_addr</span>)\n  ) )</span>;</p>\n  <p>You should use a process to implement the writing operation. Think about\n  which signals should be in&nbsp;the sensitivity list (<span class=SpellE>wr_addr</span>,\n  <span class=SpellE>wr_en</span>, <span class=SpellE>d_in</span>, <span\n  class=SpellE>clk</span>). Pay special attention to R0. When <span\n  class=SpellE>wr_addr</span> = &quot;00000&quot;, an update should not happen.</p>\n  <p><b><u>Verification</u></b><u> - Due Friday, 4/25 at 11:45pm.</u></p>\n  <p>In your test bench, you need to test your register file module for the\n  following aspects:</p>\n  <p>Addressing: You must make sure that you are reading from / writing to the\n  specific register you want. All addresses and data ports need to be tested.\n  This has to be done first, because the following tests will test each\n  register and to do that you must make sure you are able to access each\n  register. <br>\n  You should write unique values to different registers, and read from them and\n  see if what you read is what you have written.</p>\n  <p>Content: You must make sure that each register holds what was actually\n  written. No &quot;stuck at&quot; errors exist. Each bit in each register must\n  be tested. <br>\n  You should write &quot;000...0&quot; and &quot;111...1&quot; to each register\n  and read from them and see if what you read is what you have written.</p>\n  <p>All input signals in test bench should be 1 clock long and go high a short\n  time after a rising clock edge. <span class=GramE>Use assert</span>\n  instruction and expected values to detect errors.</p>\n  <div class=MsoNormal align=center style='text-align:center'><span\n  style='mso-fareast-font-family:\"Times New Roman\"'>\n  <hr size=2 width=\"100%\" align=center>\n  </span></div>\n  <p class=MsoNormal><b><span style='mso-fareast-font-family:\"Times New Roman\"'>What\n  you should produce in this lab:</span></b><span style='mso-fareast-font-family:\n  \"Times New Roman\"'> <o:p></o:p></span></p>\n  <p class=MsoNormal><span style='mso-fareast-font-family:\"Times New Roman\"'><o:p>&nbsp;</o:p></span></p>\n  <p class=MsoNormal><span style='mso-fareast-font-family:\"Times New Roman\"'>Please\n  submit the specification by Wednesday, 4/23 at 11:45pm. <o:p></o:p></span></p>\n  <ol start=1 type=1>\n   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:\n       auto;mso-list:l0 level1 lfo1;tab-stops:list .5in'><span\n       style='mso-fareast-font-family:\"Times New Roman\"'>A block diagram of the\n       register file you designed that has 8 registers.<o:p></o:p></span></li>\n  </ol>\n  <p class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:auto'>Please\n  submit your design and verification by Friday, 4/25 at 11:45pm.<span\n  style='mso-fareast-font-family:\"Times New Roman\"'><o:p></o:p></span></p>\n  <ol start=2 type=1>\n   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:\n       auto;mso-list:l1 level1 lfo2;tab-stops:list .5in'><span\n       style='mso-fareast-font-family:\"Times New Roman\"'>Your VHDL design. <o:p></o:p></span></li>\n   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:\n       auto;mso-list:l1 level1 lfo2;tab-stops:list .5in'><span\n       style='mso-fareast-font-family:\"Times New Roman\"'>Your VHDL test-bench. <o:p></o:p></span></li>\n   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:\n       auto;mso-list:l1 level1 lfo2;tab-stops:list .5in'><span\n       style='mso-fareast-font-family:\"Times New Roman\"'>Screen shots of\n       addressing and content tests. <o:p></o:p></span></li>\n  </ol>\n  <p>&nbsp;</p>\n  </td>\n </tr>\n</table>\n\n</div>\n\n<p class=MsoNormal><span style='mso-fareast-font-family:\"Times New Roman\"'><o:p>&nbsp;</o:p></span></p>\n\n</div>\n\n</body>\n\n</html>\n", "id": 1357.0}