<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="LabA_1" solutionName="solution1" date="2022-10-11T17:55:43.918+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="LabA_1" solutionName="solution1" date="2022-10-11T17:55:43.837+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="LabA_1" solutionName="solution1" date="2022-10-11T17:55:43.834+0800"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="LabA_1" solutionName="solution1" date="2022-10-11T17:55:29.100+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="LabA_1" solutionName="solution1" date="2022-10-11T17:55:29.042+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="LabA_1" solutionName="solution1" date="2022-10-11T17:55:29.038+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="LabA_1" solutionName="solution3" date="2022-10-11T18:07:43.000+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set ap_return__return_group [add_wave_group ap_return__return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/interrupt -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_BRESP -into $ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_BREADY -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_BVALID -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_RRESP -into $ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_RDATA -into $ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_RREADY -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_RVALID -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_ARREADY -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_ARVALID -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_ARADDR -into $ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_WSTRB -into $ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_WDATA -into $ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_WREADY -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_WVALID -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_AWREADY -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_AWVALID -into $ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/s_axi_control_AWADDR -into $ap_return__return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in3 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in2 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in1 -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_adders_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_ap_return__return_group [add_wave_group ap_return__return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/control_INTERRUPT -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_BRESP -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_BREADY -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_BVALID -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_RRESP -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_RDATA -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_RREADY -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_RVALID -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_ARREADY -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_ARVALID -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_ARADDR -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_WSTRB -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_WDATA -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_WREADY -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_WVALID -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_AWREADY -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_AWVALID -into $tb_ap_return__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/control_AWADDR -into $tb_ap_return__return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/in3 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in2 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in1 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config adders.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 5 [n/a] @ &quot;109000&quot;&#xD;&#xA;// RTL Simulation : 1 / 5 [n/a] @ &quot;191000&quot;&#xD;&#xA;// RTL Simulation : 2 / 5 [n/a] @ &quot;269000&quot;&#xD;&#xA;// RTL Simulation : 3 / 5 [n/a] @ &quot;347000&quot;&#xD;&#xA;// RTL Simulation : 4 / 5 [n/a] @ &quot;425000&quot;&#xD;&#xA;// RTL Simulation : 5 / 5 [n/a] @ &quot;504000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 523230 ps : File &quot;D:/1111HLS/LabA/LabA_1/solution3/sim/verilog/adders.autotb.v&quot; Line 476&#xD;&#xA;## quit" projectName="LabA_1" solutionName="solution3" date="2022-10-11T18:08:07.597+0800" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/ap_return -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in3 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in2 -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/AESL_inst_adders/in1 -into $return_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_adders_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_in3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_adders_top/in3 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in2 -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_adders_top/in1 -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config adders.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 5 [n/a] @ &quot;109000&quot;&#xD;&#xA;// RTL Simulation : 1 / 5 [n/a] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 2 / 5 [n/a] @ &quot;119000&quot;&#xD;&#xA;// RTL Simulation : 3 / 5 [n/a] @ &quot;122000&quot;&#xD;&#xA;// RTL Simulation : 4 / 5 [n/a] @ &quot;126000&quot;&#xD;&#xA;// RTL Simulation : 5 / 5 [n/a] @ &quot;129000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 145070 ps : File &quot;D:/1111HLS/LabA/LabA_1/solution2/sim/verilog/adders.autotb.v&quot; Line 345&#xD;&#xA;## quit" projectName="LabA_1" solutionName="solution2" date="2022-10-11T17:59:28.657+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
