
    wire reset;
    wire clock;
    assign reset = ap_rst_n;
    assign clock = ap_clk;
    wire [2:0] proc_0_data_FIFO_blk;
    wire [2:0] proc_0_data_PIPO_blk;
    wire [2:0] proc_0_start_FIFO_blk;
    wire [2:0] proc_0_TLF_FIFO_blk;
    wire [2:0] proc_0_input_sync_blk;
    wire [2:0] proc_0_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_0;
    reg [2:0] proc_dep_vld_vec_0_reg;
    wire [2:0] in_chan_dep_vld_vec_0;
    wire [527:0] in_chan_dep_data_vec_0;
    wire [2:0] token_in_vec_0;
    wire [2:0] out_chan_dep_vld_vec_0;
    wire [175:0] out_chan_dep_data_0;
    wire [2:0] token_out_vec_0;
    wire dl_detect_out_0;
    wire dep_chan_vld_1_0;
    wire [175:0] dep_chan_data_1_0;
    wire token_1_0;
    wire dep_chan_vld_2_0;
    wire [175:0] dep_chan_data_2_0;
    wire token_2_0;
    wire dep_chan_vld_12_0;
    wire [175:0] dep_chan_data_12_0;
    wire token_12_0;
    wire [1:0] proc_1_data_FIFO_blk;
    wire [1:0] proc_1_data_PIPO_blk;
    wire [1:0] proc_1_start_FIFO_blk;
    wire [1:0] proc_1_TLF_FIFO_blk;
    wire [1:0] proc_1_input_sync_blk;
    wire [1:0] proc_1_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_1;
    reg [1:0] proc_dep_vld_vec_1_reg;
    wire [1:0] in_chan_dep_vld_vec_1;
    wire [351:0] in_chan_dep_data_vec_1;
    wire [1:0] token_in_vec_1;
    wire [1:0] out_chan_dep_vld_vec_1;
    wire [175:0] out_chan_dep_data_1;
    wire [1:0] token_out_vec_1;
    wire dl_detect_out_1;
    wire dep_chan_vld_0_1;
    wire [175:0] dep_chan_data_0_1;
    wire token_0_1;
    wire dep_chan_vld_175_1;
    wire [175:0] dep_chan_data_175_1;
    wire token_175_1;
    wire [2:0] proc_2_data_FIFO_blk;
    wire [2:0] proc_2_data_PIPO_blk;
    wire [2:0] proc_2_start_FIFO_blk;
    wire [2:0] proc_2_TLF_FIFO_blk;
    wire [2:0] proc_2_input_sync_blk;
    wire [2:0] proc_2_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_2;
    reg [2:0] proc_dep_vld_vec_2_reg;
    wire [2:0] in_chan_dep_vld_vec_2;
    wire [527:0] in_chan_dep_data_vec_2;
    wire [2:0] token_in_vec_2;
    wire [2:0] out_chan_dep_vld_vec_2;
    wire [175:0] out_chan_dep_data_2;
    wire [2:0] token_out_vec_2;
    wire dl_detect_out_2;
    wire dep_chan_vld_0_2;
    wire [175:0] dep_chan_data_0_2;
    wire token_0_2;
    wire dep_chan_vld_3_2;
    wire [175:0] dep_chan_data_3_2;
    wire token_3_2;
    wire dep_chan_vld_12_2;
    wire [175:0] dep_chan_data_12_2;
    wire token_12_2;
    wire [1:0] proc_3_data_FIFO_blk;
    wire [1:0] proc_3_data_PIPO_blk;
    wire [1:0] proc_3_start_FIFO_blk;
    wire [1:0] proc_3_TLF_FIFO_blk;
    wire [1:0] proc_3_input_sync_blk;
    wire [1:0] proc_3_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_3;
    reg [1:0] proc_dep_vld_vec_3_reg;
    wire [1:0] in_chan_dep_vld_vec_3;
    wire [351:0] in_chan_dep_data_vec_3;
    wire [1:0] token_in_vec_3;
    wire [1:0] out_chan_dep_vld_vec_3;
    wire [175:0] out_chan_dep_data_3;
    wire [1:0] token_out_vec_3;
    wire dl_detect_out_3;
    wire dep_chan_vld_2_3;
    wire [175:0] dep_chan_data_2_3;
    wire token_2_3;
    wire dep_chan_vld_4_3;
    wire [175:0] dep_chan_data_4_3;
    wire token_4_3;
    wire [2:0] proc_4_data_FIFO_blk;
    wire [2:0] proc_4_data_PIPO_blk;
    wire [2:0] proc_4_start_FIFO_blk;
    wire [2:0] proc_4_TLF_FIFO_blk;
    wire [2:0] proc_4_input_sync_blk;
    wire [2:0] proc_4_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_4;
    reg [2:0] proc_dep_vld_vec_4_reg;
    wire [2:0] in_chan_dep_vld_vec_4;
    wire [527:0] in_chan_dep_data_vec_4;
    wire [2:0] token_in_vec_4;
    wire [2:0] out_chan_dep_vld_vec_4;
    wire [175:0] out_chan_dep_data_4;
    wire [2:0] token_out_vec_4;
    wire dl_detect_out_4;
    wire dep_chan_vld_3_4;
    wire [175:0] dep_chan_data_3_4;
    wire token_3_4;
    wire dep_chan_vld_5_4;
    wire [175:0] dep_chan_data_5_4;
    wire token_5_4;
    wire dep_chan_vld_22_4;
    wire [175:0] dep_chan_data_22_4;
    wire token_22_4;
    wire [2:0] proc_5_data_FIFO_blk;
    wire [2:0] proc_5_data_PIPO_blk;
    wire [2:0] proc_5_start_FIFO_blk;
    wire [2:0] proc_5_TLF_FIFO_blk;
    wire [2:0] proc_5_input_sync_blk;
    wire [2:0] proc_5_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_5;
    reg [2:0] proc_dep_vld_vec_5_reg;
    wire [2:0] in_chan_dep_vld_vec_5;
    wire [527:0] in_chan_dep_data_vec_5;
    wire [2:0] token_in_vec_5;
    wire [2:0] out_chan_dep_vld_vec_5;
    wire [175:0] out_chan_dep_data_5;
    wire [2:0] token_out_vec_5;
    wire dl_detect_out_5;
    wire dep_chan_vld_4_5;
    wire [175:0] dep_chan_data_4_5;
    wire token_4_5;
    wire dep_chan_vld_6_5;
    wire [175:0] dep_chan_data_6_5;
    wire token_6_5;
    wire dep_chan_vld_30_5;
    wire [175:0] dep_chan_data_30_5;
    wire token_30_5;
    wire [2:0] proc_6_data_FIFO_blk;
    wire [2:0] proc_6_data_PIPO_blk;
    wire [2:0] proc_6_start_FIFO_blk;
    wire [2:0] proc_6_TLF_FIFO_blk;
    wire [2:0] proc_6_input_sync_blk;
    wire [2:0] proc_6_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_6;
    reg [2:0] proc_dep_vld_vec_6_reg;
    wire [2:0] in_chan_dep_vld_vec_6;
    wire [527:0] in_chan_dep_data_vec_6;
    wire [2:0] token_in_vec_6;
    wire [2:0] out_chan_dep_vld_vec_6;
    wire [175:0] out_chan_dep_data_6;
    wire [2:0] token_out_vec_6;
    wire dl_detect_out_6;
    wire dep_chan_vld_5_6;
    wire [175:0] dep_chan_data_5_6;
    wire token_5_6;
    wire dep_chan_vld_7_6;
    wire [175:0] dep_chan_data_7_6;
    wire token_7_6;
    wire dep_chan_vld_38_6;
    wire [175:0] dep_chan_data_38_6;
    wire token_38_6;
    wire [2:0] proc_7_data_FIFO_blk;
    wire [2:0] proc_7_data_PIPO_blk;
    wire [2:0] proc_7_start_FIFO_blk;
    wire [2:0] proc_7_TLF_FIFO_blk;
    wire [2:0] proc_7_input_sync_blk;
    wire [2:0] proc_7_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_7;
    reg [2:0] proc_dep_vld_vec_7_reg;
    wire [2:0] in_chan_dep_vld_vec_7;
    wire [527:0] in_chan_dep_data_vec_7;
    wire [2:0] token_in_vec_7;
    wire [2:0] out_chan_dep_vld_vec_7;
    wire [175:0] out_chan_dep_data_7;
    wire [2:0] token_out_vec_7;
    wire dl_detect_out_7;
    wire dep_chan_vld_6_7;
    wire [175:0] dep_chan_data_6_7;
    wire token_6_7;
    wire dep_chan_vld_8_7;
    wire [175:0] dep_chan_data_8_7;
    wire token_8_7;
    wire dep_chan_vld_46_7;
    wire [175:0] dep_chan_data_46_7;
    wire token_46_7;
    wire [2:0] proc_8_data_FIFO_blk;
    wire [2:0] proc_8_data_PIPO_blk;
    wire [2:0] proc_8_start_FIFO_blk;
    wire [2:0] proc_8_TLF_FIFO_blk;
    wire [2:0] proc_8_input_sync_blk;
    wire [2:0] proc_8_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_8;
    reg [2:0] proc_dep_vld_vec_8_reg;
    wire [2:0] in_chan_dep_vld_vec_8;
    wire [527:0] in_chan_dep_data_vec_8;
    wire [2:0] token_in_vec_8;
    wire [2:0] out_chan_dep_vld_vec_8;
    wire [175:0] out_chan_dep_data_8;
    wire [2:0] token_out_vec_8;
    wire dl_detect_out_8;
    wire dep_chan_vld_7_8;
    wire [175:0] dep_chan_data_7_8;
    wire token_7_8;
    wire dep_chan_vld_9_8;
    wire [175:0] dep_chan_data_9_8;
    wire token_9_8;
    wire dep_chan_vld_54_8;
    wire [175:0] dep_chan_data_54_8;
    wire token_54_8;
    wire [2:0] proc_9_data_FIFO_blk;
    wire [2:0] proc_9_data_PIPO_blk;
    wire [2:0] proc_9_start_FIFO_blk;
    wire [2:0] proc_9_TLF_FIFO_blk;
    wire [2:0] proc_9_input_sync_blk;
    wire [2:0] proc_9_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_9;
    reg [2:0] proc_dep_vld_vec_9_reg;
    wire [2:0] in_chan_dep_vld_vec_9;
    wire [527:0] in_chan_dep_data_vec_9;
    wire [2:0] token_in_vec_9;
    wire [2:0] out_chan_dep_vld_vec_9;
    wire [175:0] out_chan_dep_data_9;
    wire [2:0] token_out_vec_9;
    wire dl_detect_out_9;
    wire dep_chan_vld_8_9;
    wire [175:0] dep_chan_data_8_9;
    wire token_8_9;
    wire dep_chan_vld_10_9;
    wire [175:0] dep_chan_data_10_9;
    wire token_10_9;
    wire dep_chan_vld_62_9;
    wire [175:0] dep_chan_data_62_9;
    wire token_62_9;
    wire [2:0] proc_10_data_FIFO_blk;
    wire [2:0] proc_10_data_PIPO_blk;
    wire [2:0] proc_10_start_FIFO_blk;
    wire [2:0] proc_10_TLF_FIFO_blk;
    wire [2:0] proc_10_input_sync_blk;
    wire [2:0] proc_10_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_10;
    reg [2:0] proc_dep_vld_vec_10_reg;
    wire [2:0] in_chan_dep_vld_vec_10;
    wire [527:0] in_chan_dep_data_vec_10;
    wire [2:0] token_in_vec_10;
    wire [2:0] out_chan_dep_vld_vec_10;
    wire [175:0] out_chan_dep_data_10;
    wire [2:0] token_out_vec_10;
    wire dl_detect_out_10;
    wire dep_chan_vld_9_10;
    wire [175:0] dep_chan_data_9_10;
    wire token_9_10;
    wire dep_chan_vld_11_10;
    wire [175:0] dep_chan_data_11_10;
    wire token_11_10;
    wire dep_chan_vld_70_10;
    wire [175:0] dep_chan_data_70_10;
    wire token_70_10;
    wire [1:0] proc_11_data_FIFO_blk;
    wire [1:0] proc_11_data_PIPO_blk;
    wire [1:0] proc_11_start_FIFO_blk;
    wire [1:0] proc_11_TLF_FIFO_blk;
    wire [1:0] proc_11_input_sync_blk;
    wire [1:0] proc_11_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_11;
    reg [1:0] proc_dep_vld_vec_11_reg;
    wire [1:0] in_chan_dep_vld_vec_11;
    wire [351:0] in_chan_dep_data_vec_11;
    wire [1:0] token_in_vec_11;
    wire [1:0] out_chan_dep_vld_vec_11;
    wire [175:0] out_chan_dep_data_11;
    wire [1:0] token_out_vec_11;
    wire dl_detect_out_11;
    wire dep_chan_vld_10_11;
    wire [175:0] dep_chan_data_10_11;
    wire token_10_11;
    wire dep_chan_vld_78_11;
    wire [175:0] dep_chan_data_78_11;
    wire token_78_11;
    wire [2:0] proc_12_data_FIFO_blk;
    wire [2:0] proc_12_data_PIPO_blk;
    wire [2:0] proc_12_start_FIFO_blk;
    wire [2:0] proc_12_TLF_FIFO_blk;
    wire [2:0] proc_12_input_sync_blk;
    wire [2:0] proc_12_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_12;
    reg [2:0] proc_dep_vld_vec_12_reg;
    wire [2:0] in_chan_dep_vld_vec_12;
    wire [527:0] in_chan_dep_data_vec_12;
    wire [2:0] token_in_vec_12;
    wire [2:0] out_chan_dep_vld_vec_12;
    wire [175:0] out_chan_dep_data_12;
    wire [2:0] token_out_vec_12;
    wire dl_detect_out_12;
    wire dep_chan_vld_0_12;
    wire [175:0] dep_chan_data_0_12;
    wire token_0_12;
    wire dep_chan_vld_2_12;
    wire [175:0] dep_chan_data_2_12;
    wire token_2_12;
    wire dep_chan_vld_13_12;
    wire [175:0] dep_chan_data_13_12;
    wire token_13_12;
    wire [1:0] proc_13_data_FIFO_blk;
    wire [1:0] proc_13_data_PIPO_blk;
    wire [1:0] proc_13_start_FIFO_blk;
    wire [1:0] proc_13_TLF_FIFO_blk;
    wire [1:0] proc_13_input_sync_blk;
    wire [1:0] proc_13_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_13;
    reg [1:0] proc_dep_vld_vec_13_reg;
    wire [1:0] in_chan_dep_vld_vec_13;
    wire [351:0] in_chan_dep_data_vec_13;
    wire [1:0] token_in_vec_13;
    wire [1:0] out_chan_dep_vld_vec_13;
    wire [175:0] out_chan_dep_data_13;
    wire [1:0] token_out_vec_13;
    wire dl_detect_out_13;
    wire dep_chan_vld_12_13;
    wire [175:0] dep_chan_data_12_13;
    wire token_12_13;
    wire dep_chan_vld_14_13;
    wire [175:0] dep_chan_data_14_13;
    wire token_14_13;
    wire [2:0] proc_14_data_FIFO_blk;
    wire [2:0] proc_14_data_PIPO_blk;
    wire [2:0] proc_14_start_FIFO_blk;
    wire [2:0] proc_14_TLF_FIFO_blk;
    wire [2:0] proc_14_input_sync_blk;
    wire [2:0] proc_14_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_14;
    reg [2:0] proc_dep_vld_vec_14_reg;
    wire [2:0] in_chan_dep_vld_vec_14;
    wire [527:0] in_chan_dep_data_vec_14;
    wire [2:0] token_in_vec_14;
    wire [2:0] out_chan_dep_vld_vec_14;
    wire [175:0] out_chan_dep_data_14;
    wire [2:0] token_out_vec_14;
    wire dl_detect_out_14;
    wire dep_chan_vld_13_14;
    wire [175:0] dep_chan_data_13_14;
    wire token_13_14;
    wire dep_chan_vld_15_14;
    wire [175:0] dep_chan_data_15_14;
    wire token_15_14;
    wire dep_chan_vld_22_14;
    wire [175:0] dep_chan_data_22_14;
    wire token_22_14;
    wire [2:0] proc_15_data_FIFO_blk;
    wire [2:0] proc_15_data_PIPO_blk;
    wire [2:0] proc_15_start_FIFO_blk;
    wire [2:0] proc_15_TLF_FIFO_blk;
    wire [2:0] proc_15_input_sync_blk;
    wire [2:0] proc_15_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_15;
    reg [2:0] proc_dep_vld_vec_15_reg;
    wire [2:0] in_chan_dep_vld_vec_15;
    wire [527:0] in_chan_dep_data_vec_15;
    wire [2:0] token_in_vec_15;
    wire [2:0] out_chan_dep_vld_vec_15;
    wire [175:0] out_chan_dep_data_15;
    wire [2:0] token_out_vec_15;
    wire dl_detect_out_15;
    wire dep_chan_vld_14_15;
    wire [175:0] dep_chan_data_14_15;
    wire token_14_15;
    wire dep_chan_vld_16_15;
    wire [175:0] dep_chan_data_16_15;
    wire token_16_15;
    wire dep_chan_vld_23_15;
    wire [175:0] dep_chan_data_23_15;
    wire token_23_15;
    wire [2:0] proc_16_data_FIFO_blk;
    wire [2:0] proc_16_data_PIPO_blk;
    wire [2:0] proc_16_start_FIFO_blk;
    wire [2:0] proc_16_TLF_FIFO_blk;
    wire [2:0] proc_16_input_sync_blk;
    wire [2:0] proc_16_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_16;
    reg [2:0] proc_dep_vld_vec_16_reg;
    wire [2:0] in_chan_dep_vld_vec_16;
    wire [527:0] in_chan_dep_data_vec_16;
    wire [2:0] token_in_vec_16;
    wire [2:0] out_chan_dep_vld_vec_16;
    wire [175:0] out_chan_dep_data_16;
    wire [2:0] token_out_vec_16;
    wire dl_detect_out_16;
    wire dep_chan_vld_15_16;
    wire [175:0] dep_chan_data_15_16;
    wire token_15_16;
    wire dep_chan_vld_17_16;
    wire [175:0] dep_chan_data_17_16;
    wire token_17_16;
    wire dep_chan_vld_24_16;
    wire [175:0] dep_chan_data_24_16;
    wire token_24_16;
    wire [2:0] proc_17_data_FIFO_blk;
    wire [2:0] proc_17_data_PIPO_blk;
    wire [2:0] proc_17_start_FIFO_blk;
    wire [2:0] proc_17_TLF_FIFO_blk;
    wire [2:0] proc_17_input_sync_blk;
    wire [2:0] proc_17_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_17;
    reg [2:0] proc_dep_vld_vec_17_reg;
    wire [2:0] in_chan_dep_vld_vec_17;
    wire [527:0] in_chan_dep_data_vec_17;
    wire [2:0] token_in_vec_17;
    wire [2:0] out_chan_dep_vld_vec_17;
    wire [175:0] out_chan_dep_data_17;
    wire [2:0] token_out_vec_17;
    wire dl_detect_out_17;
    wire dep_chan_vld_16_17;
    wire [175:0] dep_chan_data_16_17;
    wire token_16_17;
    wire dep_chan_vld_18_17;
    wire [175:0] dep_chan_data_18_17;
    wire token_18_17;
    wire dep_chan_vld_25_17;
    wire [175:0] dep_chan_data_25_17;
    wire token_25_17;
    wire [2:0] proc_18_data_FIFO_blk;
    wire [2:0] proc_18_data_PIPO_blk;
    wire [2:0] proc_18_start_FIFO_blk;
    wire [2:0] proc_18_TLF_FIFO_blk;
    wire [2:0] proc_18_input_sync_blk;
    wire [2:0] proc_18_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_18;
    reg [2:0] proc_dep_vld_vec_18_reg;
    wire [2:0] in_chan_dep_vld_vec_18;
    wire [527:0] in_chan_dep_data_vec_18;
    wire [2:0] token_in_vec_18;
    wire [2:0] out_chan_dep_vld_vec_18;
    wire [175:0] out_chan_dep_data_18;
    wire [2:0] token_out_vec_18;
    wire dl_detect_out_18;
    wire dep_chan_vld_17_18;
    wire [175:0] dep_chan_data_17_18;
    wire token_17_18;
    wire dep_chan_vld_19_18;
    wire [175:0] dep_chan_data_19_18;
    wire token_19_18;
    wire dep_chan_vld_26_18;
    wire [175:0] dep_chan_data_26_18;
    wire token_26_18;
    wire [2:0] proc_19_data_FIFO_blk;
    wire [2:0] proc_19_data_PIPO_blk;
    wire [2:0] proc_19_start_FIFO_blk;
    wire [2:0] proc_19_TLF_FIFO_blk;
    wire [2:0] proc_19_input_sync_blk;
    wire [2:0] proc_19_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_19;
    reg [2:0] proc_dep_vld_vec_19_reg;
    wire [2:0] in_chan_dep_vld_vec_19;
    wire [527:0] in_chan_dep_data_vec_19;
    wire [2:0] token_in_vec_19;
    wire [2:0] out_chan_dep_vld_vec_19;
    wire [175:0] out_chan_dep_data_19;
    wire [2:0] token_out_vec_19;
    wire dl_detect_out_19;
    wire dep_chan_vld_18_19;
    wire [175:0] dep_chan_data_18_19;
    wire token_18_19;
    wire dep_chan_vld_20_19;
    wire [175:0] dep_chan_data_20_19;
    wire token_20_19;
    wire dep_chan_vld_27_19;
    wire [175:0] dep_chan_data_27_19;
    wire token_27_19;
    wire [2:0] proc_20_data_FIFO_blk;
    wire [2:0] proc_20_data_PIPO_blk;
    wire [2:0] proc_20_start_FIFO_blk;
    wire [2:0] proc_20_TLF_FIFO_blk;
    wire [2:0] proc_20_input_sync_blk;
    wire [2:0] proc_20_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_20;
    reg [2:0] proc_dep_vld_vec_20_reg;
    wire [2:0] in_chan_dep_vld_vec_20;
    wire [527:0] in_chan_dep_data_vec_20;
    wire [2:0] token_in_vec_20;
    wire [2:0] out_chan_dep_vld_vec_20;
    wire [175:0] out_chan_dep_data_20;
    wire [2:0] token_out_vec_20;
    wire dl_detect_out_20;
    wire dep_chan_vld_19_20;
    wire [175:0] dep_chan_data_19_20;
    wire token_19_20;
    wire dep_chan_vld_21_20;
    wire [175:0] dep_chan_data_21_20;
    wire token_21_20;
    wire dep_chan_vld_28_20;
    wire [175:0] dep_chan_data_28_20;
    wire token_28_20;
    wire [1:0] proc_21_data_FIFO_blk;
    wire [1:0] proc_21_data_PIPO_blk;
    wire [1:0] proc_21_start_FIFO_blk;
    wire [1:0] proc_21_TLF_FIFO_blk;
    wire [1:0] proc_21_input_sync_blk;
    wire [1:0] proc_21_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_21;
    reg [1:0] proc_dep_vld_vec_21_reg;
    wire [1:0] in_chan_dep_vld_vec_21;
    wire [351:0] in_chan_dep_data_vec_21;
    wire [1:0] token_in_vec_21;
    wire [1:0] out_chan_dep_vld_vec_21;
    wire [175:0] out_chan_dep_data_21;
    wire [1:0] token_out_vec_21;
    wire dl_detect_out_21;
    wire dep_chan_vld_20_21;
    wire [175:0] dep_chan_data_20_21;
    wire token_20_21;
    wire dep_chan_vld_29_21;
    wire [175:0] dep_chan_data_29_21;
    wire token_29_21;
    wire [4:0] proc_22_data_FIFO_blk;
    wire [4:0] proc_22_data_PIPO_blk;
    wire [4:0] proc_22_start_FIFO_blk;
    wire [4:0] proc_22_TLF_FIFO_blk;
    wire [4:0] proc_22_input_sync_blk;
    wire [4:0] proc_22_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_22;
    reg [4:0] proc_dep_vld_vec_22_reg;
    wire [4:0] in_chan_dep_vld_vec_22;
    wire [879:0] in_chan_dep_data_vec_22;
    wire [4:0] token_in_vec_22;
    wire [4:0] out_chan_dep_vld_vec_22;
    wire [175:0] out_chan_dep_data_22;
    wire [4:0] token_out_vec_22;
    wire dl_detect_out_22;
    wire dep_chan_vld_4_22;
    wire [175:0] dep_chan_data_4_22;
    wire token_4_22;
    wire dep_chan_vld_14_22;
    wire [175:0] dep_chan_data_14_22;
    wire token_14_22;
    wire dep_chan_vld_23_22;
    wire [175:0] dep_chan_data_23_22;
    wire token_23_22;
    wire dep_chan_vld_30_22;
    wire [175:0] dep_chan_data_30_22;
    wire token_30_22;
    wire dep_chan_vld_109_22;
    wire [175:0] dep_chan_data_109_22;
    wire token_109_22;
    wire [4:0] proc_23_data_FIFO_blk;
    wire [4:0] proc_23_data_PIPO_blk;
    wire [4:0] proc_23_start_FIFO_blk;
    wire [4:0] proc_23_TLF_FIFO_blk;
    wire [4:0] proc_23_input_sync_blk;
    wire [4:0] proc_23_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_23;
    reg [4:0] proc_dep_vld_vec_23_reg;
    wire [4:0] in_chan_dep_vld_vec_23;
    wire [879:0] in_chan_dep_data_vec_23;
    wire [4:0] token_in_vec_23;
    wire [4:0] out_chan_dep_vld_vec_23;
    wire [175:0] out_chan_dep_data_23;
    wire [4:0] token_out_vec_23;
    wire dl_detect_out_23;
    wire dep_chan_vld_15_23;
    wire [175:0] dep_chan_data_15_23;
    wire token_15_23;
    wire dep_chan_vld_22_23;
    wire [175:0] dep_chan_data_22_23;
    wire token_22_23;
    wire dep_chan_vld_24_23;
    wire [175:0] dep_chan_data_24_23;
    wire token_24_23;
    wire dep_chan_vld_31_23;
    wire [175:0] dep_chan_data_31_23;
    wire token_31_23;
    wire dep_chan_vld_117_23;
    wire [175:0] dep_chan_data_117_23;
    wire token_117_23;
    wire [4:0] proc_24_data_FIFO_blk;
    wire [4:0] proc_24_data_PIPO_blk;
    wire [4:0] proc_24_start_FIFO_blk;
    wire [4:0] proc_24_TLF_FIFO_blk;
    wire [4:0] proc_24_input_sync_blk;
    wire [4:0] proc_24_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_24;
    reg [4:0] proc_dep_vld_vec_24_reg;
    wire [4:0] in_chan_dep_vld_vec_24;
    wire [879:0] in_chan_dep_data_vec_24;
    wire [4:0] token_in_vec_24;
    wire [4:0] out_chan_dep_vld_vec_24;
    wire [175:0] out_chan_dep_data_24;
    wire [4:0] token_out_vec_24;
    wire dl_detect_out_24;
    wire dep_chan_vld_16_24;
    wire [175:0] dep_chan_data_16_24;
    wire token_16_24;
    wire dep_chan_vld_23_24;
    wire [175:0] dep_chan_data_23_24;
    wire token_23_24;
    wire dep_chan_vld_25_24;
    wire [175:0] dep_chan_data_25_24;
    wire token_25_24;
    wire dep_chan_vld_32_24;
    wire [175:0] dep_chan_data_32_24;
    wire token_32_24;
    wire dep_chan_vld_125_24;
    wire [175:0] dep_chan_data_125_24;
    wire token_125_24;
    wire [4:0] proc_25_data_FIFO_blk;
    wire [4:0] proc_25_data_PIPO_blk;
    wire [4:0] proc_25_start_FIFO_blk;
    wire [4:0] proc_25_TLF_FIFO_blk;
    wire [4:0] proc_25_input_sync_blk;
    wire [4:0] proc_25_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_25;
    reg [4:0] proc_dep_vld_vec_25_reg;
    wire [4:0] in_chan_dep_vld_vec_25;
    wire [879:0] in_chan_dep_data_vec_25;
    wire [4:0] token_in_vec_25;
    wire [4:0] out_chan_dep_vld_vec_25;
    wire [175:0] out_chan_dep_data_25;
    wire [4:0] token_out_vec_25;
    wire dl_detect_out_25;
    wire dep_chan_vld_17_25;
    wire [175:0] dep_chan_data_17_25;
    wire token_17_25;
    wire dep_chan_vld_24_25;
    wire [175:0] dep_chan_data_24_25;
    wire token_24_25;
    wire dep_chan_vld_26_25;
    wire [175:0] dep_chan_data_26_25;
    wire token_26_25;
    wire dep_chan_vld_33_25;
    wire [175:0] dep_chan_data_33_25;
    wire token_33_25;
    wire dep_chan_vld_133_25;
    wire [175:0] dep_chan_data_133_25;
    wire token_133_25;
    wire [4:0] proc_26_data_FIFO_blk;
    wire [4:0] proc_26_data_PIPO_blk;
    wire [4:0] proc_26_start_FIFO_blk;
    wire [4:0] proc_26_TLF_FIFO_blk;
    wire [4:0] proc_26_input_sync_blk;
    wire [4:0] proc_26_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_26;
    reg [4:0] proc_dep_vld_vec_26_reg;
    wire [4:0] in_chan_dep_vld_vec_26;
    wire [879:0] in_chan_dep_data_vec_26;
    wire [4:0] token_in_vec_26;
    wire [4:0] out_chan_dep_vld_vec_26;
    wire [175:0] out_chan_dep_data_26;
    wire [4:0] token_out_vec_26;
    wire dl_detect_out_26;
    wire dep_chan_vld_18_26;
    wire [175:0] dep_chan_data_18_26;
    wire token_18_26;
    wire dep_chan_vld_25_26;
    wire [175:0] dep_chan_data_25_26;
    wire token_25_26;
    wire dep_chan_vld_27_26;
    wire [175:0] dep_chan_data_27_26;
    wire token_27_26;
    wire dep_chan_vld_34_26;
    wire [175:0] dep_chan_data_34_26;
    wire token_34_26;
    wire dep_chan_vld_141_26;
    wire [175:0] dep_chan_data_141_26;
    wire token_141_26;
    wire [4:0] proc_27_data_FIFO_blk;
    wire [4:0] proc_27_data_PIPO_blk;
    wire [4:0] proc_27_start_FIFO_blk;
    wire [4:0] proc_27_TLF_FIFO_blk;
    wire [4:0] proc_27_input_sync_blk;
    wire [4:0] proc_27_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_27;
    reg [4:0] proc_dep_vld_vec_27_reg;
    wire [4:0] in_chan_dep_vld_vec_27;
    wire [879:0] in_chan_dep_data_vec_27;
    wire [4:0] token_in_vec_27;
    wire [4:0] out_chan_dep_vld_vec_27;
    wire [175:0] out_chan_dep_data_27;
    wire [4:0] token_out_vec_27;
    wire dl_detect_out_27;
    wire dep_chan_vld_19_27;
    wire [175:0] dep_chan_data_19_27;
    wire token_19_27;
    wire dep_chan_vld_26_27;
    wire [175:0] dep_chan_data_26_27;
    wire token_26_27;
    wire dep_chan_vld_28_27;
    wire [175:0] dep_chan_data_28_27;
    wire token_28_27;
    wire dep_chan_vld_35_27;
    wire [175:0] dep_chan_data_35_27;
    wire token_35_27;
    wire dep_chan_vld_149_27;
    wire [175:0] dep_chan_data_149_27;
    wire token_149_27;
    wire [4:0] proc_28_data_FIFO_blk;
    wire [4:0] proc_28_data_PIPO_blk;
    wire [4:0] proc_28_start_FIFO_blk;
    wire [4:0] proc_28_TLF_FIFO_blk;
    wire [4:0] proc_28_input_sync_blk;
    wire [4:0] proc_28_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_28;
    reg [4:0] proc_dep_vld_vec_28_reg;
    wire [4:0] in_chan_dep_vld_vec_28;
    wire [879:0] in_chan_dep_data_vec_28;
    wire [4:0] token_in_vec_28;
    wire [4:0] out_chan_dep_vld_vec_28;
    wire [175:0] out_chan_dep_data_28;
    wire [4:0] token_out_vec_28;
    wire dl_detect_out_28;
    wire dep_chan_vld_20_28;
    wire [175:0] dep_chan_data_20_28;
    wire token_20_28;
    wire dep_chan_vld_27_28;
    wire [175:0] dep_chan_data_27_28;
    wire token_27_28;
    wire dep_chan_vld_29_28;
    wire [175:0] dep_chan_data_29_28;
    wire token_29_28;
    wire dep_chan_vld_36_28;
    wire [175:0] dep_chan_data_36_28;
    wire token_36_28;
    wire dep_chan_vld_157_28;
    wire [175:0] dep_chan_data_157_28;
    wire token_157_28;
    wire [4:0] proc_29_data_FIFO_blk;
    wire [4:0] proc_29_data_PIPO_blk;
    wire [4:0] proc_29_start_FIFO_blk;
    wire [4:0] proc_29_TLF_FIFO_blk;
    wire [4:0] proc_29_input_sync_blk;
    wire [4:0] proc_29_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_29;
    reg [4:0] proc_dep_vld_vec_29_reg;
    wire [4:0] in_chan_dep_vld_vec_29;
    wire [879:0] in_chan_dep_data_vec_29;
    wire [4:0] token_in_vec_29;
    wire [4:0] out_chan_dep_vld_vec_29;
    wire [175:0] out_chan_dep_data_29;
    wire [4:0] token_out_vec_29;
    wire dl_detect_out_29;
    wire dep_chan_vld_21_29;
    wire [175:0] dep_chan_data_21_29;
    wire token_21_29;
    wire dep_chan_vld_28_29;
    wire [175:0] dep_chan_data_28_29;
    wire token_28_29;
    wire dep_chan_vld_37_29;
    wire [175:0] dep_chan_data_37_29;
    wire token_37_29;
    wire dep_chan_vld_86_29;
    wire [175:0] dep_chan_data_86_29;
    wire token_86_29;
    wire dep_chan_vld_165_29;
    wire [175:0] dep_chan_data_165_29;
    wire token_165_29;
    wire [4:0] proc_30_data_FIFO_blk;
    wire [4:0] proc_30_data_PIPO_blk;
    wire [4:0] proc_30_start_FIFO_blk;
    wire [4:0] proc_30_TLF_FIFO_blk;
    wire [4:0] proc_30_input_sync_blk;
    wire [4:0] proc_30_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_30;
    reg [4:0] proc_dep_vld_vec_30_reg;
    wire [4:0] in_chan_dep_vld_vec_30;
    wire [879:0] in_chan_dep_data_vec_30;
    wire [4:0] token_in_vec_30;
    wire [4:0] out_chan_dep_vld_vec_30;
    wire [175:0] out_chan_dep_data_30;
    wire [4:0] token_out_vec_30;
    wire dl_detect_out_30;
    wire dep_chan_vld_5_30;
    wire [175:0] dep_chan_data_5_30;
    wire token_5_30;
    wire dep_chan_vld_22_30;
    wire [175:0] dep_chan_data_22_30;
    wire token_22_30;
    wire dep_chan_vld_31_30;
    wire [175:0] dep_chan_data_31_30;
    wire token_31_30;
    wire dep_chan_vld_38_30;
    wire [175:0] dep_chan_data_38_30;
    wire token_38_30;
    wire dep_chan_vld_108_30;
    wire [175:0] dep_chan_data_108_30;
    wire token_108_30;
    wire [4:0] proc_31_data_FIFO_blk;
    wire [4:0] proc_31_data_PIPO_blk;
    wire [4:0] proc_31_start_FIFO_blk;
    wire [4:0] proc_31_TLF_FIFO_blk;
    wire [4:0] proc_31_input_sync_blk;
    wire [4:0] proc_31_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_31;
    reg [4:0] proc_dep_vld_vec_31_reg;
    wire [4:0] in_chan_dep_vld_vec_31;
    wire [879:0] in_chan_dep_data_vec_31;
    wire [4:0] token_in_vec_31;
    wire [4:0] out_chan_dep_vld_vec_31;
    wire [175:0] out_chan_dep_data_31;
    wire [4:0] token_out_vec_31;
    wire dl_detect_out_31;
    wire dep_chan_vld_23_31;
    wire [175:0] dep_chan_data_23_31;
    wire token_23_31;
    wire dep_chan_vld_30_31;
    wire [175:0] dep_chan_data_30_31;
    wire token_30_31;
    wire dep_chan_vld_32_31;
    wire [175:0] dep_chan_data_32_31;
    wire token_32_31;
    wire dep_chan_vld_39_31;
    wire [175:0] dep_chan_data_39_31;
    wire token_39_31;
    wire dep_chan_vld_116_31;
    wire [175:0] dep_chan_data_116_31;
    wire token_116_31;
    wire [4:0] proc_32_data_FIFO_blk;
    wire [4:0] proc_32_data_PIPO_blk;
    wire [4:0] proc_32_start_FIFO_blk;
    wire [4:0] proc_32_TLF_FIFO_blk;
    wire [4:0] proc_32_input_sync_blk;
    wire [4:0] proc_32_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_32;
    reg [4:0] proc_dep_vld_vec_32_reg;
    wire [4:0] in_chan_dep_vld_vec_32;
    wire [879:0] in_chan_dep_data_vec_32;
    wire [4:0] token_in_vec_32;
    wire [4:0] out_chan_dep_vld_vec_32;
    wire [175:0] out_chan_dep_data_32;
    wire [4:0] token_out_vec_32;
    wire dl_detect_out_32;
    wire dep_chan_vld_24_32;
    wire [175:0] dep_chan_data_24_32;
    wire token_24_32;
    wire dep_chan_vld_31_32;
    wire [175:0] dep_chan_data_31_32;
    wire token_31_32;
    wire dep_chan_vld_33_32;
    wire [175:0] dep_chan_data_33_32;
    wire token_33_32;
    wire dep_chan_vld_40_32;
    wire [175:0] dep_chan_data_40_32;
    wire token_40_32;
    wire dep_chan_vld_124_32;
    wire [175:0] dep_chan_data_124_32;
    wire token_124_32;
    wire [4:0] proc_33_data_FIFO_blk;
    wire [4:0] proc_33_data_PIPO_blk;
    wire [4:0] proc_33_start_FIFO_blk;
    wire [4:0] proc_33_TLF_FIFO_blk;
    wire [4:0] proc_33_input_sync_blk;
    wire [4:0] proc_33_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_33;
    reg [4:0] proc_dep_vld_vec_33_reg;
    wire [4:0] in_chan_dep_vld_vec_33;
    wire [879:0] in_chan_dep_data_vec_33;
    wire [4:0] token_in_vec_33;
    wire [4:0] out_chan_dep_vld_vec_33;
    wire [175:0] out_chan_dep_data_33;
    wire [4:0] token_out_vec_33;
    wire dl_detect_out_33;
    wire dep_chan_vld_25_33;
    wire [175:0] dep_chan_data_25_33;
    wire token_25_33;
    wire dep_chan_vld_32_33;
    wire [175:0] dep_chan_data_32_33;
    wire token_32_33;
    wire dep_chan_vld_34_33;
    wire [175:0] dep_chan_data_34_33;
    wire token_34_33;
    wire dep_chan_vld_41_33;
    wire [175:0] dep_chan_data_41_33;
    wire token_41_33;
    wire dep_chan_vld_132_33;
    wire [175:0] dep_chan_data_132_33;
    wire token_132_33;
    wire [4:0] proc_34_data_FIFO_blk;
    wire [4:0] proc_34_data_PIPO_blk;
    wire [4:0] proc_34_start_FIFO_blk;
    wire [4:0] proc_34_TLF_FIFO_blk;
    wire [4:0] proc_34_input_sync_blk;
    wire [4:0] proc_34_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_34;
    reg [4:0] proc_dep_vld_vec_34_reg;
    wire [4:0] in_chan_dep_vld_vec_34;
    wire [879:0] in_chan_dep_data_vec_34;
    wire [4:0] token_in_vec_34;
    wire [4:0] out_chan_dep_vld_vec_34;
    wire [175:0] out_chan_dep_data_34;
    wire [4:0] token_out_vec_34;
    wire dl_detect_out_34;
    wire dep_chan_vld_26_34;
    wire [175:0] dep_chan_data_26_34;
    wire token_26_34;
    wire dep_chan_vld_33_34;
    wire [175:0] dep_chan_data_33_34;
    wire token_33_34;
    wire dep_chan_vld_35_34;
    wire [175:0] dep_chan_data_35_34;
    wire token_35_34;
    wire dep_chan_vld_42_34;
    wire [175:0] dep_chan_data_42_34;
    wire token_42_34;
    wire dep_chan_vld_140_34;
    wire [175:0] dep_chan_data_140_34;
    wire token_140_34;
    wire [4:0] proc_35_data_FIFO_blk;
    wire [4:0] proc_35_data_PIPO_blk;
    wire [4:0] proc_35_start_FIFO_blk;
    wire [4:0] proc_35_TLF_FIFO_blk;
    wire [4:0] proc_35_input_sync_blk;
    wire [4:0] proc_35_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_35;
    reg [4:0] proc_dep_vld_vec_35_reg;
    wire [4:0] in_chan_dep_vld_vec_35;
    wire [879:0] in_chan_dep_data_vec_35;
    wire [4:0] token_in_vec_35;
    wire [4:0] out_chan_dep_vld_vec_35;
    wire [175:0] out_chan_dep_data_35;
    wire [4:0] token_out_vec_35;
    wire dl_detect_out_35;
    wire dep_chan_vld_27_35;
    wire [175:0] dep_chan_data_27_35;
    wire token_27_35;
    wire dep_chan_vld_34_35;
    wire [175:0] dep_chan_data_34_35;
    wire token_34_35;
    wire dep_chan_vld_36_35;
    wire [175:0] dep_chan_data_36_35;
    wire token_36_35;
    wire dep_chan_vld_43_35;
    wire [175:0] dep_chan_data_43_35;
    wire token_43_35;
    wire dep_chan_vld_148_35;
    wire [175:0] dep_chan_data_148_35;
    wire token_148_35;
    wire [4:0] proc_36_data_FIFO_blk;
    wire [4:0] proc_36_data_PIPO_blk;
    wire [4:0] proc_36_start_FIFO_blk;
    wire [4:0] proc_36_TLF_FIFO_blk;
    wire [4:0] proc_36_input_sync_blk;
    wire [4:0] proc_36_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_36;
    reg [4:0] proc_dep_vld_vec_36_reg;
    wire [4:0] in_chan_dep_vld_vec_36;
    wire [879:0] in_chan_dep_data_vec_36;
    wire [4:0] token_in_vec_36;
    wire [4:0] out_chan_dep_vld_vec_36;
    wire [175:0] out_chan_dep_data_36;
    wire [4:0] token_out_vec_36;
    wire dl_detect_out_36;
    wire dep_chan_vld_28_36;
    wire [175:0] dep_chan_data_28_36;
    wire token_28_36;
    wire dep_chan_vld_35_36;
    wire [175:0] dep_chan_data_35_36;
    wire token_35_36;
    wire dep_chan_vld_37_36;
    wire [175:0] dep_chan_data_37_36;
    wire token_37_36;
    wire dep_chan_vld_44_36;
    wire [175:0] dep_chan_data_44_36;
    wire token_44_36;
    wire dep_chan_vld_156_36;
    wire [175:0] dep_chan_data_156_36;
    wire token_156_36;
    wire [4:0] proc_37_data_FIFO_blk;
    wire [4:0] proc_37_data_PIPO_blk;
    wire [4:0] proc_37_start_FIFO_blk;
    wire [4:0] proc_37_TLF_FIFO_blk;
    wire [4:0] proc_37_input_sync_blk;
    wire [4:0] proc_37_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_37;
    reg [4:0] proc_dep_vld_vec_37_reg;
    wire [4:0] in_chan_dep_vld_vec_37;
    wire [879:0] in_chan_dep_data_vec_37;
    wire [4:0] token_in_vec_37;
    wire [4:0] out_chan_dep_vld_vec_37;
    wire [175:0] out_chan_dep_data_37;
    wire [4:0] token_out_vec_37;
    wire dl_detect_out_37;
    wire dep_chan_vld_29_37;
    wire [175:0] dep_chan_data_29_37;
    wire token_29_37;
    wire dep_chan_vld_36_37;
    wire [175:0] dep_chan_data_36_37;
    wire token_36_37;
    wire dep_chan_vld_45_37;
    wire [175:0] dep_chan_data_45_37;
    wire token_45_37;
    wire dep_chan_vld_87_37;
    wire [175:0] dep_chan_data_87_37;
    wire token_87_37;
    wire dep_chan_vld_164_37;
    wire [175:0] dep_chan_data_164_37;
    wire token_164_37;
    wire [4:0] proc_38_data_FIFO_blk;
    wire [4:0] proc_38_data_PIPO_blk;
    wire [4:0] proc_38_start_FIFO_blk;
    wire [4:0] proc_38_TLF_FIFO_blk;
    wire [4:0] proc_38_input_sync_blk;
    wire [4:0] proc_38_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_38;
    reg [4:0] proc_dep_vld_vec_38_reg;
    wire [4:0] in_chan_dep_vld_vec_38;
    wire [879:0] in_chan_dep_data_vec_38;
    wire [4:0] token_in_vec_38;
    wire [4:0] out_chan_dep_vld_vec_38;
    wire [175:0] out_chan_dep_data_38;
    wire [4:0] token_out_vec_38;
    wire dl_detect_out_38;
    wire dep_chan_vld_6_38;
    wire [175:0] dep_chan_data_6_38;
    wire token_6_38;
    wire dep_chan_vld_30_38;
    wire [175:0] dep_chan_data_30_38;
    wire token_30_38;
    wire dep_chan_vld_39_38;
    wire [175:0] dep_chan_data_39_38;
    wire token_39_38;
    wire dep_chan_vld_46_38;
    wire [175:0] dep_chan_data_46_38;
    wire token_46_38;
    wire dep_chan_vld_107_38;
    wire [175:0] dep_chan_data_107_38;
    wire token_107_38;
    wire [4:0] proc_39_data_FIFO_blk;
    wire [4:0] proc_39_data_PIPO_blk;
    wire [4:0] proc_39_start_FIFO_blk;
    wire [4:0] proc_39_TLF_FIFO_blk;
    wire [4:0] proc_39_input_sync_blk;
    wire [4:0] proc_39_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_39;
    reg [4:0] proc_dep_vld_vec_39_reg;
    wire [4:0] in_chan_dep_vld_vec_39;
    wire [879:0] in_chan_dep_data_vec_39;
    wire [4:0] token_in_vec_39;
    wire [4:0] out_chan_dep_vld_vec_39;
    wire [175:0] out_chan_dep_data_39;
    wire [4:0] token_out_vec_39;
    wire dl_detect_out_39;
    wire dep_chan_vld_31_39;
    wire [175:0] dep_chan_data_31_39;
    wire token_31_39;
    wire dep_chan_vld_38_39;
    wire [175:0] dep_chan_data_38_39;
    wire token_38_39;
    wire dep_chan_vld_40_39;
    wire [175:0] dep_chan_data_40_39;
    wire token_40_39;
    wire dep_chan_vld_47_39;
    wire [175:0] dep_chan_data_47_39;
    wire token_47_39;
    wire dep_chan_vld_115_39;
    wire [175:0] dep_chan_data_115_39;
    wire token_115_39;
    wire [4:0] proc_40_data_FIFO_blk;
    wire [4:0] proc_40_data_PIPO_blk;
    wire [4:0] proc_40_start_FIFO_blk;
    wire [4:0] proc_40_TLF_FIFO_blk;
    wire [4:0] proc_40_input_sync_blk;
    wire [4:0] proc_40_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_40;
    reg [4:0] proc_dep_vld_vec_40_reg;
    wire [4:0] in_chan_dep_vld_vec_40;
    wire [879:0] in_chan_dep_data_vec_40;
    wire [4:0] token_in_vec_40;
    wire [4:0] out_chan_dep_vld_vec_40;
    wire [175:0] out_chan_dep_data_40;
    wire [4:0] token_out_vec_40;
    wire dl_detect_out_40;
    wire dep_chan_vld_32_40;
    wire [175:0] dep_chan_data_32_40;
    wire token_32_40;
    wire dep_chan_vld_39_40;
    wire [175:0] dep_chan_data_39_40;
    wire token_39_40;
    wire dep_chan_vld_41_40;
    wire [175:0] dep_chan_data_41_40;
    wire token_41_40;
    wire dep_chan_vld_48_40;
    wire [175:0] dep_chan_data_48_40;
    wire token_48_40;
    wire dep_chan_vld_123_40;
    wire [175:0] dep_chan_data_123_40;
    wire token_123_40;
    wire [4:0] proc_41_data_FIFO_blk;
    wire [4:0] proc_41_data_PIPO_blk;
    wire [4:0] proc_41_start_FIFO_blk;
    wire [4:0] proc_41_TLF_FIFO_blk;
    wire [4:0] proc_41_input_sync_blk;
    wire [4:0] proc_41_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_41;
    reg [4:0] proc_dep_vld_vec_41_reg;
    wire [4:0] in_chan_dep_vld_vec_41;
    wire [879:0] in_chan_dep_data_vec_41;
    wire [4:0] token_in_vec_41;
    wire [4:0] out_chan_dep_vld_vec_41;
    wire [175:0] out_chan_dep_data_41;
    wire [4:0] token_out_vec_41;
    wire dl_detect_out_41;
    wire dep_chan_vld_33_41;
    wire [175:0] dep_chan_data_33_41;
    wire token_33_41;
    wire dep_chan_vld_40_41;
    wire [175:0] dep_chan_data_40_41;
    wire token_40_41;
    wire dep_chan_vld_42_41;
    wire [175:0] dep_chan_data_42_41;
    wire token_42_41;
    wire dep_chan_vld_49_41;
    wire [175:0] dep_chan_data_49_41;
    wire token_49_41;
    wire dep_chan_vld_131_41;
    wire [175:0] dep_chan_data_131_41;
    wire token_131_41;
    wire [4:0] proc_42_data_FIFO_blk;
    wire [4:0] proc_42_data_PIPO_blk;
    wire [4:0] proc_42_start_FIFO_blk;
    wire [4:0] proc_42_TLF_FIFO_blk;
    wire [4:0] proc_42_input_sync_blk;
    wire [4:0] proc_42_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_42;
    reg [4:0] proc_dep_vld_vec_42_reg;
    wire [4:0] in_chan_dep_vld_vec_42;
    wire [879:0] in_chan_dep_data_vec_42;
    wire [4:0] token_in_vec_42;
    wire [4:0] out_chan_dep_vld_vec_42;
    wire [175:0] out_chan_dep_data_42;
    wire [4:0] token_out_vec_42;
    wire dl_detect_out_42;
    wire dep_chan_vld_34_42;
    wire [175:0] dep_chan_data_34_42;
    wire token_34_42;
    wire dep_chan_vld_41_42;
    wire [175:0] dep_chan_data_41_42;
    wire token_41_42;
    wire dep_chan_vld_43_42;
    wire [175:0] dep_chan_data_43_42;
    wire token_43_42;
    wire dep_chan_vld_50_42;
    wire [175:0] dep_chan_data_50_42;
    wire token_50_42;
    wire dep_chan_vld_139_42;
    wire [175:0] dep_chan_data_139_42;
    wire token_139_42;
    wire [4:0] proc_43_data_FIFO_blk;
    wire [4:0] proc_43_data_PIPO_blk;
    wire [4:0] proc_43_start_FIFO_blk;
    wire [4:0] proc_43_TLF_FIFO_blk;
    wire [4:0] proc_43_input_sync_blk;
    wire [4:0] proc_43_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_43;
    reg [4:0] proc_dep_vld_vec_43_reg;
    wire [4:0] in_chan_dep_vld_vec_43;
    wire [879:0] in_chan_dep_data_vec_43;
    wire [4:0] token_in_vec_43;
    wire [4:0] out_chan_dep_vld_vec_43;
    wire [175:0] out_chan_dep_data_43;
    wire [4:0] token_out_vec_43;
    wire dl_detect_out_43;
    wire dep_chan_vld_35_43;
    wire [175:0] dep_chan_data_35_43;
    wire token_35_43;
    wire dep_chan_vld_42_43;
    wire [175:0] dep_chan_data_42_43;
    wire token_42_43;
    wire dep_chan_vld_44_43;
    wire [175:0] dep_chan_data_44_43;
    wire token_44_43;
    wire dep_chan_vld_51_43;
    wire [175:0] dep_chan_data_51_43;
    wire token_51_43;
    wire dep_chan_vld_147_43;
    wire [175:0] dep_chan_data_147_43;
    wire token_147_43;
    wire [4:0] proc_44_data_FIFO_blk;
    wire [4:0] proc_44_data_PIPO_blk;
    wire [4:0] proc_44_start_FIFO_blk;
    wire [4:0] proc_44_TLF_FIFO_blk;
    wire [4:0] proc_44_input_sync_blk;
    wire [4:0] proc_44_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_44;
    reg [4:0] proc_dep_vld_vec_44_reg;
    wire [4:0] in_chan_dep_vld_vec_44;
    wire [879:0] in_chan_dep_data_vec_44;
    wire [4:0] token_in_vec_44;
    wire [4:0] out_chan_dep_vld_vec_44;
    wire [175:0] out_chan_dep_data_44;
    wire [4:0] token_out_vec_44;
    wire dl_detect_out_44;
    wire dep_chan_vld_36_44;
    wire [175:0] dep_chan_data_36_44;
    wire token_36_44;
    wire dep_chan_vld_43_44;
    wire [175:0] dep_chan_data_43_44;
    wire token_43_44;
    wire dep_chan_vld_45_44;
    wire [175:0] dep_chan_data_45_44;
    wire token_45_44;
    wire dep_chan_vld_52_44;
    wire [175:0] dep_chan_data_52_44;
    wire token_52_44;
    wire dep_chan_vld_155_44;
    wire [175:0] dep_chan_data_155_44;
    wire token_155_44;
    wire [4:0] proc_45_data_FIFO_blk;
    wire [4:0] proc_45_data_PIPO_blk;
    wire [4:0] proc_45_start_FIFO_blk;
    wire [4:0] proc_45_TLF_FIFO_blk;
    wire [4:0] proc_45_input_sync_blk;
    wire [4:0] proc_45_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_45;
    reg [4:0] proc_dep_vld_vec_45_reg;
    wire [4:0] in_chan_dep_vld_vec_45;
    wire [879:0] in_chan_dep_data_vec_45;
    wire [4:0] token_in_vec_45;
    wire [4:0] out_chan_dep_vld_vec_45;
    wire [175:0] out_chan_dep_data_45;
    wire [4:0] token_out_vec_45;
    wire dl_detect_out_45;
    wire dep_chan_vld_37_45;
    wire [175:0] dep_chan_data_37_45;
    wire token_37_45;
    wire dep_chan_vld_44_45;
    wire [175:0] dep_chan_data_44_45;
    wire token_44_45;
    wire dep_chan_vld_53_45;
    wire [175:0] dep_chan_data_53_45;
    wire token_53_45;
    wire dep_chan_vld_88_45;
    wire [175:0] dep_chan_data_88_45;
    wire token_88_45;
    wire dep_chan_vld_163_45;
    wire [175:0] dep_chan_data_163_45;
    wire token_163_45;
    wire [4:0] proc_46_data_FIFO_blk;
    wire [4:0] proc_46_data_PIPO_blk;
    wire [4:0] proc_46_start_FIFO_blk;
    wire [4:0] proc_46_TLF_FIFO_blk;
    wire [4:0] proc_46_input_sync_blk;
    wire [4:0] proc_46_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_46;
    reg [4:0] proc_dep_vld_vec_46_reg;
    wire [4:0] in_chan_dep_vld_vec_46;
    wire [879:0] in_chan_dep_data_vec_46;
    wire [4:0] token_in_vec_46;
    wire [4:0] out_chan_dep_vld_vec_46;
    wire [175:0] out_chan_dep_data_46;
    wire [4:0] token_out_vec_46;
    wire dl_detect_out_46;
    wire dep_chan_vld_7_46;
    wire [175:0] dep_chan_data_7_46;
    wire token_7_46;
    wire dep_chan_vld_38_46;
    wire [175:0] dep_chan_data_38_46;
    wire token_38_46;
    wire dep_chan_vld_47_46;
    wire [175:0] dep_chan_data_47_46;
    wire token_47_46;
    wire dep_chan_vld_54_46;
    wire [175:0] dep_chan_data_54_46;
    wire token_54_46;
    wire dep_chan_vld_106_46;
    wire [175:0] dep_chan_data_106_46;
    wire token_106_46;
    wire [4:0] proc_47_data_FIFO_blk;
    wire [4:0] proc_47_data_PIPO_blk;
    wire [4:0] proc_47_start_FIFO_blk;
    wire [4:0] proc_47_TLF_FIFO_blk;
    wire [4:0] proc_47_input_sync_blk;
    wire [4:0] proc_47_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_47;
    reg [4:0] proc_dep_vld_vec_47_reg;
    wire [4:0] in_chan_dep_vld_vec_47;
    wire [879:0] in_chan_dep_data_vec_47;
    wire [4:0] token_in_vec_47;
    wire [4:0] out_chan_dep_vld_vec_47;
    wire [175:0] out_chan_dep_data_47;
    wire [4:0] token_out_vec_47;
    wire dl_detect_out_47;
    wire dep_chan_vld_39_47;
    wire [175:0] dep_chan_data_39_47;
    wire token_39_47;
    wire dep_chan_vld_46_47;
    wire [175:0] dep_chan_data_46_47;
    wire token_46_47;
    wire dep_chan_vld_48_47;
    wire [175:0] dep_chan_data_48_47;
    wire token_48_47;
    wire dep_chan_vld_55_47;
    wire [175:0] dep_chan_data_55_47;
    wire token_55_47;
    wire dep_chan_vld_114_47;
    wire [175:0] dep_chan_data_114_47;
    wire token_114_47;
    wire [4:0] proc_48_data_FIFO_blk;
    wire [4:0] proc_48_data_PIPO_blk;
    wire [4:0] proc_48_start_FIFO_blk;
    wire [4:0] proc_48_TLF_FIFO_blk;
    wire [4:0] proc_48_input_sync_blk;
    wire [4:0] proc_48_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_48;
    reg [4:0] proc_dep_vld_vec_48_reg;
    wire [4:0] in_chan_dep_vld_vec_48;
    wire [879:0] in_chan_dep_data_vec_48;
    wire [4:0] token_in_vec_48;
    wire [4:0] out_chan_dep_vld_vec_48;
    wire [175:0] out_chan_dep_data_48;
    wire [4:0] token_out_vec_48;
    wire dl_detect_out_48;
    wire dep_chan_vld_40_48;
    wire [175:0] dep_chan_data_40_48;
    wire token_40_48;
    wire dep_chan_vld_47_48;
    wire [175:0] dep_chan_data_47_48;
    wire token_47_48;
    wire dep_chan_vld_49_48;
    wire [175:0] dep_chan_data_49_48;
    wire token_49_48;
    wire dep_chan_vld_56_48;
    wire [175:0] dep_chan_data_56_48;
    wire token_56_48;
    wire dep_chan_vld_122_48;
    wire [175:0] dep_chan_data_122_48;
    wire token_122_48;
    wire [4:0] proc_49_data_FIFO_blk;
    wire [4:0] proc_49_data_PIPO_blk;
    wire [4:0] proc_49_start_FIFO_blk;
    wire [4:0] proc_49_TLF_FIFO_blk;
    wire [4:0] proc_49_input_sync_blk;
    wire [4:0] proc_49_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_49;
    reg [4:0] proc_dep_vld_vec_49_reg;
    wire [4:0] in_chan_dep_vld_vec_49;
    wire [879:0] in_chan_dep_data_vec_49;
    wire [4:0] token_in_vec_49;
    wire [4:0] out_chan_dep_vld_vec_49;
    wire [175:0] out_chan_dep_data_49;
    wire [4:0] token_out_vec_49;
    wire dl_detect_out_49;
    wire dep_chan_vld_41_49;
    wire [175:0] dep_chan_data_41_49;
    wire token_41_49;
    wire dep_chan_vld_48_49;
    wire [175:0] dep_chan_data_48_49;
    wire token_48_49;
    wire dep_chan_vld_50_49;
    wire [175:0] dep_chan_data_50_49;
    wire token_50_49;
    wire dep_chan_vld_57_49;
    wire [175:0] dep_chan_data_57_49;
    wire token_57_49;
    wire dep_chan_vld_130_49;
    wire [175:0] dep_chan_data_130_49;
    wire token_130_49;
    wire [4:0] proc_50_data_FIFO_blk;
    wire [4:0] proc_50_data_PIPO_blk;
    wire [4:0] proc_50_start_FIFO_blk;
    wire [4:0] proc_50_TLF_FIFO_blk;
    wire [4:0] proc_50_input_sync_blk;
    wire [4:0] proc_50_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_50;
    reg [4:0] proc_dep_vld_vec_50_reg;
    wire [4:0] in_chan_dep_vld_vec_50;
    wire [879:0] in_chan_dep_data_vec_50;
    wire [4:0] token_in_vec_50;
    wire [4:0] out_chan_dep_vld_vec_50;
    wire [175:0] out_chan_dep_data_50;
    wire [4:0] token_out_vec_50;
    wire dl_detect_out_50;
    wire dep_chan_vld_42_50;
    wire [175:0] dep_chan_data_42_50;
    wire token_42_50;
    wire dep_chan_vld_49_50;
    wire [175:0] dep_chan_data_49_50;
    wire token_49_50;
    wire dep_chan_vld_51_50;
    wire [175:0] dep_chan_data_51_50;
    wire token_51_50;
    wire dep_chan_vld_58_50;
    wire [175:0] dep_chan_data_58_50;
    wire token_58_50;
    wire dep_chan_vld_138_50;
    wire [175:0] dep_chan_data_138_50;
    wire token_138_50;
    wire [4:0] proc_51_data_FIFO_blk;
    wire [4:0] proc_51_data_PIPO_blk;
    wire [4:0] proc_51_start_FIFO_blk;
    wire [4:0] proc_51_TLF_FIFO_blk;
    wire [4:0] proc_51_input_sync_blk;
    wire [4:0] proc_51_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_51;
    reg [4:0] proc_dep_vld_vec_51_reg;
    wire [4:0] in_chan_dep_vld_vec_51;
    wire [879:0] in_chan_dep_data_vec_51;
    wire [4:0] token_in_vec_51;
    wire [4:0] out_chan_dep_vld_vec_51;
    wire [175:0] out_chan_dep_data_51;
    wire [4:0] token_out_vec_51;
    wire dl_detect_out_51;
    wire dep_chan_vld_43_51;
    wire [175:0] dep_chan_data_43_51;
    wire token_43_51;
    wire dep_chan_vld_50_51;
    wire [175:0] dep_chan_data_50_51;
    wire token_50_51;
    wire dep_chan_vld_52_51;
    wire [175:0] dep_chan_data_52_51;
    wire token_52_51;
    wire dep_chan_vld_59_51;
    wire [175:0] dep_chan_data_59_51;
    wire token_59_51;
    wire dep_chan_vld_146_51;
    wire [175:0] dep_chan_data_146_51;
    wire token_146_51;
    wire [4:0] proc_52_data_FIFO_blk;
    wire [4:0] proc_52_data_PIPO_blk;
    wire [4:0] proc_52_start_FIFO_blk;
    wire [4:0] proc_52_TLF_FIFO_blk;
    wire [4:0] proc_52_input_sync_blk;
    wire [4:0] proc_52_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_52;
    reg [4:0] proc_dep_vld_vec_52_reg;
    wire [4:0] in_chan_dep_vld_vec_52;
    wire [879:0] in_chan_dep_data_vec_52;
    wire [4:0] token_in_vec_52;
    wire [4:0] out_chan_dep_vld_vec_52;
    wire [175:0] out_chan_dep_data_52;
    wire [4:0] token_out_vec_52;
    wire dl_detect_out_52;
    wire dep_chan_vld_44_52;
    wire [175:0] dep_chan_data_44_52;
    wire token_44_52;
    wire dep_chan_vld_51_52;
    wire [175:0] dep_chan_data_51_52;
    wire token_51_52;
    wire dep_chan_vld_53_52;
    wire [175:0] dep_chan_data_53_52;
    wire token_53_52;
    wire dep_chan_vld_60_52;
    wire [175:0] dep_chan_data_60_52;
    wire token_60_52;
    wire dep_chan_vld_154_52;
    wire [175:0] dep_chan_data_154_52;
    wire token_154_52;
    wire [4:0] proc_53_data_FIFO_blk;
    wire [4:0] proc_53_data_PIPO_blk;
    wire [4:0] proc_53_start_FIFO_blk;
    wire [4:0] proc_53_TLF_FIFO_blk;
    wire [4:0] proc_53_input_sync_blk;
    wire [4:0] proc_53_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_53;
    reg [4:0] proc_dep_vld_vec_53_reg;
    wire [4:0] in_chan_dep_vld_vec_53;
    wire [879:0] in_chan_dep_data_vec_53;
    wire [4:0] token_in_vec_53;
    wire [4:0] out_chan_dep_vld_vec_53;
    wire [175:0] out_chan_dep_data_53;
    wire [4:0] token_out_vec_53;
    wire dl_detect_out_53;
    wire dep_chan_vld_45_53;
    wire [175:0] dep_chan_data_45_53;
    wire token_45_53;
    wire dep_chan_vld_52_53;
    wire [175:0] dep_chan_data_52_53;
    wire token_52_53;
    wire dep_chan_vld_61_53;
    wire [175:0] dep_chan_data_61_53;
    wire token_61_53;
    wire dep_chan_vld_89_53;
    wire [175:0] dep_chan_data_89_53;
    wire token_89_53;
    wire dep_chan_vld_162_53;
    wire [175:0] dep_chan_data_162_53;
    wire token_162_53;
    wire [4:0] proc_54_data_FIFO_blk;
    wire [4:0] proc_54_data_PIPO_blk;
    wire [4:0] proc_54_start_FIFO_blk;
    wire [4:0] proc_54_TLF_FIFO_blk;
    wire [4:0] proc_54_input_sync_blk;
    wire [4:0] proc_54_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_54;
    reg [4:0] proc_dep_vld_vec_54_reg;
    wire [4:0] in_chan_dep_vld_vec_54;
    wire [879:0] in_chan_dep_data_vec_54;
    wire [4:0] token_in_vec_54;
    wire [4:0] out_chan_dep_vld_vec_54;
    wire [175:0] out_chan_dep_data_54;
    wire [4:0] token_out_vec_54;
    wire dl_detect_out_54;
    wire dep_chan_vld_8_54;
    wire [175:0] dep_chan_data_8_54;
    wire token_8_54;
    wire dep_chan_vld_46_54;
    wire [175:0] dep_chan_data_46_54;
    wire token_46_54;
    wire dep_chan_vld_55_54;
    wire [175:0] dep_chan_data_55_54;
    wire token_55_54;
    wire dep_chan_vld_62_54;
    wire [175:0] dep_chan_data_62_54;
    wire token_62_54;
    wire dep_chan_vld_105_54;
    wire [175:0] dep_chan_data_105_54;
    wire token_105_54;
    wire [4:0] proc_55_data_FIFO_blk;
    wire [4:0] proc_55_data_PIPO_blk;
    wire [4:0] proc_55_start_FIFO_blk;
    wire [4:0] proc_55_TLF_FIFO_blk;
    wire [4:0] proc_55_input_sync_blk;
    wire [4:0] proc_55_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_55;
    reg [4:0] proc_dep_vld_vec_55_reg;
    wire [4:0] in_chan_dep_vld_vec_55;
    wire [879:0] in_chan_dep_data_vec_55;
    wire [4:0] token_in_vec_55;
    wire [4:0] out_chan_dep_vld_vec_55;
    wire [175:0] out_chan_dep_data_55;
    wire [4:0] token_out_vec_55;
    wire dl_detect_out_55;
    wire dep_chan_vld_47_55;
    wire [175:0] dep_chan_data_47_55;
    wire token_47_55;
    wire dep_chan_vld_54_55;
    wire [175:0] dep_chan_data_54_55;
    wire token_54_55;
    wire dep_chan_vld_56_55;
    wire [175:0] dep_chan_data_56_55;
    wire token_56_55;
    wire dep_chan_vld_63_55;
    wire [175:0] dep_chan_data_63_55;
    wire token_63_55;
    wire dep_chan_vld_113_55;
    wire [175:0] dep_chan_data_113_55;
    wire token_113_55;
    wire [4:0] proc_56_data_FIFO_blk;
    wire [4:0] proc_56_data_PIPO_blk;
    wire [4:0] proc_56_start_FIFO_blk;
    wire [4:0] proc_56_TLF_FIFO_blk;
    wire [4:0] proc_56_input_sync_blk;
    wire [4:0] proc_56_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_56;
    reg [4:0] proc_dep_vld_vec_56_reg;
    wire [4:0] in_chan_dep_vld_vec_56;
    wire [879:0] in_chan_dep_data_vec_56;
    wire [4:0] token_in_vec_56;
    wire [4:0] out_chan_dep_vld_vec_56;
    wire [175:0] out_chan_dep_data_56;
    wire [4:0] token_out_vec_56;
    wire dl_detect_out_56;
    wire dep_chan_vld_48_56;
    wire [175:0] dep_chan_data_48_56;
    wire token_48_56;
    wire dep_chan_vld_55_56;
    wire [175:0] dep_chan_data_55_56;
    wire token_55_56;
    wire dep_chan_vld_57_56;
    wire [175:0] dep_chan_data_57_56;
    wire token_57_56;
    wire dep_chan_vld_64_56;
    wire [175:0] dep_chan_data_64_56;
    wire token_64_56;
    wire dep_chan_vld_121_56;
    wire [175:0] dep_chan_data_121_56;
    wire token_121_56;
    wire [4:0] proc_57_data_FIFO_blk;
    wire [4:0] proc_57_data_PIPO_blk;
    wire [4:0] proc_57_start_FIFO_blk;
    wire [4:0] proc_57_TLF_FIFO_blk;
    wire [4:0] proc_57_input_sync_blk;
    wire [4:0] proc_57_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_57;
    reg [4:0] proc_dep_vld_vec_57_reg;
    wire [4:0] in_chan_dep_vld_vec_57;
    wire [879:0] in_chan_dep_data_vec_57;
    wire [4:0] token_in_vec_57;
    wire [4:0] out_chan_dep_vld_vec_57;
    wire [175:0] out_chan_dep_data_57;
    wire [4:0] token_out_vec_57;
    wire dl_detect_out_57;
    wire dep_chan_vld_49_57;
    wire [175:0] dep_chan_data_49_57;
    wire token_49_57;
    wire dep_chan_vld_56_57;
    wire [175:0] dep_chan_data_56_57;
    wire token_56_57;
    wire dep_chan_vld_58_57;
    wire [175:0] dep_chan_data_58_57;
    wire token_58_57;
    wire dep_chan_vld_65_57;
    wire [175:0] dep_chan_data_65_57;
    wire token_65_57;
    wire dep_chan_vld_129_57;
    wire [175:0] dep_chan_data_129_57;
    wire token_129_57;
    wire [4:0] proc_58_data_FIFO_blk;
    wire [4:0] proc_58_data_PIPO_blk;
    wire [4:0] proc_58_start_FIFO_blk;
    wire [4:0] proc_58_TLF_FIFO_blk;
    wire [4:0] proc_58_input_sync_blk;
    wire [4:0] proc_58_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_58;
    reg [4:0] proc_dep_vld_vec_58_reg;
    wire [4:0] in_chan_dep_vld_vec_58;
    wire [879:0] in_chan_dep_data_vec_58;
    wire [4:0] token_in_vec_58;
    wire [4:0] out_chan_dep_vld_vec_58;
    wire [175:0] out_chan_dep_data_58;
    wire [4:0] token_out_vec_58;
    wire dl_detect_out_58;
    wire dep_chan_vld_50_58;
    wire [175:0] dep_chan_data_50_58;
    wire token_50_58;
    wire dep_chan_vld_57_58;
    wire [175:0] dep_chan_data_57_58;
    wire token_57_58;
    wire dep_chan_vld_59_58;
    wire [175:0] dep_chan_data_59_58;
    wire token_59_58;
    wire dep_chan_vld_66_58;
    wire [175:0] dep_chan_data_66_58;
    wire token_66_58;
    wire dep_chan_vld_137_58;
    wire [175:0] dep_chan_data_137_58;
    wire token_137_58;
    wire [4:0] proc_59_data_FIFO_blk;
    wire [4:0] proc_59_data_PIPO_blk;
    wire [4:0] proc_59_start_FIFO_blk;
    wire [4:0] proc_59_TLF_FIFO_blk;
    wire [4:0] proc_59_input_sync_blk;
    wire [4:0] proc_59_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_59;
    reg [4:0] proc_dep_vld_vec_59_reg;
    wire [4:0] in_chan_dep_vld_vec_59;
    wire [879:0] in_chan_dep_data_vec_59;
    wire [4:0] token_in_vec_59;
    wire [4:0] out_chan_dep_vld_vec_59;
    wire [175:0] out_chan_dep_data_59;
    wire [4:0] token_out_vec_59;
    wire dl_detect_out_59;
    wire dep_chan_vld_51_59;
    wire [175:0] dep_chan_data_51_59;
    wire token_51_59;
    wire dep_chan_vld_58_59;
    wire [175:0] dep_chan_data_58_59;
    wire token_58_59;
    wire dep_chan_vld_60_59;
    wire [175:0] dep_chan_data_60_59;
    wire token_60_59;
    wire dep_chan_vld_67_59;
    wire [175:0] dep_chan_data_67_59;
    wire token_67_59;
    wire dep_chan_vld_145_59;
    wire [175:0] dep_chan_data_145_59;
    wire token_145_59;
    wire [4:0] proc_60_data_FIFO_blk;
    wire [4:0] proc_60_data_PIPO_blk;
    wire [4:0] proc_60_start_FIFO_blk;
    wire [4:0] proc_60_TLF_FIFO_blk;
    wire [4:0] proc_60_input_sync_blk;
    wire [4:0] proc_60_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_60;
    reg [4:0] proc_dep_vld_vec_60_reg;
    wire [4:0] in_chan_dep_vld_vec_60;
    wire [879:0] in_chan_dep_data_vec_60;
    wire [4:0] token_in_vec_60;
    wire [4:0] out_chan_dep_vld_vec_60;
    wire [175:0] out_chan_dep_data_60;
    wire [4:0] token_out_vec_60;
    wire dl_detect_out_60;
    wire dep_chan_vld_52_60;
    wire [175:0] dep_chan_data_52_60;
    wire token_52_60;
    wire dep_chan_vld_59_60;
    wire [175:0] dep_chan_data_59_60;
    wire token_59_60;
    wire dep_chan_vld_61_60;
    wire [175:0] dep_chan_data_61_60;
    wire token_61_60;
    wire dep_chan_vld_68_60;
    wire [175:0] dep_chan_data_68_60;
    wire token_68_60;
    wire dep_chan_vld_153_60;
    wire [175:0] dep_chan_data_153_60;
    wire token_153_60;
    wire [4:0] proc_61_data_FIFO_blk;
    wire [4:0] proc_61_data_PIPO_blk;
    wire [4:0] proc_61_start_FIFO_blk;
    wire [4:0] proc_61_TLF_FIFO_blk;
    wire [4:0] proc_61_input_sync_blk;
    wire [4:0] proc_61_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_61;
    reg [4:0] proc_dep_vld_vec_61_reg;
    wire [4:0] in_chan_dep_vld_vec_61;
    wire [879:0] in_chan_dep_data_vec_61;
    wire [4:0] token_in_vec_61;
    wire [4:0] out_chan_dep_vld_vec_61;
    wire [175:0] out_chan_dep_data_61;
    wire [4:0] token_out_vec_61;
    wire dl_detect_out_61;
    wire dep_chan_vld_53_61;
    wire [175:0] dep_chan_data_53_61;
    wire token_53_61;
    wire dep_chan_vld_60_61;
    wire [175:0] dep_chan_data_60_61;
    wire token_60_61;
    wire dep_chan_vld_69_61;
    wire [175:0] dep_chan_data_69_61;
    wire token_69_61;
    wire dep_chan_vld_90_61;
    wire [175:0] dep_chan_data_90_61;
    wire token_90_61;
    wire dep_chan_vld_161_61;
    wire [175:0] dep_chan_data_161_61;
    wire token_161_61;
    wire [4:0] proc_62_data_FIFO_blk;
    wire [4:0] proc_62_data_PIPO_blk;
    wire [4:0] proc_62_start_FIFO_blk;
    wire [4:0] proc_62_TLF_FIFO_blk;
    wire [4:0] proc_62_input_sync_blk;
    wire [4:0] proc_62_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_62;
    reg [4:0] proc_dep_vld_vec_62_reg;
    wire [4:0] in_chan_dep_vld_vec_62;
    wire [879:0] in_chan_dep_data_vec_62;
    wire [4:0] token_in_vec_62;
    wire [4:0] out_chan_dep_vld_vec_62;
    wire [175:0] out_chan_dep_data_62;
    wire [4:0] token_out_vec_62;
    wire dl_detect_out_62;
    wire dep_chan_vld_9_62;
    wire [175:0] dep_chan_data_9_62;
    wire token_9_62;
    wire dep_chan_vld_54_62;
    wire [175:0] dep_chan_data_54_62;
    wire token_54_62;
    wire dep_chan_vld_63_62;
    wire [175:0] dep_chan_data_63_62;
    wire token_63_62;
    wire dep_chan_vld_70_62;
    wire [175:0] dep_chan_data_70_62;
    wire token_70_62;
    wire dep_chan_vld_104_62;
    wire [175:0] dep_chan_data_104_62;
    wire token_104_62;
    wire [4:0] proc_63_data_FIFO_blk;
    wire [4:0] proc_63_data_PIPO_blk;
    wire [4:0] proc_63_start_FIFO_blk;
    wire [4:0] proc_63_TLF_FIFO_blk;
    wire [4:0] proc_63_input_sync_blk;
    wire [4:0] proc_63_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_63;
    reg [4:0] proc_dep_vld_vec_63_reg;
    wire [4:0] in_chan_dep_vld_vec_63;
    wire [879:0] in_chan_dep_data_vec_63;
    wire [4:0] token_in_vec_63;
    wire [4:0] out_chan_dep_vld_vec_63;
    wire [175:0] out_chan_dep_data_63;
    wire [4:0] token_out_vec_63;
    wire dl_detect_out_63;
    wire dep_chan_vld_55_63;
    wire [175:0] dep_chan_data_55_63;
    wire token_55_63;
    wire dep_chan_vld_62_63;
    wire [175:0] dep_chan_data_62_63;
    wire token_62_63;
    wire dep_chan_vld_64_63;
    wire [175:0] dep_chan_data_64_63;
    wire token_64_63;
    wire dep_chan_vld_71_63;
    wire [175:0] dep_chan_data_71_63;
    wire token_71_63;
    wire dep_chan_vld_112_63;
    wire [175:0] dep_chan_data_112_63;
    wire token_112_63;
    wire [4:0] proc_64_data_FIFO_blk;
    wire [4:0] proc_64_data_PIPO_blk;
    wire [4:0] proc_64_start_FIFO_blk;
    wire [4:0] proc_64_TLF_FIFO_blk;
    wire [4:0] proc_64_input_sync_blk;
    wire [4:0] proc_64_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_64;
    reg [4:0] proc_dep_vld_vec_64_reg;
    wire [4:0] in_chan_dep_vld_vec_64;
    wire [879:0] in_chan_dep_data_vec_64;
    wire [4:0] token_in_vec_64;
    wire [4:0] out_chan_dep_vld_vec_64;
    wire [175:0] out_chan_dep_data_64;
    wire [4:0] token_out_vec_64;
    wire dl_detect_out_64;
    wire dep_chan_vld_56_64;
    wire [175:0] dep_chan_data_56_64;
    wire token_56_64;
    wire dep_chan_vld_63_64;
    wire [175:0] dep_chan_data_63_64;
    wire token_63_64;
    wire dep_chan_vld_65_64;
    wire [175:0] dep_chan_data_65_64;
    wire token_65_64;
    wire dep_chan_vld_72_64;
    wire [175:0] dep_chan_data_72_64;
    wire token_72_64;
    wire dep_chan_vld_120_64;
    wire [175:0] dep_chan_data_120_64;
    wire token_120_64;
    wire [4:0] proc_65_data_FIFO_blk;
    wire [4:0] proc_65_data_PIPO_blk;
    wire [4:0] proc_65_start_FIFO_blk;
    wire [4:0] proc_65_TLF_FIFO_blk;
    wire [4:0] proc_65_input_sync_blk;
    wire [4:0] proc_65_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_65;
    reg [4:0] proc_dep_vld_vec_65_reg;
    wire [4:0] in_chan_dep_vld_vec_65;
    wire [879:0] in_chan_dep_data_vec_65;
    wire [4:0] token_in_vec_65;
    wire [4:0] out_chan_dep_vld_vec_65;
    wire [175:0] out_chan_dep_data_65;
    wire [4:0] token_out_vec_65;
    wire dl_detect_out_65;
    wire dep_chan_vld_57_65;
    wire [175:0] dep_chan_data_57_65;
    wire token_57_65;
    wire dep_chan_vld_64_65;
    wire [175:0] dep_chan_data_64_65;
    wire token_64_65;
    wire dep_chan_vld_66_65;
    wire [175:0] dep_chan_data_66_65;
    wire token_66_65;
    wire dep_chan_vld_73_65;
    wire [175:0] dep_chan_data_73_65;
    wire token_73_65;
    wire dep_chan_vld_128_65;
    wire [175:0] dep_chan_data_128_65;
    wire token_128_65;
    wire [4:0] proc_66_data_FIFO_blk;
    wire [4:0] proc_66_data_PIPO_blk;
    wire [4:0] proc_66_start_FIFO_blk;
    wire [4:0] proc_66_TLF_FIFO_blk;
    wire [4:0] proc_66_input_sync_blk;
    wire [4:0] proc_66_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_66;
    reg [4:0] proc_dep_vld_vec_66_reg;
    wire [4:0] in_chan_dep_vld_vec_66;
    wire [879:0] in_chan_dep_data_vec_66;
    wire [4:0] token_in_vec_66;
    wire [4:0] out_chan_dep_vld_vec_66;
    wire [175:0] out_chan_dep_data_66;
    wire [4:0] token_out_vec_66;
    wire dl_detect_out_66;
    wire dep_chan_vld_58_66;
    wire [175:0] dep_chan_data_58_66;
    wire token_58_66;
    wire dep_chan_vld_65_66;
    wire [175:0] dep_chan_data_65_66;
    wire token_65_66;
    wire dep_chan_vld_67_66;
    wire [175:0] dep_chan_data_67_66;
    wire token_67_66;
    wire dep_chan_vld_74_66;
    wire [175:0] dep_chan_data_74_66;
    wire token_74_66;
    wire dep_chan_vld_136_66;
    wire [175:0] dep_chan_data_136_66;
    wire token_136_66;
    wire [4:0] proc_67_data_FIFO_blk;
    wire [4:0] proc_67_data_PIPO_blk;
    wire [4:0] proc_67_start_FIFO_blk;
    wire [4:0] proc_67_TLF_FIFO_blk;
    wire [4:0] proc_67_input_sync_blk;
    wire [4:0] proc_67_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_67;
    reg [4:0] proc_dep_vld_vec_67_reg;
    wire [4:0] in_chan_dep_vld_vec_67;
    wire [879:0] in_chan_dep_data_vec_67;
    wire [4:0] token_in_vec_67;
    wire [4:0] out_chan_dep_vld_vec_67;
    wire [175:0] out_chan_dep_data_67;
    wire [4:0] token_out_vec_67;
    wire dl_detect_out_67;
    wire dep_chan_vld_59_67;
    wire [175:0] dep_chan_data_59_67;
    wire token_59_67;
    wire dep_chan_vld_66_67;
    wire [175:0] dep_chan_data_66_67;
    wire token_66_67;
    wire dep_chan_vld_68_67;
    wire [175:0] dep_chan_data_68_67;
    wire token_68_67;
    wire dep_chan_vld_75_67;
    wire [175:0] dep_chan_data_75_67;
    wire token_75_67;
    wire dep_chan_vld_144_67;
    wire [175:0] dep_chan_data_144_67;
    wire token_144_67;
    wire [4:0] proc_68_data_FIFO_blk;
    wire [4:0] proc_68_data_PIPO_blk;
    wire [4:0] proc_68_start_FIFO_blk;
    wire [4:0] proc_68_TLF_FIFO_blk;
    wire [4:0] proc_68_input_sync_blk;
    wire [4:0] proc_68_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_68;
    reg [4:0] proc_dep_vld_vec_68_reg;
    wire [4:0] in_chan_dep_vld_vec_68;
    wire [879:0] in_chan_dep_data_vec_68;
    wire [4:0] token_in_vec_68;
    wire [4:0] out_chan_dep_vld_vec_68;
    wire [175:0] out_chan_dep_data_68;
    wire [4:0] token_out_vec_68;
    wire dl_detect_out_68;
    wire dep_chan_vld_60_68;
    wire [175:0] dep_chan_data_60_68;
    wire token_60_68;
    wire dep_chan_vld_67_68;
    wire [175:0] dep_chan_data_67_68;
    wire token_67_68;
    wire dep_chan_vld_69_68;
    wire [175:0] dep_chan_data_69_68;
    wire token_69_68;
    wire dep_chan_vld_76_68;
    wire [175:0] dep_chan_data_76_68;
    wire token_76_68;
    wire dep_chan_vld_152_68;
    wire [175:0] dep_chan_data_152_68;
    wire token_152_68;
    wire [4:0] proc_69_data_FIFO_blk;
    wire [4:0] proc_69_data_PIPO_blk;
    wire [4:0] proc_69_start_FIFO_blk;
    wire [4:0] proc_69_TLF_FIFO_blk;
    wire [4:0] proc_69_input_sync_blk;
    wire [4:0] proc_69_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_69;
    reg [4:0] proc_dep_vld_vec_69_reg;
    wire [4:0] in_chan_dep_vld_vec_69;
    wire [879:0] in_chan_dep_data_vec_69;
    wire [4:0] token_in_vec_69;
    wire [4:0] out_chan_dep_vld_vec_69;
    wire [175:0] out_chan_dep_data_69;
    wire [4:0] token_out_vec_69;
    wire dl_detect_out_69;
    wire dep_chan_vld_61_69;
    wire [175:0] dep_chan_data_61_69;
    wire token_61_69;
    wire dep_chan_vld_68_69;
    wire [175:0] dep_chan_data_68_69;
    wire token_68_69;
    wire dep_chan_vld_77_69;
    wire [175:0] dep_chan_data_77_69;
    wire token_77_69;
    wire dep_chan_vld_91_69;
    wire [175:0] dep_chan_data_91_69;
    wire token_91_69;
    wire dep_chan_vld_160_69;
    wire [175:0] dep_chan_data_160_69;
    wire token_160_69;
    wire [4:0] proc_70_data_FIFO_blk;
    wire [4:0] proc_70_data_PIPO_blk;
    wire [4:0] proc_70_start_FIFO_blk;
    wire [4:0] proc_70_TLF_FIFO_blk;
    wire [4:0] proc_70_input_sync_blk;
    wire [4:0] proc_70_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_70;
    reg [4:0] proc_dep_vld_vec_70_reg;
    wire [4:0] in_chan_dep_vld_vec_70;
    wire [879:0] in_chan_dep_data_vec_70;
    wire [4:0] token_in_vec_70;
    wire [4:0] out_chan_dep_vld_vec_70;
    wire [175:0] out_chan_dep_data_70;
    wire [4:0] token_out_vec_70;
    wire dl_detect_out_70;
    wire dep_chan_vld_10_70;
    wire [175:0] dep_chan_data_10_70;
    wire token_10_70;
    wire dep_chan_vld_62_70;
    wire [175:0] dep_chan_data_62_70;
    wire token_62_70;
    wire dep_chan_vld_71_70;
    wire [175:0] dep_chan_data_71_70;
    wire token_71_70;
    wire dep_chan_vld_78_70;
    wire [175:0] dep_chan_data_78_70;
    wire token_78_70;
    wire dep_chan_vld_103_70;
    wire [175:0] dep_chan_data_103_70;
    wire token_103_70;
    wire [4:0] proc_71_data_FIFO_blk;
    wire [4:0] proc_71_data_PIPO_blk;
    wire [4:0] proc_71_start_FIFO_blk;
    wire [4:0] proc_71_TLF_FIFO_blk;
    wire [4:0] proc_71_input_sync_blk;
    wire [4:0] proc_71_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_71;
    reg [4:0] proc_dep_vld_vec_71_reg;
    wire [4:0] in_chan_dep_vld_vec_71;
    wire [879:0] in_chan_dep_data_vec_71;
    wire [4:0] token_in_vec_71;
    wire [4:0] out_chan_dep_vld_vec_71;
    wire [175:0] out_chan_dep_data_71;
    wire [4:0] token_out_vec_71;
    wire dl_detect_out_71;
    wire dep_chan_vld_63_71;
    wire [175:0] dep_chan_data_63_71;
    wire token_63_71;
    wire dep_chan_vld_70_71;
    wire [175:0] dep_chan_data_70_71;
    wire token_70_71;
    wire dep_chan_vld_72_71;
    wire [175:0] dep_chan_data_72_71;
    wire token_72_71;
    wire dep_chan_vld_79_71;
    wire [175:0] dep_chan_data_79_71;
    wire token_79_71;
    wire dep_chan_vld_111_71;
    wire [175:0] dep_chan_data_111_71;
    wire token_111_71;
    wire [4:0] proc_72_data_FIFO_blk;
    wire [4:0] proc_72_data_PIPO_blk;
    wire [4:0] proc_72_start_FIFO_blk;
    wire [4:0] proc_72_TLF_FIFO_blk;
    wire [4:0] proc_72_input_sync_blk;
    wire [4:0] proc_72_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_72;
    reg [4:0] proc_dep_vld_vec_72_reg;
    wire [4:0] in_chan_dep_vld_vec_72;
    wire [879:0] in_chan_dep_data_vec_72;
    wire [4:0] token_in_vec_72;
    wire [4:0] out_chan_dep_vld_vec_72;
    wire [175:0] out_chan_dep_data_72;
    wire [4:0] token_out_vec_72;
    wire dl_detect_out_72;
    wire dep_chan_vld_64_72;
    wire [175:0] dep_chan_data_64_72;
    wire token_64_72;
    wire dep_chan_vld_71_72;
    wire [175:0] dep_chan_data_71_72;
    wire token_71_72;
    wire dep_chan_vld_73_72;
    wire [175:0] dep_chan_data_73_72;
    wire token_73_72;
    wire dep_chan_vld_80_72;
    wire [175:0] dep_chan_data_80_72;
    wire token_80_72;
    wire dep_chan_vld_119_72;
    wire [175:0] dep_chan_data_119_72;
    wire token_119_72;
    wire [4:0] proc_73_data_FIFO_blk;
    wire [4:0] proc_73_data_PIPO_blk;
    wire [4:0] proc_73_start_FIFO_blk;
    wire [4:0] proc_73_TLF_FIFO_blk;
    wire [4:0] proc_73_input_sync_blk;
    wire [4:0] proc_73_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_73;
    reg [4:0] proc_dep_vld_vec_73_reg;
    wire [4:0] in_chan_dep_vld_vec_73;
    wire [879:0] in_chan_dep_data_vec_73;
    wire [4:0] token_in_vec_73;
    wire [4:0] out_chan_dep_vld_vec_73;
    wire [175:0] out_chan_dep_data_73;
    wire [4:0] token_out_vec_73;
    wire dl_detect_out_73;
    wire dep_chan_vld_65_73;
    wire [175:0] dep_chan_data_65_73;
    wire token_65_73;
    wire dep_chan_vld_72_73;
    wire [175:0] dep_chan_data_72_73;
    wire token_72_73;
    wire dep_chan_vld_74_73;
    wire [175:0] dep_chan_data_74_73;
    wire token_74_73;
    wire dep_chan_vld_81_73;
    wire [175:0] dep_chan_data_81_73;
    wire token_81_73;
    wire dep_chan_vld_127_73;
    wire [175:0] dep_chan_data_127_73;
    wire token_127_73;
    wire [4:0] proc_74_data_FIFO_blk;
    wire [4:0] proc_74_data_PIPO_blk;
    wire [4:0] proc_74_start_FIFO_blk;
    wire [4:0] proc_74_TLF_FIFO_blk;
    wire [4:0] proc_74_input_sync_blk;
    wire [4:0] proc_74_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_74;
    reg [4:0] proc_dep_vld_vec_74_reg;
    wire [4:0] in_chan_dep_vld_vec_74;
    wire [879:0] in_chan_dep_data_vec_74;
    wire [4:0] token_in_vec_74;
    wire [4:0] out_chan_dep_vld_vec_74;
    wire [175:0] out_chan_dep_data_74;
    wire [4:0] token_out_vec_74;
    wire dl_detect_out_74;
    wire dep_chan_vld_66_74;
    wire [175:0] dep_chan_data_66_74;
    wire token_66_74;
    wire dep_chan_vld_73_74;
    wire [175:0] dep_chan_data_73_74;
    wire token_73_74;
    wire dep_chan_vld_75_74;
    wire [175:0] dep_chan_data_75_74;
    wire token_75_74;
    wire dep_chan_vld_82_74;
    wire [175:0] dep_chan_data_82_74;
    wire token_82_74;
    wire dep_chan_vld_135_74;
    wire [175:0] dep_chan_data_135_74;
    wire token_135_74;
    wire [4:0] proc_75_data_FIFO_blk;
    wire [4:0] proc_75_data_PIPO_blk;
    wire [4:0] proc_75_start_FIFO_blk;
    wire [4:0] proc_75_TLF_FIFO_blk;
    wire [4:0] proc_75_input_sync_blk;
    wire [4:0] proc_75_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_75;
    reg [4:0] proc_dep_vld_vec_75_reg;
    wire [4:0] in_chan_dep_vld_vec_75;
    wire [879:0] in_chan_dep_data_vec_75;
    wire [4:0] token_in_vec_75;
    wire [4:0] out_chan_dep_vld_vec_75;
    wire [175:0] out_chan_dep_data_75;
    wire [4:0] token_out_vec_75;
    wire dl_detect_out_75;
    wire dep_chan_vld_67_75;
    wire [175:0] dep_chan_data_67_75;
    wire token_67_75;
    wire dep_chan_vld_74_75;
    wire [175:0] dep_chan_data_74_75;
    wire token_74_75;
    wire dep_chan_vld_76_75;
    wire [175:0] dep_chan_data_76_75;
    wire token_76_75;
    wire dep_chan_vld_83_75;
    wire [175:0] dep_chan_data_83_75;
    wire token_83_75;
    wire dep_chan_vld_143_75;
    wire [175:0] dep_chan_data_143_75;
    wire token_143_75;
    wire [4:0] proc_76_data_FIFO_blk;
    wire [4:0] proc_76_data_PIPO_blk;
    wire [4:0] proc_76_start_FIFO_blk;
    wire [4:0] proc_76_TLF_FIFO_blk;
    wire [4:0] proc_76_input_sync_blk;
    wire [4:0] proc_76_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_76;
    reg [4:0] proc_dep_vld_vec_76_reg;
    wire [4:0] in_chan_dep_vld_vec_76;
    wire [879:0] in_chan_dep_data_vec_76;
    wire [4:0] token_in_vec_76;
    wire [4:0] out_chan_dep_vld_vec_76;
    wire [175:0] out_chan_dep_data_76;
    wire [4:0] token_out_vec_76;
    wire dl_detect_out_76;
    wire dep_chan_vld_68_76;
    wire [175:0] dep_chan_data_68_76;
    wire token_68_76;
    wire dep_chan_vld_75_76;
    wire [175:0] dep_chan_data_75_76;
    wire token_75_76;
    wire dep_chan_vld_77_76;
    wire [175:0] dep_chan_data_77_76;
    wire token_77_76;
    wire dep_chan_vld_84_76;
    wire [175:0] dep_chan_data_84_76;
    wire token_84_76;
    wire dep_chan_vld_151_76;
    wire [175:0] dep_chan_data_151_76;
    wire token_151_76;
    wire [4:0] proc_77_data_FIFO_blk;
    wire [4:0] proc_77_data_PIPO_blk;
    wire [4:0] proc_77_start_FIFO_blk;
    wire [4:0] proc_77_TLF_FIFO_blk;
    wire [4:0] proc_77_input_sync_blk;
    wire [4:0] proc_77_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_77;
    reg [4:0] proc_dep_vld_vec_77_reg;
    wire [4:0] in_chan_dep_vld_vec_77;
    wire [879:0] in_chan_dep_data_vec_77;
    wire [4:0] token_in_vec_77;
    wire [4:0] out_chan_dep_vld_vec_77;
    wire [175:0] out_chan_dep_data_77;
    wire [4:0] token_out_vec_77;
    wire dl_detect_out_77;
    wire dep_chan_vld_69_77;
    wire [175:0] dep_chan_data_69_77;
    wire token_69_77;
    wire dep_chan_vld_76_77;
    wire [175:0] dep_chan_data_76_77;
    wire token_76_77;
    wire dep_chan_vld_85_77;
    wire [175:0] dep_chan_data_85_77;
    wire token_85_77;
    wire dep_chan_vld_92_77;
    wire [175:0] dep_chan_data_92_77;
    wire token_92_77;
    wire dep_chan_vld_159_77;
    wire [175:0] dep_chan_data_159_77;
    wire token_159_77;
    wire [4:0] proc_78_data_FIFO_blk;
    wire [4:0] proc_78_data_PIPO_blk;
    wire [4:0] proc_78_start_FIFO_blk;
    wire [4:0] proc_78_TLF_FIFO_blk;
    wire [4:0] proc_78_input_sync_blk;
    wire [4:0] proc_78_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_78;
    reg [4:0] proc_dep_vld_vec_78_reg;
    wire [4:0] in_chan_dep_vld_vec_78;
    wire [879:0] in_chan_dep_data_vec_78;
    wire [4:0] token_in_vec_78;
    wire [4:0] out_chan_dep_vld_vec_78;
    wire [175:0] out_chan_dep_data_78;
    wire [4:0] token_out_vec_78;
    wire dl_detect_out_78;
    wire dep_chan_vld_11_78;
    wire [175:0] dep_chan_data_11_78;
    wire token_11_78;
    wire dep_chan_vld_70_78;
    wire [175:0] dep_chan_data_70_78;
    wire token_70_78;
    wire dep_chan_vld_79_78;
    wire [175:0] dep_chan_data_79_78;
    wire token_79_78;
    wire dep_chan_vld_94_78;
    wire [175:0] dep_chan_data_94_78;
    wire token_94_78;
    wire dep_chan_vld_102_78;
    wire [175:0] dep_chan_data_102_78;
    wire token_102_78;
    wire [4:0] proc_79_data_FIFO_blk;
    wire [4:0] proc_79_data_PIPO_blk;
    wire [4:0] proc_79_start_FIFO_blk;
    wire [4:0] proc_79_TLF_FIFO_blk;
    wire [4:0] proc_79_input_sync_blk;
    wire [4:0] proc_79_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_79;
    reg [4:0] proc_dep_vld_vec_79_reg;
    wire [4:0] in_chan_dep_vld_vec_79;
    wire [879:0] in_chan_dep_data_vec_79;
    wire [4:0] token_in_vec_79;
    wire [4:0] out_chan_dep_vld_vec_79;
    wire [175:0] out_chan_dep_data_79;
    wire [4:0] token_out_vec_79;
    wire dl_detect_out_79;
    wire dep_chan_vld_71_79;
    wire [175:0] dep_chan_data_71_79;
    wire token_71_79;
    wire dep_chan_vld_78_79;
    wire [175:0] dep_chan_data_78_79;
    wire token_78_79;
    wire dep_chan_vld_80_79;
    wire [175:0] dep_chan_data_80_79;
    wire token_80_79;
    wire dep_chan_vld_95_79;
    wire [175:0] dep_chan_data_95_79;
    wire token_95_79;
    wire dep_chan_vld_110_79;
    wire [175:0] dep_chan_data_110_79;
    wire token_110_79;
    wire [4:0] proc_80_data_FIFO_blk;
    wire [4:0] proc_80_data_PIPO_blk;
    wire [4:0] proc_80_start_FIFO_blk;
    wire [4:0] proc_80_TLF_FIFO_blk;
    wire [4:0] proc_80_input_sync_blk;
    wire [4:0] proc_80_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_80;
    reg [4:0] proc_dep_vld_vec_80_reg;
    wire [4:0] in_chan_dep_vld_vec_80;
    wire [879:0] in_chan_dep_data_vec_80;
    wire [4:0] token_in_vec_80;
    wire [4:0] out_chan_dep_vld_vec_80;
    wire [175:0] out_chan_dep_data_80;
    wire [4:0] token_out_vec_80;
    wire dl_detect_out_80;
    wire dep_chan_vld_72_80;
    wire [175:0] dep_chan_data_72_80;
    wire token_72_80;
    wire dep_chan_vld_79_80;
    wire [175:0] dep_chan_data_79_80;
    wire token_79_80;
    wire dep_chan_vld_81_80;
    wire [175:0] dep_chan_data_81_80;
    wire token_81_80;
    wire dep_chan_vld_96_80;
    wire [175:0] dep_chan_data_96_80;
    wire token_96_80;
    wire dep_chan_vld_118_80;
    wire [175:0] dep_chan_data_118_80;
    wire token_118_80;
    wire [4:0] proc_81_data_FIFO_blk;
    wire [4:0] proc_81_data_PIPO_blk;
    wire [4:0] proc_81_start_FIFO_blk;
    wire [4:0] proc_81_TLF_FIFO_blk;
    wire [4:0] proc_81_input_sync_blk;
    wire [4:0] proc_81_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_81;
    reg [4:0] proc_dep_vld_vec_81_reg;
    wire [4:0] in_chan_dep_vld_vec_81;
    wire [879:0] in_chan_dep_data_vec_81;
    wire [4:0] token_in_vec_81;
    wire [4:0] out_chan_dep_vld_vec_81;
    wire [175:0] out_chan_dep_data_81;
    wire [4:0] token_out_vec_81;
    wire dl_detect_out_81;
    wire dep_chan_vld_73_81;
    wire [175:0] dep_chan_data_73_81;
    wire token_73_81;
    wire dep_chan_vld_80_81;
    wire [175:0] dep_chan_data_80_81;
    wire token_80_81;
    wire dep_chan_vld_82_81;
    wire [175:0] dep_chan_data_82_81;
    wire token_82_81;
    wire dep_chan_vld_97_81;
    wire [175:0] dep_chan_data_97_81;
    wire token_97_81;
    wire dep_chan_vld_126_81;
    wire [175:0] dep_chan_data_126_81;
    wire token_126_81;
    wire [4:0] proc_82_data_FIFO_blk;
    wire [4:0] proc_82_data_PIPO_blk;
    wire [4:0] proc_82_start_FIFO_blk;
    wire [4:0] proc_82_TLF_FIFO_blk;
    wire [4:0] proc_82_input_sync_blk;
    wire [4:0] proc_82_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_82;
    reg [4:0] proc_dep_vld_vec_82_reg;
    wire [4:0] in_chan_dep_vld_vec_82;
    wire [879:0] in_chan_dep_data_vec_82;
    wire [4:0] token_in_vec_82;
    wire [4:0] out_chan_dep_vld_vec_82;
    wire [175:0] out_chan_dep_data_82;
    wire [4:0] token_out_vec_82;
    wire dl_detect_out_82;
    wire dep_chan_vld_74_82;
    wire [175:0] dep_chan_data_74_82;
    wire token_74_82;
    wire dep_chan_vld_81_82;
    wire [175:0] dep_chan_data_81_82;
    wire token_81_82;
    wire dep_chan_vld_83_82;
    wire [175:0] dep_chan_data_83_82;
    wire token_83_82;
    wire dep_chan_vld_98_82;
    wire [175:0] dep_chan_data_98_82;
    wire token_98_82;
    wire dep_chan_vld_134_82;
    wire [175:0] dep_chan_data_134_82;
    wire token_134_82;
    wire [4:0] proc_83_data_FIFO_blk;
    wire [4:0] proc_83_data_PIPO_blk;
    wire [4:0] proc_83_start_FIFO_blk;
    wire [4:0] proc_83_TLF_FIFO_blk;
    wire [4:0] proc_83_input_sync_blk;
    wire [4:0] proc_83_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_83;
    reg [4:0] proc_dep_vld_vec_83_reg;
    wire [4:0] in_chan_dep_vld_vec_83;
    wire [879:0] in_chan_dep_data_vec_83;
    wire [4:0] token_in_vec_83;
    wire [4:0] out_chan_dep_vld_vec_83;
    wire [175:0] out_chan_dep_data_83;
    wire [4:0] token_out_vec_83;
    wire dl_detect_out_83;
    wire dep_chan_vld_75_83;
    wire [175:0] dep_chan_data_75_83;
    wire token_75_83;
    wire dep_chan_vld_82_83;
    wire [175:0] dep_chan_data_82_83;
    wire token_82_83;
    wire dep_chan_vld_84_83;
    wire [175:0] dep_chan_data_84_83;
    wire token_84_83;
    wire dep_chan_vld_99_83;
    wire [175:0] dep_chan_data_99_83;
    wire token_99_83;
    wire dep_chan_vld_142_83;
    wire [175:0] dep_chan_data_142_83;
    wire token_142_83;
    wire [4:0] proc_84_data_FIFO_blk;
    wire [4:0] proc_84_data_PIPO_blk;
    wire [4:0] proc_84_start_FIFO_blk;
    wire [4:0] proc_84_TLF_FIFO_blk;
    wire [4:0] proc_84_input_sync_blk;
    wire [4:0] proc_84_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_84;
    reg [4:0] proc_dep_vld_vec_84_reg;
    wire [4:0] in_chan_dep_vld_vec_84;
    wire [879:0] in_chan_dep_data_vec_84;
    wire [4:0] token_in_vec_84;
    wire [4:0] out_chan_dep_vld_vec_84;
    wire [175:0] out_chan_dep_data_84;
    wire [4:0] token_out_vec_84;
    wire dl_detect_out_84;
    wire dep_chan_vld_76_84;
    wire [175:0] dep_chan_data_76_84;
    wire token_76_84;
    wire dep_chan_vld_83_84;
    wire [175:0] dep_chan_data_83_84;
    wire token_83_84;
    wire dep_chan_vld_85_84;
    wire [175:0] dep_chan_data_85_84;
    wire token_85_84;
    wire dep_chan_vld_100_84;
    wire [175:0] dep_chan_data_100_84;
    wire token_100_84;
    wire dep_chan_vld_150_84;
    wire [175:0] dep_chan_data_150_84;
    wire token_150_84;
    wire [4:0] proc_85_data_FIFO_blk;
    wire [4:0] proc_85_data_PIPO_blk;
    wire [4:0] proc_85_start_FIFO_blk;
    wire [4:0] proc_85_TLF_FIFO_blk;
    wire [4:0] proc_85_input_sync_blk;
    wire [4:0] proc_85_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_85;
    reg [4:0] proc_dep_vld_vec_85_reg;
    wire [4:0] in_chan_dep_vld_vec_85;
    wire [879:0] in_chan_dep_data_vec_85;
    wire [4:0] token_in_vec_85;
    wire [4:0] out_chan_dep_vld_vec_85;
    wire [175:0] out_chan_dep_data_85;
    wire [4:0] token_out_vec_85;
    wire dl_detect_out_85;
    wire dep_chan_vld_77_85;
    wire [175:0] dep_chan_data_77_85;
    wire token_77_85;
    wire dep_chan_vld_84_85;
    wire [175:0] dep_chan_data_84_85;
    wire token_84_85;
    wire dep_chan_vld_93_85;
    wire [175:0] dep_chan_data_93_85;
    wire token_93_85;
    wire dep_chan_vld_101_85;
    wire [175:0] dep_chan_data_101_85;
    wire token_101_85;
    wire dep_chan_vld_158_85;
    wire [175:0] dep_chan_data_158_85;
    wire token_158_85;
    wire [16:0] proc_86_data_FIFO_blk;
    wire [16:0] proc_86_data_PIPO_blk;
    wire [16:0] proc_86_start_FIFO_blk;
    wire [16:0] proc_86_TLF_FIFO_blk;
    wire [16:0] proc_86_input_sync_blk;
    wire [16:0] proc_86_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_86;
    reg [16:0] proc_dep_vld_vec_86_reg;
    wire [16:0] in_chan_dep_vld_vec_86;
    wire [2991:0] in_chan_dep_data_vec_86;
    wire [16:0] token_in_vec_86;
    wire [16:0] out_chan_dep_vld_vec_86;
    wire [175:0] out_chan_dep_data_86;
    wire [16:0] token_out_vec_86;
    wire dl_detect_out_86;
    wire dep_chan_vld_29_86;
    wire [175:0] dep_chan_data_29_86;
    wire token_29_86;
    wire dep_chan_vld_87_86;
    wire [175:0] dep_chan_data_87_86;
    wire token_87_86;
    wire dep_chan_vld_88_86;
    wire [175:0] dep_chan_data_88_86;
    wire token_88_86;
    wire dep_chan_vld_89_86;
    wire [175:0] dep_chan_data_89_86;
    wire token_89_86;
    wire dep_chan_vld_90_86;
    wire [175:0] dep_chan_data_90_86;
    wire token_90_86;
    wire dep_chan_vld_91_86;
    wire [175:0] dep_chan_data_91_86;
    wire token_91_86;
    wire dep_chan_vld_92_86;
    wire [175:0] dep_chan_data_92_86;
    wire token_92_86;
    wire dep_chan_vld_93_86;
    wire [175:0] dep_chan_data_93_86;
    wire token_93_86;
    wire dep_chan_vld_94_86;
    wire [175:0] dep_chan_data_94_86;
    wire token_94_86;
    wire dep_chan_vld_95_86;
    wire [175:0] dep_chan_data_95_86;
    wire token_95_86;
    wire dep_chan_vld_96_86;
    wire [175:0] dep_chan_data_96_86;
    wire token_96_86;
    wire dep_chan_vld_97_86;
    wire [175:0] dep_chan_data_97_86;
    wire token_97_86;
    wire dep_chan_vld_98_86;
    wire [175:0] dep_chan_data_98_86;
    wire token_98_86;
    wire dep_chan_vld_99_86;
    wire [175:0] dep_chan_data_99_86;
    wire token_99_86;
    wire dep_chan_vld_100_86;
    wire [175:0] dep_chan_data_100_86;
    wire token_100_86;
    wire dep_chan_vld_101_86;
    wire [175:0] dep_chan_data_101_86;
    wire token_101_86;
    wire dep_chan_vld_175_86;
    wire [175:0] dep_chan_data_175_86;
    wire token_175_86;
    wire [16:0] proc_87_data_FIFO_blk;
    wire [16:0] proc_87_data_PIPO_blk;
    wire [16:0] proc_87_start_FIFO_blk;
    wire [16:0] proc_87_TLF_FIFO_blk;
    wire [16:0] proc_87_input_sync_blk;
    wire [16:0] proc_87_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_87;
    reg [16:0] proc_dep_vld_vec_87_reg;
    wire [16:0] in_chan_dep_vld_vec_87;
    wire [2991:0] in_chan_dep_data_vec_87;
    wire [16:0] token_in_vec_87;
    wire [16:0] out_chan_dep_vld_vec_87;
    wire [175:0] out_chan_dep_data_87;
    wire [16:0] token_out_vec_87;
    wire dl_detect_out_87;
    wire dep_chan_vld_37_87;
    wire [175:0] dep_chan_data_37_87;
    wire token_37_87;
    wire dep_chan_vld_86_87;
    wire [175:0] dep_chan_data_86_87;
    wire token_86_87;
    wire dep_chan_vld_88_87;
    wire [175:0] dep_chan_data_88_87;
    wire token_88_87;
    wire dep_chan_vld_89_87;
    wire [175:0] dep_chan_data_89_87;
    wire token_89_87;
    wire dep_chan_vld_90_87;
    wire [175:0] dep_chan_data_90_87;
    wire token_90_87;
    wire dep_chan_vld_91_87;
    wire [175:0] dep_chan_data_91_87;
    wire token_91_87;
    wire dep_chan_vld_92_87;
    wire [175:0] dep_chan_data_92_87;
    wire token_92_87;
    wire dep_chan_vld_93_87;
    wire [175:0] dep_chan_data_93_87;
    wire token_93_87;
    wire dep_chan_vld_94_87;
    wire [175:0] dep_chan_data_94_87;
    wire token_94_87;
    wire dep_chan_vld_95_87;
    wire [175:0] dep_chan_data_95_87;
    wire token_95_87;
    wire dep_chan_vld_96_87;
    wire [175:0] dep_chan_data_96_87;
    wire token_96_87;
    wire dep_chan_vld_97_87;
    wire [175:0] dep_chan_data_97_87;
    wire token_97_87;
    wire dep_chan_vld_98_87;
    wire [175:0] dep_chan_data_98_87;
    wire token_98_87;
    wire dep_chan_vld_99_87;
    wire [175:0] dep_chan_data_99_87;
    wire token_99_87;
    wire dep_chan_vld_100_87;
    wire [175:0] dep_chan_data_100_87;
    wire token_100_87;
    wire dep_chan_vld_101_87;
    wire [175:0] dep_chan_data_101_87;
    wire token_101_87;
    wire dep_chan_vld_175_87;
    wire [175:0] dep_chan_data_175_87;
    wire token_175_87;
    wire [16:0] proc_88_data_FIFO_blk;
    wire [16:0] proc_88_data_PIPO_blk;
    wire [16:0] proc_88_start_FIFO_blk;
    wire [16:0] proc_88_TLF_FIFO_blk;
    wire [16:0] proc_88_input_sync_blk;
    wire [16:0] proc_88_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_88;
    reg [16:0] proc_dep_vld_vec_88_reg;
    wire [16:0] in_chan_dep_vld_vec_88;
    wire [2991:0] in_chan_dep_data_vec_88;
    wire [16:0] token_in_vec_88;
    wire [16:0] out_chan_dep_vld_vec_88;
    wire [175:0] out_chan_dep_data_88;
    wire [16:0] token_out_vec_88;
    wire dl_detect_out_88;
    wire dep_chan_vld_45_88;
    wire [175:0] dep_chan_data_45_88;
    wire token_45_88;
    wire dep_chan_vld_86_88;
    wire [175:0] dep_chan_data_86_88;
    wire token_86_88;
    wire dep_chan_vld_87_88;
    wire [175:0] dep_chan_data_87_88;
    wire token_87_88;
    wire dep_chan_vld_89_88;
    wire [175:0] dep_chan_data_89_88;
    wire token_89_88;
    wire dep_chan_vld_90_88;
    wire [175:0] dep_chan_data_90_88;
    wire token_90_88;
    wire dep_chan_vld_91_88;
    wire [175:0] dep_chan_data_91_88;
    wire token_91_88;
    wire dep_chan_vld_92_88;
    wire [175:0] dep_chan_data_92_88;
    wire token_92_88;
    wire dep_chan_vld_93_88;
    wire [175:0] dep_chan_data_93_88;
    wire token_93_88;
    wire dep_chan_vld_94_88;
    wire [175:0] dep_chan_data_94_88;
    wire token_94_88;
    wire dep_chan_vld_95_88;
    wire [175:0] dep_chan_data_95_88;
    wire token_95_88;
    wire dep_chan_vld_96_88;
    wire [175:0] dep_chan_data_96_88;
    wire token_96_88;
    wire dep_chan_vld_97_88;
    wire [175:0] dep_chan_data_97_88;
    wire token_97_88;
    wire dep_chan_vld_98_88;
    wire [175:0] dep_chan_data_98_88;
    wire token_98_88;
    wire dep_chan_vld_99_88;
    wire [175:0] dep_chan_data_99_88;
    wire token_99_88;
    wire dep_chan_vld_100_88;
    wire [175:0] dep_chan_data_100_88;
    wire token_100_88;
    wire dep_chan_vld_101_88;
    wire [175:0] dep_chan_data_101_88;
    wire token_101_88;
    wire dep_chan_vld_175_88;
    wire [175:0] dep_chan_data_175_88;
    wire token_175_88;
    wire [16:0] proc_89_data_FIFO_blk;
    wire [16:0] proc_89_data_PIPO_blk;
    wire [16:0] proc_89_start_FIFO_blk;
    wire [16:0] proc_89_TLF_FIFO_blk;
    wire [16:0] proc_89_input_sync_blk;
    wire [16:0] proc_89_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_89;
    reg [16:0] proc_dep_vld_vec_89_reg;
    wire [16:0] in_chan_dep_vld_vec_89;
    wire [2991:0] in_chan_dep_data_vec_89;
    wire [16:0] token_in_vec_89;
    wire [16:0] out_chan_dep_vld_vec_89;
    wire [175:0] out_chan_dep_data_89;
    wire [16:0] token_out_vec_89;
    wire dl_detect_out_89;
    wire dep_chan_vld_53_89;
    wire [175:0] dep_chan_data_53_89;
    wire token_53_89;
    wire dep_chan_vld_86_89;
    wire [175:0] dep_chan_data_86_89;
    wire token_86_89;
    wire dep_chan_vld_87_89;
    wire [175:0] dep_chan_data_87_89;
    wire token_87_89;
    wire dep_chan_vld_88_89;
    wire [175:0] dep_chan_data_88_89;
    wire token_88_89;
    wire dep_chan_vld_90_89;
    wire [175:0] dep_chan_data_90_89;
    wire token_90_89;
    wire dep_chan_vld_91_89;
    wire [175:0] dep_chan_data_91_89;
    wire token_91_89;
    wire dep_chan_vld_92_89;
    wire [175:0] dep_chan_data_92_89;
    wire token_92_89;
    wire dep_chan_vld_93_89;
    wire [175:0] dep_chan_data_93_89;
    wire token_93_89;
    wire dep_chan_vld_94_89;
    wire [175:0] dep_chan_data_94_89;
    wire token_94_89;
    wire dep_chan_vld_95_89;
    wire [175:0] dep_chan_data_95_89;
    wire token_95_89;
    wire dep_chan_vld_96_89;
    wire [175:0] dep_chan_data_96_89;
    wire token_96_89;
    wire dep_chan_vld_97_89;
    wire [175:0] dep_chan_data_97_89;
    wire token_97_89;
    wire dep_chan_vld_98_89;
    wire [175:0] dep_chan_data_98_89;
    wire token_98_89;
    wire dep_chan_vld_99_89;
    wire [175:0] dep_chan_data_99_89;
    wire token_99_89;
    wire dep_chan_vld_100_89;
    wire [175:0] dep_chan_data_100_89;
    wire token_100_89;
    wire dep_chan_vld_101_89;
    wire [175:0] dep_chan_data_101_89;
    wire token_101_89;
    wire dep_chan_vld_175_89;
    wire [175:0] dep_chan_data_175_89;
    wire token_175_89;
    wire [16:0] proc_90_data_FIFO_blk;
    wire [16:0] proc_90_data_PIPO_blk;
    wire [16:0] proc_90_start_FIFO_blk;
    wire [16:0] proc_90_TLF_FIFO_blk;
    wire [16:0] proc_90_input_sync_blk;
    wire [16:0] proc_90_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_90;
    reg [16:0] proc_dep_vld_vec_90_reg;
    wire [16:0] in_chan_dep_vld_vec_90;
    wire [2991:0] in_chan_dep_data_vec_90;
    wire [16:0] token_in_vec_90;
    wire [16:0] out_chan_dep_vld_vec_90;
    wire [175:0] out_chan_dep_data_90;
    wire [16:0] token_out_vec_90;
    wire dl_detect_out_90;
    wire dep_chan_vld_61_90;
    wire [175:0] dep_chan_data_61_90;
    wire token_61_90;
    wire dep_chan_vld_86_90;
    wire [175:0] dep_chan_data_86_90;
    wire token_86_90;
    wire dep_chan_vld_87_90;
    wire [175:0] dep_chan_data_87_90;
    wire token_87_90;
    wire dep_chan_vld_88_90;
    wire [175:0] dep_chan_data_88_90;
    wire token_88_90;
    wire dep_chan_vld_89_90;
    wire [175:0] dep_chan_data_89_90;
    wire token_89_90;
    wire dep_chan_vld_91_90;
    wire [175:0] dep_chan_data_91_90;
    wire token_91_90;
    wire dep_chan_vld_92_90;
    wire [175:0] dep_chan_data_92_90;
    wire token_92_90;
    wire dep_chan_vld_93_90;
    wire [175:0] dep_chan_data_93_90;
    wire token_93_90;
    wire dep_chan_vld_94_90;
    wire [175:0] dep_chan_data_94_90;
    wire token_94_90;
    wire dep_chan_vld_95_90;
    wire [175:0] dep_chan_data_95_90;
    wire token_95_90;
    wire dep_chan_vld_96_90;
    wire [175:0] dep_chan_data_96_90;
    wire token_96_90;
    wire dep_chan_vld_97_90;
    wire [175:0] dep_chan_data_97_90;
    wire token_97_90;
    wire dep_chan_vld_98_90;
    wire [175:0] dep_chan_data_98_90;
    wire token_98_90;
    wire dep_chan_vld_99_90;
    wire [175:0] dep_chan_data_99_90;
    wire token_99_90;
    wire dep_chan_vld_100_90;
    wire [175:0] dep_chan_data_100_90;
    wire token_100_90;
    wire dep_chan_vld_101_90;
    wire [175:0] dep_chan_data_101_90;
    wire token_101_90;
    wire dep_chan_vld_175_90;
    wire [175:0] dep_chan_data_175_90;
    wire token_175_90;
    wire [16:0] proc_91_data_FIFO_blk;
    wire [16:0] proc_91_data_PIPO_blk;
    wire [16:0] proc_91_start_FIFO_blk;
    wire [16:0] proc_91_TLF_FIFO_blk;
    wire [16:0] proc_91_input_sync_blk;
    wire [16:0] proc_91_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_91;
    reg [16:0] proc_dep_vld_vec_91_reg;
    wire [16:0] in_chan_dep_vld_vec_91;
    wire [2991:0] in_chan_dep_data_vec_91;
    wire [16:0] token_in_vec_91;
    wire [16:0] out_chan_dep_vld_vec_91;
    wire [175:0] out_chan_dep_data_91;
    wire [16:0] token_out_vec_91;
    wire dl_detect_out_91;
    wire dep_chan_vld_69_91;
    wire [175:0] dep_chan_data_69_91;
    wire token_69_91;
    wire dep_chan_vld_86_91;
    wire [175:0] dep_chan_data_86_91;
    wire token_86_91;
    wire dep_chan_vld_87_91;
    wire [175:0] dep_chan_data_87_91;
    wire token_87_91;
    wire dep_chan_vld_88_91;
    wire [175:0] dep_chan_data_88_91;
    wire token_88_91;
    wire dep_chan_vld_89_91;
    wire [175:0] dep_chan_data_89_91;
    wire token_89_91;
    wire dep_chan_vld_90_91;
    wire [175:0] dep_chan_data_90_91;
    wire token_90_91;
    wire dep_chan_vld_92_91;
    wire [175:0] dep_chan_data_92_91;
    wire token_92_91;
    wire dep_chan_vld_93_91;
    wire [175:0] dep_chan_data_93_91;
    wire token_93_91;
    wire dep_chan_vld_94_91;
    wire [175:0] dep_chan_data_94_91;
    wire token_94_91;
    wire dep_chan_vld_95_91;
    wire [175:0] dep_chan_data_95_91;
    wire token_95_91;
    wire dep_chan_vld_96_91;
    wire [175:0] dep_chan_data_96_91;
    wire token_96_91;
    wire dep_chan_vld_97_91;
    wire [175:0] dep_chan_data_97_91;
    wire token_97_91;
    wire dep_chan_vld_98_91;
    wire [175:0] dep_chan_data_98_91;
    wire token_98_91;
    wire dep_chan_vld_99_91;
    wire [175:0] dep_chan_data_99_91;
    wire token_99_91;
    wire dep_chan_vld_100_91;
    wire [175:0] dep_chan_data_100_91;
    wire token_100_91;
    wire dep_chan_vld_101_91;
    wire [175:0] dep_chan_data_101_91;
    wire token_101_91;
    wire dep_chan_vld_175_91;
    wire [175:0] dep_chan_data_175_91;
    wire token_175_91;
    wire [16:0] proc_92_data_FIFO_blk;
    wire [16:0] proc_92_data_PIPO_blk;
    wire [16:0] proc_92_start_FIFO_blk;
    wire [16:0] proc_92_TLF_FIFO_blk;
    wire [16:0] proc_92_input_sync_blk;
    wire [16:0] proc_92_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_92;
    reg [16:0] proc_dep_vld_vec_92_reg;
    wire [16:0] in_chan_dep_vld_vec_92;
    wire [2991:0] in_chan_dep_data_vec_92;
    wire [16:0] token_in_vec_92;
    wire [16:0] out_chan_dep_vld_vec_92;
    wire [175:0] out_chan_dep_data_92;
    wire [16:0] token_out_vec_92;
    wire dl_detect_out_92;
    wire dep_chan_vld_77_92;
    wire [175:0] dep_chan_data_77_92;
    wire token_77_92;
    wire dep_chan_vld_86_92;
    wire [175:0] dep_chan_data_86_92;
    wire token_86_92;
    wire dep_chan_vld_87_92;
    wire [175:0] dep_chan_data_87_92;
    wire token_87_92;
    wire dep_chan_vld_88_92;
    wire [175:0] dep_chan_data_88_92;
    wire token_88_92;
    wire dep_chan_vld_89_92;
    wire [175:0] dep_chan_data_89_92;
    wire token_89_92;
    wire dep_chan_vld_90_92;
    wire [175:0] dep_chan_data_90_92;
    wire token_90_92;
    wire dep_chan_vld_91_92;
    wire [175:0] dep_chan_data_91_92;
    wire token_91_92;
    wire dep_chan_vld_93_92;
    wire [175:0] dep_chan_data_93_92;
    wire token_93_92;
    wire dep_chan_vld_94_92;
    wire [175:0] dep_chan_data_94_92;
    wire token_94_92;
    wire dep_chan_vld_95_92;
    wire [175:0] dep_chan_data_95_92;
    wire token_95_92;
    wire dep_chan_vld_96_92;
    wire [175:0] dep_chan_data_96_92;
    wire token_96_92;
    wire dep_chan_vld_97_92;
    wire [175:0] dep_chan_data_97_92;
    wire token_97_92;
    wire dep_chan_vld_98_92;
    wire [175:0] dep_chan_data_98_92;
    wire token_98_92;
    wire dep_chan_vld_99_92;
    wire [175:0] dep_chan_data_99_92;
    wire token_99_92;
    wire dep_chan_vld_100_92;
    wire [175:0] dep_chan_data_100_92;
    wire token_100_92;
    wire dep_chan_vld_101_92;
    wire [175:0] dep_chan_data_101_92;
    wire token_101_92;
    wire dep_chan_vld_175_92;
    wire [175:0] dep_chan_data_175_92;
    wire token_175_92;
    wire [16:0] proc_93_data_FIFO_blk;
    wire [16:0] proc_93_data_PIPO_blk;
    wire [16:0] proc_93_start_FIFO_blk;
    wire [16:0] proc_93_TLF_FIFO_blk;
    wire [16:0] proc_93_input_sync_blk;
    wire [16:0] proc_93_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_93;
    reg [16:0] proc_dep_vld_vec_93_reg;
    wire [16:0] in_chan_dep_vld_vec_93;
    wire [2991:0] in_chan_dep_data_vec_93;
    wire [16:0] token_in_vec_93;
    wire [16:0] out_chan_dep_vld_vec_93;
    wire [175:0] out_chan_dep_data_93;
    wire [16:0] token_out_vec_93;
    wire dl_detect_out_93;
    wire dep_chan_vld_85_93;
    wire [175:0] dep_chan_data_85_93;
    wire token_85_93;
    wire dep_chan_vld_86_93;
    wire [175:0] dep_chan_data_86_93;
    wire token_86_93;
    wire dep_chan_vld_87_93;
    wire [175:0] dep_chan_data_87_93;
    wire token_87_93;
    wire dep_chan_vld_88_93;
    wire [175:0] dep_chan_data_88_93;
    wire token_88_93;
    wire dep_chan_vld_89_93;
    wire [175:0] dep_chan_data_89_93;
    wire token_89_93;
    wire dep_chan_vld_90_93;
    wire [175:0] dep_chan_data_90_93;
    wire token_90_93;
    wire dep_chan_vld_91_93;
    wire [175:0] dep_chan_data_91_93;
    wire token_91_93;
    wire dep_chan_vld_92_93;
    wire [175:0] dep_chan_data_92_93;
    wire token_92_93;
    wire dep_chan_vld_94_93;
    wire [175:0] dep_chan_data_94_93;
    wire token_94_93;
    wire dep_chan_vld_95_93;
    wire [175:0] dep_chan_data_95_93;
    wire token_95_93;
    wire dep_chan_vld_96_93;
    wire [175:0] dep_chan_data_96_93;
    wire token_96_93;
    wire dep_chan_vld_97_93;
    wire [175:0] dep_chan_data_97_93;
    wire token_97_93;
    wire dep_chan_vld_98_93;
    wire [175:0] dep_chan_data_98_93;
    wire token_98_93;
    wire dep_chan_vld_99_93;
    wire [175:0] dep_chan_data_99_93;
    wire token_99_93;
    wire dep_chan_vld_100_93;
    wire [175:0] dep_chan_data_100_93;
    wire token_100_93;
    wire dep_chan_vld_101_93;
    wire [175:0] dep_chan_data_101_93;
    wire token_101_93;
    wire dep_chan_vld_175_93;
    wire [175:0] dep_chan_data_175_93;
    wire token_175_93;
    wire [16:0] proc_94_data_FIFO_blk;
    wire [16:0] proc_94_data_PIPO_blk;
    wire [16:0] proc_94_start_FIFO_blk;
    wire [16:0] proc_94_TLF_FIFO_blk;
    wire [16:0] proc_94_input_sync_blk;
    wire [16:0] proc_94_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_94;
    reg [16:0] proc_dep_vld_vec_94_reg;
    wire [16:0] in_chan_dep_vld_vec_94;
    wire [2991:0] in_chan_dep_data_vec_94;
    wire [16:0] token_in_vec_94;
    wire [16:0] out_chan_dep_vld_vec_94;
    wire [175:0] out_chan_dep_data_94;
    wire [16:0] token_out_vec_94;
    wire dl_detect_out_94;
    wire dep_chan_vld_78_94;
    wire [175:0] dep_chan_data_78_94;
    wire token_78_94;
    wire dep_chan_vld_86_94;
    wire [175:0] dep_chan_data_86_94;
    wire token_86_94;
    wire dep_chan_vld_87_94;
    wire [175:0] dep_chan_data_87_94;
    wire token_87_94;
    wire dep_chan_vld_88_94;
    wire [175:0] dep_chan_data_88_94;
    wire token_88_94;
    wire dep_chan_vld_89_94;
    wire [175:0] dep_chan_data_89_94;
    wire token_89_94;
    wire dep_chan_vld_90_94;
    wire [175:0] dep_chan_data_90_94;
    wire token_90_94;
    wire dep_chan_vld_91_94;
    wire [175:0] dep_chan_data_91_94;
    wire token_91_94;
    wire dep_chan_vld_92_94;
    wire [175:0] dep_chan_data_92_94;
    wire token_92_94;
    wire dep_chan_vld_93_94;
    wire [175:0] dep_chan_data_93_94;
    wire token_93_94;
    wire dep_chan_vld_95_94;
    wire [175:0] dep_chan_data_95_94;
    wire token_95_94;
    wire dep_chan_vld_96_94;
    wire [175:0] dep_chan_data_96_94;
    wire token_96_94;
    wire dep_chan_vld_97_94;
    wire [175:0] dep_chan_data_97_94;
    wire token_97_94;
    wire dep_chan_vld_98_94;
    wire [175:0] dep_chan_data_98_94;
    wire token_98_94;
    wire dep_chan_vld_99_94;
    wire [175:0] dep_chan_data_99_94;
    wire token_99_94;
    wire dep_chan_vld_100_94;
    wire [175:0] dep_chan_data_100_94;
    wire token_100_94;
    wire dep_chan_vld_101_94;
    wire [175:0] dep_chan_data_101_94;
    wire token_101_94;
    wire dep_chan_vld_175_94;
    wire [175:0] dep_chan_data_175_94;
    wire token_175_94;
    wire [16:0] proc_95_data_FIFO_blk;
    wire [16:0] proc_95_data_PIPO_blk;
    wire [16:0] proc_95_start_FIFO_blk;
    wire [16:0] proc_95_TLF_FIFO_blk;
    wire [16:0] proc_95_input_sync_blk;
    wire [16:0] proc_95_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_95;
    reg [16:0] proc_dep_vld_vec_95_reg;
    wire [16:0] in_chan_dep_vld_vec_95;
    wire [2991:0] in_chan_dep_data_vec_95;
    wire [16:0] token_in_vec_95;
    wire [16:0] out_chan_dep_vld_vec_95;
    wire [175:0] out_chan_dep_data_95;
    wire [16:0] token_out_vec_95;
    wire dl_detect_out_95;
    wire dep_chan_vld_79_95;
    wire [175:0] dep_chan_data_79_95;
    wire token_79_95;
    wire dep_chan_vld_86_95;
    wire [175:0] dep_chan_data_86_95;
    wire token_86_95;
    wire dep_chan_vld_87_95;
    wire [175:0] dep_chan_data_87_95;
    wire token_87_95;
    wire dep_chan_vld_88_95;
    wire [175:0] dep_chan_data_88_95;
    wire token_88_95;
    wire dep_chan_vld_89_95;
    wire [175:0] dep_chan_data_89_95;
    wire token_89_95;
    wire dep_chan_vld_90_95;
    wire [175:0] dep_chan_data_90_95;
    wire token_90_95;
    wire dep_chan_vld_91_95;
    wire [175:0] dep_chan_data_91_95;
    wire token_91_95;
    wire dep_chan_vld_92_95;
    wire [175:0] dep_chan_data_92_95;
    wire token_92_95;
    wire dep_chan_vld_93_95;
    wire [175:0] dep_chan_data_93_95;
    wire token_93_95;
    wire dep_chan_vld_94_95;
    wire [175:0] dep_chan_data_94_95;
    wire token_94_95;
    wire dep_chan_vld_96_95;
    wire [175:0] dep_chan_data_96_95;
    wire token_96_95;
    wire dep_chan_vld_97_95;
    wire [175:0] dep_chan_data_97_95;
    wire token_97_95;
    wire dep_chan_vld_98_95;
    wire [175:0] dep_chan_data_98_95;
    wire token_98_95;
    wire dep_chan_vld_99_95;
    wire [175:0] dep_chan_data_99_95;
    wire token_99_95;
    wire dep_chan_vld_100_95;
    wire [175:0] dep_chan_data_100_95;
    wire token_100_95;
    wire dep_chan_vld_101_95;
    wire [175:0] dep_chan_data_101_95;
    wire token_101_95;
    wire dep_chan_vld_175_95;
    wire [175:0] dep_chan_data_175_95;
    wire token_175_95;
    wire [16:0] proc_96_data_FIFO_blk;
    wire [16:0] proc_96_data_PIPO_blk;
    wire [16:0] proc_96_start_FIFO_blk;
    wire [16:0] proc_96_TLF_FIFO_blk;
    wire [16:0] proc_96_input_sync_blk;
    wire [16:0] proc_96_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_96;
    reg [16:0] proc_dep_vld_vec_96_reg;
    wire [16:0] in_chan_dep_vld_vec_96;
    wire [2991:0] in_chan_dep_data_vec_96;
    wire [16:0] token_in_vec_96;
    wire [16:0] out_chan_dep_vld_vec_96;
    wire [175:0] out_chan_dep_data_96;
    wire [16:0] token_out_vec_96;
    wire dl_detect_out_96;
    wire dep_chan_vld_80_96;
    wire [175:0] dep_chan_data_80_96;
    wire token_80_96;
    wire dep_chan_vld_86_96;
    wire [175:0] dep_chan_data_86_96;
    wire token_86_96;
    wire dep_chan_vld_87_96;
    wire [175:0] dep_chan_data_87_96;
    wire token_87_96;
    wire dep_chan_vld_88_96;
    wire [175:0] dep_chan_data_88_96;
    wire token_88_96;
    wire dep_chan_vld_89_96;
    wire [175:0] dep_chan_data_89_96;
    wire token_89_96;
    wire dep_chan_vld_90_96;
    wire [175:0] dep_chan_data_90_96;
    wire token_90_96;
    wire dep_chan_vld_91_96;
    wire [175:0] dep_chan_data_91_96;
    wire token_91_96;
    wire dep_chan_vld_92_96;
    wire [175:0] dep_chan_data_92_96;
    wire token_92_96;
    wire dep_chan_vld_93_96;
    wire [175:0] dep_chan_data_93_96;
    wire token_93_96;
    wire dep_chan_vld_94_96;
    wire [175:0] dep_chan_data_94_96;
    wire token_94_96;
    wire dep_chan_vld_95_96;
    wire [175:0] dep_chan_data_95_96;
    wire token_95_96;
    wire dep_chan_vld_97_96;
    wire [175:0] dep_chan_data_97_96;
    wire token_97_96;
    wire dep_chan_vld_98_96;
    wire [175:0] dep_chan_data_98_96;
    wire token_98_96;
    wire dep_chan_vld_99_96;
    wire [175:0] dep_chan_data_99_96;
    wire token_99_96;
    wire dep_chan_vld_100_96;
    wire [175:0] dep_chan_data_100_96;
    wire token_100_96;
    wire dep_chan_vld_101_96;
    wire [175:0] dep_chan_data_101_96;
    wire token_101_96;
    wire dep_chan_vld_175_96;
    wire [175:0] dep_chan_data_175_96;
    wire token_175_96;
    wire [16:0] proc_97_data_FIFO_blk;
    wire [16:0] proc_97_data_PIPO_blk;
    wire [16:0] proc_97_start_FIFO_blk;
    wire [16:0] proc_97_TLF_FIFO_blk;
    wire [16:0] proc_97_input_sync_blk;
    wire [16:0] proc_97_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_97;
    reg [16:0] proc_dep_vld_vec_97_reg;
    wire [16:0] in_chan_dep_vld_vec_97;
    wire [2991:0] in_chan_dep_data_vec_97;
    wire [16:0] token_in_vec_97;
    wire [16:0] out_chan_dep_vld_vec_97;
    wire [175:0] out_chan_dep_data_97;
    wire [16:0] token_out_vec_97;
    wire dl_detect_out_97;
    wire dep_chan_vld_81_97;
    wire [175:0] dep_chan_data_81_97;
    wire token_81_97;
    wire dep_chan_vld_86_97;
    wire [175:0] dep_chan_data_86_97;
    wire token_86_97;
    wire dep_chan_vld_87_97;
    wire [175:0] dep_chan_data_87_97;
    wire token_87_97;
    wire dep_chan_vld_88_97;
    wire [175:0] dep_chan_data_88_97;
    wire token_88_97;
    wire dep_chan_vld_89_97;
    wire [175:0] dep_chan_data_89_97;
    wire token_89_97;
    wire dep_chan_vld_90_97;
    wire [175:0] dep_chan_data_90_97;
    wire token_90_97;
    wire dep_chan_vld_91_97;
    wire [175:0] dep_chan_data_91_97;
    wire token_91_97;
    wire dep_chan_vld_92_97;
    wire [175:0] dep_chan_data_92_97;
    wire token_92_97;
    wire dep_chan_vld_93_97;
    wire [175:0] dep_chan_data_93_97;
    wire token_93_97;
    wire dep_chan_vld_94_97;
    wire [175:0] dep_chan_data_94_97;
    wire token_94_97;
    wire dep_chan_vld_95_97;
    wire [175:0] dep_chan_data_95_97;
    wire token_95_97;
    wire dep_chan_vld_96_97;
    wire [175:0] dep_chan_data_96_97;
    wire token_96_97;
    wire dep_chan_vld_98_97;
    wire [175:0] dep_chan_data_98_97;
    wire token_98_97;
    wire dep_chan_vld_99_97;
    wire [175:0] dep_chan_data_99_97;
    wire token_99_97;
    wire dep_chan_vld_100_97;
    wire [175:0] dep_chan_data_100_97;
    wire token_100_97;
    wire dep_chan_vld_101_97;
    wire [175:0] dep_chan_data_101_97;
    wire token_101_97;
    wire dep_chan_vld_175_97;
    wire [175:0] dep_chan_data_175_97;
    wire token_175_97;
    wire [16:0] proc_98_data_FIFO_blk;
    wire [16:0] proc_98_data_PIPO_blk;
    wire [16:0] proc_98_start_FIFO_blk;
    wire [16:0] proc_98_TLF_FIFO_blk;
    wire [16:0] proc_98_input_sync_blk;
    wire [16:0] proc_98_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_98;
    reg [16:0] proc_dep_vld_vec_98_reg;
    wire [16:0] in_chan_dep_vld_vec_98;
    wire [2991:0] in_chan_dep_data_vec_98;
    wire [16:0] token_in_vec_98;
    wire [16:0] out_chan_dep_vld_vec_98;
    wire [175:0] out_chan_dep_data_98;
    wire [16:0] token_out_vec_98;
    wire dl_detect_out_98;
    wire dep_chan_vld_82_98;
    wire [175:0] dep_chan_data_82_98;
    wire token_82_98;
    wire dep_chan_vld_86_98;
    wire [175:0] dep_chan_data_86_98;
    wire token_86_98;
    wire dep_chan_vld_87_98;
    wire [175:0] dep_chan_data_87_98;
    wire token_87_98;
    wire dep_chan_vld_88_98;
    wire [175:0] dep_chan_data_88_98;
    wire token_88_98;
    wire dep_chan_vld_89_98;
    wire [175:0] dep_chan_data_89_98;
    wire token_89_98;
    wire dep_chan_vld_90_98;
    wire [175:0] dep_chan_data_90_98;
    wire token_90_98;
    wire dep_chan_vld_91_98;
    wire [175:0] dep_chan_data_91_98;
    wire token_91_98;
    wire dep_chan_vld_92_98;
    wire [175:0] dep_chan_data_92_98;
    wire token_92_98;
    wire dep_chan_vld_93_98;
    wire [175:0] dep_chan_data_93_98;
    wire token_93_98;
    wire dep_chan_vld_94_98;
    wire [175:0] dep_chan_data_94_98;
    wire token_94_98;
    wire dep_chan_vld_95_98;
    wire [175:0] dep_chan_data_95_98;
    wire token_95_98;
    wire dep_chan_vld_96_98;
    wire [175:0] dep_chan_data_96_98;
    wire token_96_98;
    wire dep_chan_vld_97_98;
    wire [175:0] dep_chan_data_97_98;
    wire token_97_98;
    wire dep_chan_vld_99_98;
    wire [175:0] dep_chan_data_99_98;
    wire token_99_98;
    wire dep_chan_vld_100_98;
    wire [175:0] dep_chan_data_100_98;
    wire token_100_98;
    wire dep_chan_vld_101_98;
    wire [175:0] dep_chan_data_101_98;
    wire token_101_98;
    wire dep_chan_vld_175_98;
    wire [175:0] dep_chan_data_175_98;
    wire token_175_98;
    wire [16:0] proc_99_data_FIFO_blk;
    wire [16:0] proc_99_data_PIPO_blk;
    wire [16:0] proc_99_start_FIFO_blk;
    wire [16:0] proc_99_TLF_FIFO_blk;
    wire [16:0] proc_99_input_sync_blk;
    wire [16:0] proc_99_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_99;
    reg [16:0] proc_dep_vld_vec_99_reg;
    wire [16:0] in_chan_dep_vld_vec_99;
    wire [2991:0] in_chan_dep_data_vec_99;
    wire [16:0] token_in_vec_99;
    wire [16:0] out_chan_dep_vld_vec_99;
    wire [175:0] out_chan_dep_data_99;
    wire [16:0] token_out_vec_99;
    wire dl_detect_out_99;
    wire dep_chan_vld_83_99;
    wire [175:0] dep_chan_data_83_99;
    wire token_83_99;
    wire dep_chan_vld_86_99;
    wire [175:0] dep_chan_data_86_99;
    wire token_86_99;
    wire dep_chan_vld_87_99;
    wire [175:0] dep_chan_data_87_99;
    wire token_87_99;
    wire dep_chan_vld_88_99;
    wire [175:0] dep_chan_data_88_99;
    wire token_88_99;
    wire dep_chan_vld_89_99;
    wire [175:0] dep_chan_data_89_99;
    wire token_89_99;
    wire dep_chan_vld_90_99;
    wire [175:0] dep_chan_data_90_99;
    wire token_90_99;
    wire dep_chan_vld_91_99;
    wire [175:0] dep_chan_data_91_99;
    wire token_91_99;
    wire dep_chan_vld_92_99;
    wire [175:0] dep_chan_data_92_99;
    wire token_92_99;
    wire dep_chan_vld_93_99;
    wire [175:0] dep_chan_data_93_99;
    wire token_93_99;
    wire dep_chan_vld_94_99;
    wire [175:0] dep_chan_data_94_99;
    wire token_94_99;
    wire dep_chan_vld_95_99;
    wire [175:0] dep_chan_data_95_99;
    wire token_95_99;
    wire dep_chan_vld_96_99;
    wire [175:0] dep_chan_data_96_99;
    wire token_96_99;
    wire dep_chan_vld_97_99;
    wire [175:0] dep_chan_data_97_99;
    wire token_97_99;
    wire dep_chan_vld_98_99;
    wire [175:0] dep_chan_data_98_99;
    wire token_98_99;
    wire dep_chan_vld_100_99;
    wire [175:0] dep_chan_data_100_99;
    wire token_100_99;
    wire dep_chan_vld_101_99;
    wire [175:0] dep_chan_data_101_99;
    wire token_101_99;
    wire dep_chan_vld_175_99;
    wire [175:0] dep_chan_data_175_99;
    wire token_175_99;
    wire [16:0] proc_100_data_FIFO_blk;
    wire [16:0] proc_100_data_PIPO_blk;
    wire [16:0] proc_100_start_FIFO_blk;
    wire [16:0] proc_100_TLF_FIFO_blk;
    wire [16:0] proc_100_input_sync_blk;
    wire [16:0] proc_100_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_100;
    reg [16:0] proc_dep_vld_vec_100_reg;
    wire [16:0] in_chan_dep_vld_vec_100;
    wire [2991:0] in_chan_dep_data_vec_100;
    wire [16:0] token_in_vec_100;
    wire [16:0] out_chan_dep_vld_vec_100;
    wire [175:0] out_chan_dep_data_100;
    wire [16:0] token_out_vec_100;
    wire dl_detect_out_100;
    wire dep_chan_vld_84_100;
    wire [175:0] dep_chan_data_84_100;
    wire token_84_100;
    wire dep_chan_vld_86_100;
    wire [175:0] dep_chan_data_86_100;
    wire token_86_100;
    wire dep_chan_vld_87_100;
    wire [175:0] dep_chan_data_87_100;
    wire token_87_100;
    wire dep_chan_vld_88_100;
    wire [175:0] dep_chan_data_88_100;
    wire token_88_100;
    wire dep_chan_vld_89_100;
    wire [175:0] dep_chan_data_89_100;
    wire token_89_100;
    wire dep_chan_vld_90_100;
    wire [175:0] dep_chan_data_90_100;
    wire token_90_100;
    wire dep_chan_vld_91_100;
    wire [175:0] dep_chan_data_91_100;
    wire token_91_100;
    wire dep_chan_vld_92_100;
    wire [175:0] dep_chan_data_92_100;
    wire token_92_100;
    wire dep_chan_vld_93_100;
    wire [175:0] dep_chan_data_93_100;
    wire token_93_100;
    wire dep_chan_vld_94_100;
    wire [175:0] dep_chan_data_94_100;
    wire token_94_100;
    wire dep_chan_vld_95_100;
    wire [175:0] dep_chan_data_95_100;
    wire token_95_100;
    wire dep_chan_vld_96_100;
    wire [175:0] dep_chan_data_96_100;
    wire token_96_100;
    wire dep_chan_vld_97_100;
    wire [175:0] dep_chan_data_97_100;
    wire token_97_100;
    wire dep_chan_vld_98_100;
    wire [175:0] dep_chan_data_98_100;
    wire token_98_100;
    wire dep_chan_vld_99_100;
    wire [175:0] dep_chan_data_99_100;
    wire token_99_100;
    wire dep_chan_vld_101_100;
    wire [175:0] dep_chan_data_101_100;
    wire token_101_100;
    wire dep_chan_vld_175_100;
    wire [175:0] dep_chan_data_175_100;
    wire token_175_100;
    wire [16:0] proc_101_data_FIFO_blk;
    wire [16:0] proc_101_data_PIPO_blk;
    wire [16:0] proc_101_start_FIFO_blk;
    wire [16:0] proc_101_TLF_FIFO_blk;
    wire [16:0] proc_101_input_sync_blk;
    wire [16:0] proc_101_output_sync_blk;
    wire [16:0] proc_dep_vld_vec_101;
    reg [16:0] proc_dep_vld_vec_101_reg;
    wire [16:0] in_chan_dep_vld_vec_101;
    wire [2991:0] in_chan_dep_data_vec_101;
    wire [16:0] token_in_vec_101;
    wire [16:0] out_chan_dep_vld_vec_101;
    wire [175:0] out_chan_dep_data_101;
    wire [16:0] token_out_vec_101;
    wire dl_detect_out_101;
    wire dep_chan_vld_85_101;
    wire [175:0] dep_chan_data_85_101;
    wire token_85_101;
    wire dep_chan_vld_86_101;
    wire [175:0] dep_chan_data_86_101;
    wire token_86_101;
    wire dep_chan_vld_87_101;
    wire [175:0] dep_chan_data_87_101;
    wire token_87_101;
    wire dep_chan_vld_88_101;
    wire [175:0] dep_chan_data_88_101;
    wire token_88_101;
    wire dep_chan_vld_89_101;
    wire [175:0] dep_chan_data_89_101;
    wire token_89_101;
    wire dep_chan_vld_90_101;
    wire [175:0] dep_chan_data_90_101;
    wire token_90_101;
    wire dep_chan_vld_91_101;
    wire [175:0] dep_chan_data_91_101;
    wire token_91_101;
    wire dep_chan_vld_92_101;
    wire [175:0] dep_chan_data_92_101;
    wire token_92_101;
    wire dep_chan_vld_93_101;
    wire [175:0] dep_chan_data_93_101;
    wire token_93_101;
    wire dep_chan_vld_94_101;
    wire [175:0] dep_chan_data_94_101;
    wire token_94_101;
    wire dep_chan_vld_95_101;
    wire [175:0] dep_chan_data_95_101;
    wire token_95_101;
    wire dep_chan_vld_96_101;
    wire [175:0] dep_chan_data_96_101;
    wire token_96_101;
    wire dep_chan_vld_97_101;
    wire [175:0] dep_chan_data_97_101;
    wire token_97_101;
    wire dep_chan_vld_98_101;
    wire [175:0] dep_chan_data_98_101;
    wire token_98_101;
    wire dep_chan_vld_99_101;
    wire [175:0] dep_chan_data_99_101;
    wire token_99_101;
    wire dep_chan_vld_100_101;
    wire [175:0] dep_chan_data_100_101;
    wire token_100_101;
    wire dep_chan_vld_175_101;
    wire [175:0] dep_chan_data_175_101;
    wire token_175_101;
    wire [1:0] proc_102_data_FIFO_blk;
    wire [1:0] proc_102_data_PIPO_blk;
    wire [1:0] proc_102_start_FIFO_blk;
    wire [1:0] proc_102_TLF_FIFO_blk;
    wire [1:0] proc_102_input_sync_blk;
    wire [1:0] proc_102_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_102;
    reg [1:0] proc_dep_vld_vec_102_reg;
    wire [1:0] in_chan_dep_vld_vec_102;
    wire [351:0] in_chan_dep_data_vec_102;
    wire [1:0] token_in_vec_102;
    wire [1:0] out_chan_dep_vld_vec_102;
    wire [175:0] out_chan_dep_data_102;
    wire [1:0] token_out_vec_102;
    wire dl_detect_out_102;
    wire dep_chan_vld_78_102;
    wire [175:0] dep_chan_data_78_102;
    wire token_78_102;
    wire dep_chan_vld_103_102;
    wire [175:0] dep_chan_data_103_102;
    wire token_103_102;
    wire [2:0] proc_103_data_FIFO_blk;
    wire [2:0] proc_103_data_PIPO_blk;
    wire [2:0] proc_103_start_FIFO_blk;
    wire [2:0] proc_103_TLF_FIFO_blk;
    wire [2:0] proc_103_input_sync_blk;
    wire [2:0] proc_103_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_103;
    reg [2:0] proc_dep_vld_vec_103_reg;
    wire [2:0] in_chan_dep_vld_vec_103;
    wire [527:0] in_chan_dep_data_vec_103;
    wire [2:0] token_in_vec_103;
    wire [2:0] out_chan_dep_vld_vec_103;
    wire [175:0] out_chan_dep_data_103;
    wire [2:0] token_out_vec_103;
    wire dl_detect_out_103;
    wire dep_chan_vld_70_103;
    wire [175:0] dep_chan_data_70_103;
    wire token_70_103;
    wire dep_chan_vld_102_103;
    wire [175:0] dep_chan_data_102_103;
    wire token_102_103;
    wire dep_chan_vld_104_103;
    wire [175:0] dep_chan_data_104_103;
    wire token_104_103;
    wire [2:0] proc_104_data_FIFO_blk;
    wire [2:0] proc_104_data_PIPO_blk;
    wire [2:0] proc_104_start_FIFO_blk;
    wire [2:0] proc_104_TLF_FIFO_blk;
    wire [2:0] proc_104_input_sync_blk;
    wire [2:0] proc_104_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_104;
    reg [2:0] proc_dep_vld_vec_104_reg;
    wire [2:0] in_chan_dep_vld_vec_104;
    wire [527:0] in_chan_dep_data_vec_104;
    wire [2:0] token_in_vec_104;
    wire [2:0] out_chan_dep_vld_vec_104;
    wire [175:0] out_chan_dep_data_104;
    wire [2:0] token_out_vec_104;
    wire dl_detect_out_104;
    wire dep_chan_vld_62_104;
    wire [175:0] dep_chan_data_62_104;
    wire token_62_104;
    wire dep_chan_vld_103_104;
    wire [175:0] dep_chan_data_103_104;
    wire token_103_104;
    wire dep_chan_vld_105_104;
    wire [175:0] dep_chan_data_105_104;
    wire token_105_104;
    wire [2:0] proc_105_data_FIFO_blk;
    wire [2:0] proc_105_data_PIPO_blk;
    wire [2:0] proc_105_start_FIFO_blk;
    wire [2:0] proc_105_TLF_FIFO_blk;
    wire [2:0] proc_105_input_sync_blk;
    wire [2:0] proc_105_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_105;
    reg [2:0] proc_dep_vld_vec_105_reg;
    wire [2:0] in_chan_dep_vld_vec_105;
    wire [527:0] in_chan_dep_data_vec_105;
    wire [2:0] token_in_vec_105;
    wire [2:0] out_chan_dep_vld_vec_105;
    wire [175:0] out_chan_dep_data_105;
    wire [2:0] token_out_vec_105;
    wire dl_detect_out_105;
    wire dep_chan_vld_54_105;
    wire [175:0] dep_chan_data_54_105;
    wire token_54_105;
    wire dep_chan_vld_104_105;
    wire [175:0] dep_chan_data_104_105;
    wire token_104_105;
    wire dep_chan_vld_106_105;
    wire [175:0] dep_chan_data_106_105;
    wire token_106_105;
    wire [2:0] proc_106_data_FIFO_blk;
    wire [2:0] proc_106_data_PIPO_blk;
    wire [2:0] proc_106_start_FIFO_blk;
    wire [2:0] proc_106_TLF_FIFO_blk;
    wire [2:0] proc_106_input_sync_blk;
    wire [2:0] proc_106_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_106;
    reg [2:0] proc_dep_vld_vec_106_reg;
    wire [2:0] in_chan_dep_vld_vec_106;
    wire [527:0] in_chan_dep_data_vec_106;
    wire [2:0] token_in_vec_106;
    wire [2:0] out_chan_dep_vld_vec_106;
    wire [175:0] out_chan_dep_data_106;
    wire [2:0] token_out_vec_106;
    wire dl_detect_out_106;
    wire dep_chan_vld_46_106;
    wire [175:0] dep_chan_data_46_106;
    wire token_46_106;
    wire dep_chan_vld_105_106;
    wire [175:0] dep_chan_data_105_106;
    wire token_105_106;
    wire dep_chan_vld_107_106;
    wire [175:0] dep_chan_data_107_106;
    wire token_107_106;
    wire [2:0] proc_107_data_FIFO_blk;
    wire [2:0] proc_107_data_PIPO_blk;
    wire [2:0] proc_107_start_FIFO_blk;
    wire [2:0] proc_107_TLF_FIFO_blk;
    wire [2:0] proc_107_input_sync_blk;
    wire [2:0] proc_107_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_107;
    reg [2:0] proc_dep_vld_vec_107_reg;
    wire [2:0] in_chan_dep_vld_vec_107;
    wire [527:0] in_chan_dep_data_vec_107;
    wire [2:0] token_in_vec_107;
    wire [2:0] out_chan_dep_vld_vec_107;
    wire [175:0] out_chan_dep_data_107;
    wire [2:0] token_out_vec_107;
    wire dl_detect_out_107;
    wire dep_chan_vld_38_107;
    wire [175:0] dep_chan_data_38_107;
    wire token_38_107;
    wire dep_chan_vld_106_107;
    wire [175:0] dep_chan_data_106_107;
    wire token_106_107;
    wire dep_chan_vld_108_107;
    wire [175:0] dep_chan_data_108_107;
    wire token_108_107;
    wire [2:0] proc_108_data_FIFO_blk;
    wire [2:0] proc_108_data_PIPO_blk;
    wire [2:0] proc_108_start_FIFO_blk;
    wire [2:0] proc_108_TLF_FIFO_blk;
    wire [2:0] proc_108_input_sync_blk;
    wire [2:0] proc_108_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_108;
    reg [2:0] proc_dep_vld_vec_108_reg;
    wire [2:0] in_chan_dep_vld_vec_108;
    wire [527:0] in_chan_dep_data_vec_108;
    wire [2:0] token_in_vec_108;
    wire [2:0] out_chan_dep_vld_vec_108;
    wire [175:0] out_chan_dep_data_108;
    wire [2:0] token_out_vec_108;
    wire dl_detect_out_108;
    wire dep_chan_vld_30_108;
    wire [175:0] dep_chan_data_30_108;
    wire token_30_108;
    wire dep_chan_vld_107_108;
    wire [175:0] dep_chan_data_107_108;
    wire token_107_108;
    wire dep_chan_vld_109_108;
    wire [175:0] dep_chan_data_109_108;
    wire token_109_108;
    wire [2:0] proc_109_data_FIFO_blk;
    wire [2:0] proc_109_data_PIPO_blk;
    wire [2:0] proc_109_start_FIFO_blk;
    wire [2:0] proc_109_TLF_FIFO_blk;
    wire [2:0] proc_109_input_sync_blk;
    wire [2:0] proc_109_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_109;
    reg [2:0] proc_dep_vld_vec_109_reg;
    wire [2:0] in_chan_dep_vld_vec_109;
    wire [527:0] in_chan_dep_data_vec_109;
    wire [2:0] token_in_vec_109;
    wire [2:0] out_chan_dep_vld_vec_109;
    wire [175:0] out_chan_dep_data_109;
    wire [2:0] token_out_vec_109;
    wire dl_detect_out_109;
    wire dep_chan_vld_22_109;
    wire [175:0] dep_chan_data_22_109;
    wire token_22_109;
    wire dep_chan_vld_108_109;
    wire [175:0] dep_chan_data_108_109;
    wire token_108_109;
    wire dep_chan_vld_173_109;
    wire [175:0] dep_chan_data_173_109;
    wire token_173_109;
    wire [1:0] proc_110_data_FIFO_blk;
    wire [1:0] proc_110_data_PIPO_blk;
    wire [1:0] proc_110_start_FIFO_blk;
    wire [1:0] proc_110_TLF_FIFO_blk;
    wire [1:0] proc_110_input_sync_blk;
    wire [1:0] proc_110_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_110;
    reg [1:0] proc_dep_vld_vec_110_reg;
    wire [1:0] in_chan_dep_vld_vec_110;
    wire [351:0] in_chan_dep_data_vec_110;
    wire [1:0] token_in_vec_110;
    wire [1:0] out_chan_dep_vld_vec_110;
    wire [175:0] out_chan_dep_data_110;
    wire [1:0] token_out_vec_110;
    wire dl_detect_out_110;
    wire dep_chan_vld_79_110;
    wire [175:0] dep_chan_data_79_110;
    wire token_79_110;
    wire dep_chan_vld_111_110;
    wire [175:0] dep_chan_data_111_110;
    wire token_111_110;
    wire [2:0] proc_111_data_FIFO_blk;
    wire [2:0] proc_111_data_PIPO_blk;
    wire [2:0] proc_111_start_FIFO_blk;
    wire [2:0] proc_111_TLF_FIFO_blk;
    wire [2:0] proc_111_input_sync_blk;
    wire [2:0] proc_111_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_111;
    reg [2:0] proc_dep_vld_vec_111_reg;
    wire [2:0] in_chan_dep_vld_vec_111;
    wire [527:0] in_chan_dep_data_vec_111;
    wire [2:0] token_in_vec_111;
    wire [2:0] out_chan_dep_vld_vec_111;
    wire [175:0] out_chan_dep_data_111;
    wire [2:0] token_out_vec_111;
    wire dl_detect_out_111;
    wire dep_chan_vld_71_111;
    wire [175:0] dep_chan_data_71_111;
    wire token_71_111;
    wire dep_chan_vld_110_111;
    wire [175:0] dep_chan_data_110_111;
    wire token_110_111;
    wire dep_chan_vld_112_111;
    wire [175:0] dep_chan_data_112_111;
    wire token_112_111;
    wire [2:0] proc_112_data_FIFO_blk;
    wire [2:0] proc_112_data_PIPO_blk;
    wire [2:0] proc_112_start_FIFO_blk;
    wire [2:0] proc_112_TLF_FIFO_blk;
    wire [2:0] proc_112_input_sync_blk;
    wire [2:0] proc_112_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_112;
    reg [2:0] proc_dep_vld_vec_112_reg;
    wire [2:0] in_chan_dep_vld_vec_112;
    wire [527:0] in_chan_dep_data_vec_112;
    wire [2:0] token_in_vec_112;
    wire [2:0] out_chan_dep_vld_vec_112;
    wire [175:0] out_chan_dep_data_112;
    wire [2:0] token_out_vec_112;
    wire dl_detect_out_112;
    wire dep_chan_vld_63_112;
    wire [175:0] dep_chan_data_63_112;
    wire token_63_112;
    wire dep_chan_vld_111_112;
    wire [175:0] dep_chan_data_111_112;
    wire token_111_112;
    wire dep_chan_vld_113_112;
    wire [175:0] dep_chan_data_113_112;
    wire token_113_112;
    wire [2:0] proc_113_data_FIFO_blk;
    wire [2:0] proc_113_data_PIPO_blk;
    wire [2:0] proc_113_start_FIFO_blk;
    wire [2:0] proc_113_TLF_FIFO_blk;
    wire [2:0] proc_113_input_sync_blk;
    wire [2:0] proc_113_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_113;
    reg [2:0] proc_dep_vld_vec_113_reg;
    wire [2:0] in_chan_dep_vld_vec_113;
    wire [527:0] in_chan_dep_data_vec_113;
    wire [2:0] token_in_vec_113;
    wire [2:0] out_chan_dep_vld_vec_113;
    wire [175:0] out_chan_dep_data_113;
    wire [2:0] token_out_vec_113;
    wire dl_detect_out_113;
    wire dep_chan_vld_55_113;
    wire [175:0] dep_chan_data_55_113;
    wire token_55_113;
    wire dep_chan_vld_112_113;
    wire [175:0] dep_chan_data_112_113;
    wire token_112_113;
    wire dep_chan_vld_114_113;
    wire [175:0] dep_chan_data_114_113;
    wire token_114_113;
    wire [2:0] proc_114_data_FIFO_blk;
    wire [2:0] proc_114_data_PIPO_blk;
    wire [2:0] proc_114_start_FIFO_blk;
    wire [2:0] proc_114_TLF_FIFO_blk;
    wire [2:0] proc_114_input_sync_blk;
    wire [2:0] proc_114_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_114;
    reg [2:0] proc_dep_vld_vec_114_reg;
    wire [2:0] in_chan_dep_vld_vec_114;
    wire [527:0] in_chan_dep_data_vec_114;
    wire [2:0] token_in_vec_114;
    wire [2:0] out_chan_dep_vld_vec_114;
    wire [175:0] out_chan_dep_data_114;
    wire [2:0] token_out_vec_114;
    wire dl_detect_out_114;
    wire dep_chan_vld_47_114;
    wire [175:0] dep_chan_data_47_114;
    wire token_47_114;
    wire dep_chan_vld_113_114;
    wire [175:0] dep_chan_data_113_114;
    wire token_113_114;
    wire dep_chan_vld_115_114;
    wire [175:0] dep_chan_data_115_114;
    wire token_115_114;
    wire [2:0] proc_115_data_FIFO_blk;
    wire [2:0] proc_115_data_PIPO_blk;
    wire [2:0] proc_115_start_FIFO_blk;
    wire [2:0] proc_115_TLF_FIFO_blk;
    wire [2:0] proc_115_input_sync_blk;
    wire [2:0] proc_115_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_115;
    reg [2:0] proc_dep_vld_vec_115_reg;
    wire [2:0] in_chan_dep_vld_vec_115;
    wire [527:0] in_chan_dep_data_vec_115;
    wire [2:0] token_in_vec_115;
    wire [2:0] out_chan_dep_vld_vec_115;
    wire [175:0] out_chan_dep_data_115;
    wire [2:0] token_out_vec_115;
    wire dl_detect_out_115;
    wire dep_chan_vld_39_115;
    wire [175:0] dep_chan_data_39_115;
    wire token_39_115;
    wire dep_chan_vld_114_115;
    wire [175:0] dep_chan_data_114_115;
    wire token_114_115;
    wire dep_chan_vld_116_115;
    wire [175:0] dep_chan_data_116_115;
    wire token_116_115;
    wire [2:0] proc_116_data_FIFO_blk;
    wire [2:0] proc_116_data_PIPO_blk;
    wire [2:0] proc_116_start_FIFO_blk;
    wire [2:0] proc_116_TLF_FIFO_blk;
    wire [2:0] proc_116_input_sync_blk;
    wire [2:0] proc_116_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_116;
    reg [2:0] proc_dep_vld_vec_116_reg;
    wire [2:0] in_chan_dep_vld_vec_116;
    wire [527:0] in_chan_dep_data_vec_116;
    wire [2:0] token_in_vec_116;
    wire [2:0] out_chan_dep_vld_vec_116;
    wire [175:0] out_chan_dep_data_116;
    wire [2:0] token_out_vec_116;
    wire dl_detect_out_116;
    wire dep_chan_vld_31_116;
    wire [175:0] dep_chan_data_31_116;
    wire token_31_116;
    wire dep_chan_vld_115_116;
    wire [175:0] dep_chan_data_115_116;
    wire token_115_116;
    wire dep_chan_vld_117_116;
    wire [175:0] dep_chan_data_117_116;
    wire token_117_116;
    wire [2:0] proc_117_data_FIFO_blk;
    wire [2:0] proc_117_data_PIPO_blk;
    wire [2:0] proc_117_start_FIFO_blk;
    wire [2:0] proc_117_TLF_FIFO_blk;
    wire [2:0] proc_117_input_sync_blk;
    wire [2:0] proc_117_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_117;
    reg [2:0] proc_dep_vld_vec_117_reg;
    wire [2:0] in_chan_dep_vld_vec_117;
    wire [527:0] in_chan_dep_data_vec_117;
    wire [2:0] token_in_vec_117;
    wire [2:0] out_chan_dep_vld_vec_117;
    wire [175:0] out_chan_dep_data_117;
    wire [2:0] token_out_vec_117;
    wire dl_detect_out_117;
    wire dep_chan_vld_23_117;
    wire [175:0] dep_chan_data_23_117;
    wire token_23_117;
    wire dep_chan_vld_116_117;
    wire [175:0] dep_chan_data_116_117;
    wire token_116_117;
    wire dep_chan_vld_172_117;
    wire [175:0] dep_chan_data_172_117;
    wire token_172_117;
    wire [1:0] proc_118_data_FIFO_blk;
    wire [1:0] proc_118_data_PIPO_blk;
    wire [1:0] proc_118_start_FIFO_blk;
    wire [1:0] proc_118_TLF_FIFO_blk;
    wire [1:0] proc_118_input_sync_blk;
    wire [1:0] proc_118_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_118;
    reg [1:0] proc_dep_vld_vec_118_reg;
    wire [1:0] in_chan_dep_vld_vec_118;
    wire [351:0] in_chan_dep_data_vec_118;
    wire [1:0] token_in_vec_118;
    wire [1:0] out_chan_dep_vld_vec_118;
    wire [175:0] out_chan_dep_data_118;
    wire [1:0] token_out_vec_118;
    wire dl_detect_out_118;
    wire dep_chan_vld_80_118;
    wire [175:0] dep_chan_data_80_118;
    wire token_80_118;
    wire dep_chan_vld_119_118;
    wire [175:0] dep_chan_data_119_118;
    wire token_119_118;
    wire [2:0] proc_119_data_FIFO_blk;
    wire [2:0] proc_119_data_PIPO_blk;
    wire [2:0] proc_119_start_FIFO_blk;
    wire [2:0] proc_119_TLF_FIFO_blk;
    wire [2:0] proc_119_input_sync_blk;
    wire [2:0] proc_119_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_119;
    reg [2:0] proc_dep_vld_vec_119_reg;
    wire [2:0] in_chan_dep_vld_vec_119;
    wire [527:0] in_chan_dep_data_vec_119;
    wire [2:0] token_in_vec_119;
    wire [2:0] out_chan_dep_vld_vec_119;
    wire [175:0] out_chan_dep_data_119;
    wire [2:0] token_out_vec_119;
    wire dl_detect_out_119;
    wire dep_chan_vld_72_119;
    wire [175:0] dep_chan_data_72_119;
    wire token_72_119;
    wire dep_chan_vld_118_119;
    wire [175:0] dep_chan_data_118_119;
    wire token_118_119;
    wire dep_chan_vld_120_119;
    wire [175:0] dep_chan_data_120_119;
    wire token_120_119;
    wire [2:0] proc_120_data_FIFO_blk;
    wire [2:0] proc_120_data_PIPO_blk;
    wire [2:0] proc_120_start_FIFO_blk;
    wire [2:0] proc_120_TLF_FIFO_blk;
    wire [2:0] proc_120_input_sync_blk;
    wire [2:0] proc_120_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_120;
    reg [2:0] proc_dep_vld_vec_120_reg;
    wire [2:0] in_chan_dep_vld_vec_120;
    wire [527:0] in_chan_dep_data_vec_120;
    wire [2:0] token_in_vec_120;
    wire [2:0] out_chan_dep_vld_vec_120;
    wire [175:0] out_chan_dep_data_120;
    wire [2:0] token_out_vec_120;
    wire dl_detect_out_120;
    wire dep_chan_vld_64_120;
    wire [175:0] dep_chan_data_64_120;
    wire token_64_120;
    wire dep_chan_vld_119_120;
    wire [175:0] dep_chan_data_119_120;
    wire token_119_120;
    wire dep_chan_vld_121_120;
    wire [175:0] dep_chan_data_121_120;
    wire token_121_120;
    wire [2:0] proc_121_data_FIFO_blk;
    wire [2:0] proc_121_data_PIPO_blk;
    wire [2:0] proc_121_start_FIFO_blk;
    wire [2:0] proc_121_TLF_FIFO_blk;
    wire [2:0] proc_121_input_sync_blk;
    wire [2:0] proc_121_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_121;
    reg [2:0] proc_dep_vld_vec_121_reg;
    wire [2:0] in_chan_dep_vld_vec_121;
    wire [527:0] in_chan_dep_data_vec_121;
    wire [2:0] token_in_vec_121;
    wire [2:0] out_chan_dep_vld_vec_121;
    wire [175:0] out_chan_dep_data_121;
    wire [2:0] token_out_vec_121;
    wire dl_detect_out_121;
    wire dep_chan_vld_56_121;
    wire [175:0] dep_chan_data_56_121;
    wire token_56_121;
    wire dep_chan_vld_120_121;
    wire [175:0] dep_chan_data_120_121;
    wire token_120_121;
    wire dep_chan_vld_122_121;
    wire [175:0] dep_chan_data_122_121;
    wire token_122_121;
    wire [2:0] proc_122_data_FIFO_blk;
    wire [2:0] proc_122_data_PIPO_blk;
    wire [2:0] proc_122_start_FIFO_blk;
    wire [2:0] proc_122_TLF_FIFO_blk;
    wire [2:0] proc_122_input_sync_blk;
    wire [2:0] proc_122_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_122;
    reg [2:0] proc_dep_vld_vec_122_reg;
    wire [2:0] in_chan_dep_vld_vec_122;
    wire [527:0] in_chan_dep_data_vec_122;
    wire [2:0] token_in_vec_122;
    wire [2:0] out_chan_dep_vld_vec_122;
    wire [175:0] out_chan_dep_data_122;
    wire [2:0] token_out_vec_122;
    wire dl_detect_out_122;
    wire dep_chan_vld_48_122;
    wire [175:0] dep_chan_data_48_122;
    wire token_48_122;
    wire dep_chan_vld_121_122;
    wire [175:0] dep_chan_data_121_122;
    wire token_121_122;
    wire dep_chan_vld_123_122;
    wire [175:0] dep_chan_data_123_122;
    wire token_123_122;
    wire [2:0] proc_123_data_FIFO_blk;
    wire [2:0] proc_123_data_PIPO_blk;
    wire [2:0] proc_123_start_FIFO_blk;
    wire [2:0] proc_123_TLF_FIFO_blk;
    wire [2:0] proc_123_input_sync_blk;
    wire [2:0] proc_123_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_123;
    reg [2:0] proc_dep_vld_vec_123_reg;
    wire [2:0] in_chan_dep_vld_vec_123;
    wire [527:0] in_chan_dep_data_vec_123;
    wire [2:0] token_in_vec_123;
    wire [2:0] out_chan_dep_vld_vec_123;
    wire [175:0] out_chan_dep_data_123;
    wire [2:0] token_out_vec_123;
    wire dl_detect_out_123;
    wire dep_chan_vld_40_123;
    wire [175:0] dep_chan_data_40_123;
    wire token_40_123;
    wire dep_chan_vld_122_123;
    wire [175:0] dep_chan_data_122_123;
    wire token_122_123;
    wire dep_chan_vld_124_123;
    wire [175:0] dep_chan_data_124_123;
    wire token_124_123;
    wire [2:0] proc_124_data_FIFO_blk;
    wire [2:0] proc_124_data_PIPO_blk;
    wire [2:0] proc_124_start_FIFO_blk;
    wire [2:0] proc_124_TLF_FIFO_blk;
    wire [2:0] proc_124_input_sync_blk;
    wire [2:0] proc_124_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_124;
    reg [2:0] proc_dep_vld_vec_124_reg;
    wire [2:0] in_chan_dep_vld_vec_124;
    wire [527:0] in_chan_dep_data_vec_124;
    wire [2:0] token_in_vec_124;
    wire [2:0] out_chan_dep_vld_vec_124;
    wire [175:0] out_chan_dep_data_124;
    wire [2:0] token_out_vec_124;
    wire dl_detect_out_124;
    wire dep_chan_vld_32_124;
    wire [175:0] dep_chan_data_32_124;
    wire token_32_124;
    wire dep_chan_vld_123_124;
    wire [175:0] dep_chan_data_123_124;
    wire token_123_124;
    wire dep_chan_vld_125_124;
    wire [175:0] dep_chan_data_125_124;
    wire token_125_124;
    wire [2:0] proc_125_data_FIFO_blk;
    wire [2:0] proc_125_data_PIPO_blk;
    wire [2:0] proc_125_start_FIFO_blk;
    wire [2:0] proc_125_TLF_FIFO_blk;
    wire [2:0] proc_125_input_sync_blk;
    wire [2:0] proc_125_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_125;
    reg [2:0] proc_dep_vld_vec_125_reg;
    wire [2:0] in_chan_dep_vld_vec_125;
    wire [527:0] in_chan_dep_data_vec_125;
    wire [2:0] token_in_vec_125;
    wire [2:0] out_chan_dep_vld_vec_125;
    wire [175:0] out_chan_dep_data_125;
    wire [2:0] token_out_vec_125;
    wire dl_detect_out_125;
    wire dep_chan_vld_24_125;
    wire [175:0] dep_chan_data_24_125;
    wire token_24_125;
    wire dep_chan_vld_124_125;
    wire [175:0] dep_chan_data_124_125;
    wire token_124_125;
    wire dep_chan_vld_171_125;
    wire [175:0] dep_chan_data_171_125;
    wire token_171_125;
    wire [1:0] proc_126_data_FIFO_blk;
    wire [1:0] proc_126_data_PIPO_blk;
    wire [1:0] proc_126_start_FIFO_blk;
    wire [1:0] proc_126_TLF_FIFO_blk;
    wire [1:0] proc_126_input_sync_blk;
    wire [1:0] proc_126_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_126;
    reg [1:0] proc_dep_vld_vec_126_reg;
    wire [1:0] in_chan_dep_vld_vec_126;
    wire [351:0] in_chan_dep_data_vec_126;
    wire [1:0] token_in_vec_126;
    wire [1:0] out_chan_dep_vld_vec_126;
    wire [175:0] out_chan_dep_data_126;
    wire [1:0] token_out_vec_126;
    wire dl_detect_out_126;
    wire dep_chan_vld_81_126;
    wire [175:0] dep_chan_data_81_126;
    wire token_81_126;
    wire dep_chan_vld_127_126;
    wire [175:0] dep_chan_data_127_126;
    wire token_127_126;
    wire [2:0] proc_127_data_FIFO_blk;
    wire [2:0] proc_127_data_PIPO_blk;
    wire [2:0] proc_127_start_FIFO_blk;
    wire [2:0] proc_127_TLF_FIFO_blk;
    wire [2:0] proc_127_input_sync_blk;
    wire [2:0] proc_127_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_127;
    reg [2:0] proc_dep_vld_vec_127_reg;
    wire [2:0] in_chan_dep_vld_vec_127;
    wire [527:0] in_chan_dep_data_vec_127;
    wire [2:0] token_in_vec_127;
    wire [2:0] out_chan_dep_vld_vec_127;
    wire [175:0] out_chan_dep_data_127;
    wire [2:0] token_out_vec_127;
    wire dl_detect_out_127;
    wire dep_chan_vld_73_127;
    wire [175:0] dep_chan_data_73_127;
    wire token_73_127;
    wire dep_chan_vld_126_127;
    wire [175:0] dep_chan_data_126_127;
    wire token_126_127;
    wire dep_chan_vld_128_127;
    wire [175:0] dep_chan_data_128_127;
    wire token_128_127;
    wire [2:0] proc_128_data_FIFO_blk;
    wire [2:0] proc_128_data_PIPO_blk;
    wire [2:0] proc_128_start_FIFO_blk;
    wire [2:0] proc_128_TLF_FIFO_blk;
    wire [2:0] proc_128_input_sync_blk;
    wire [2:0] proc_128_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_128;
    reg [2:0] proc_dep_vld_vec_128_reg;
    wire [2:0] in_chan_dep_vld_vec_128;
    wire [527:0] in_chan_dep_data_vec_128;
    wire [2:0] token_in_vec_128;
    wire [2:0] out_chan_dep_vld_vec_128;
    wire [175:0] out_chan_dep_data_128;
    wire [2:0] token_out_vec_128;
    wire dl_detect_out_128;
    wire dep_chan_vld_65_128;
    wire [175:0] dep_chan_data_65_128;
    wire token_65_128;
    wire dep_chan_vld_127_128;
    wire [175:0] dep_chan_data_127_128;
    wire token_127_128;
    wire dep_chan_vld_129_128;
    wire [175:0] dep_chan_data_129_128;
    wire token_129_128;
    wire [2:0] proc_129_data_FIFO_blk;
    wire [2:0] proc_129_data_PIPO_blk;
    wire [2:0] proc_129_start_FIFO_blk;
    wire [2:0] proc_129_TLF_FIFO_blk;
    wire [2:0] proc_129_input_sync_blk;
    wire [2:0] proc_129_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_129;
    reg [2:0] proc_dep_vld_vec_129_reg;
    wire [2:0] in_chan_dep_vld_vec_129;
    wire [527:0] in_chan_dep_data_vec_129;
    wire [2:0] token_in_vec_129;
    wire [2:0] out_chan_dep_vld_vec_129;
    wire [175:0] out_chan_dep_data_129;
    wire [2:0] token_out_vec_129;
    wire dl_detect_out_129;
    wire dep_chan_vld_57_129;
    wire [175:0] dep_chan_data_57_129;
    wire token_57_129;
    wire dep_chan_vld_128_129;
    wire [175:0] dep_chan_data_128_129;
    wire token_128_129;
    wire dep_chan_vld_130_129;
    wire [175:0] dep_chan_data_130_129;
    wire token_130_129;
    wire [2:0] proc_130_data_FIFO_blk;
    wire [2:0] proc_130_data_PIPO_blk;
    wire [2:0] proc_130_start_FIFO_blk;
    wire [2:0] proc_130_TLF_FIFO_blk;
    wire [2:0] proc_130_input_sync_blk;
    wire [2:0] proc_130_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_130;
    reg [2:0] proc_dep_vld_vec_130_reg;
    wire [2:0] in_chan_dep_vld_vec_130;
    wire [527:0] in_chan_dep_data_vec_130;
    wire [2:0] token_in_vec_130;
    wire [2:0] out_chan_dep_vld_vec_130;
    wire [175:0] out_chan_dep_data_130;
    wire [2:0] token_out_vec_130;
    wire dl_detect_out_130;
    wire dep_chan_vld_49_130;
    wire [175:0] dep_chan_data_49_130;
    wire token_49_130;
    wire dep_chan_vld_129_130;
    wire [175:0] dep_chan_data_129_130;
    wire token_129_130;
    wire dep_chan_vld_131_130;
    wire [175:0] dep_chan_data_131_130;
    wire token_131_130;
    wire [2:0] proc_131_data_FIFO_blk;
    wire [2:0] proc_131_data_PIPO_blk;
    wire [2:0] proc_131_start_FIFO_blk;
    wire [2:0] proc_131_TLF_FIFO_blk;
    wire [2:0] proc_131_input_sync_blk;
    wire [2:0] proc_131_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_131;
    reg [2:0] proc_dep_vld_vec_131_reg;
    wire [2:0] in_chan_dep_vld_vec_131;
    wire [527:0] in_chan_dep_data_vec_131;
    wire [2:0] token_in_vec_131;
    wire [2:0] out_chan_dep_vld_vec_131;
    wire [175:0] out_chan_dep_data_131;
    wire [2:0] token_out_vec_131;
    wire dl_detect_out_131;
    wire dep_chan_vld_41_131;
    wire [175:0] dep_chan_data_41_131;
    wire token_41_131;
    wire dep_chan_vld_130_131;
    wire [175:0] dep_chan_data_130_131;
    wire token_130_131;
    wire dep_chan_vld_132_131;
    wire [175:0] dep_chan_data_132_131;
    wire token_132_131;
    wire [2:0] proc_132_data_FIFO_blk;
    wire [2:0] proc_132_data_PIPO_blk;
    wire [2:0] proc_132_start_FIFO_blk;
    wire [2:0] proc_132_TLF_FIFO_blk;
    wire [2:0] proc_132_input_sync_blk;
    wire [2:0] proc_132_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_132;
    reg [2:0] proc_dep_vld_vec_132_reg;
    wire [2:0] in_chan_dep_vld_vec_132;
    wire [527:0] in_chan_dep_data_vec_132;
    wire [2:0] token_in_vec_132;
    wire [2:0] out_chan_dep_vld_vec_132;
    wire [175:0] out_chan_dep_data_132;
    wire [2:0] token_out_vec_132;
    wire dl_detect_out_132;
    wire dep_chan_vld_33_132;
    wire [175:0] dep_chan_data_33_132;
    wire token_33_132;
    wire dep_chan_vld_131_132;
    wire [175:0] dep_chan_data_131_132;
    wire token_131_132;
    wire dep_chan_vld_133_132;
    wire [175:0] dep_chan_data_133_132;
    wire token_133_132;
    wire [2:0] proc_133_data_FIFO_blk;
    wire [2:0] proc_133_data_PIPO_blk;
    wire [2:0] proc_133_start_FIFO_blk;
    wire [2:0] proc_133_TLF_FIFO_blk;
    wire [2:0] proc_133_input_sync_blk;
    wire [2:0] proc_133_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_133;
    reg [2:0] proc_dep_vld_vec_133_reg;
    wire [2:0] in_chan_dep_vld_vec_133;
    wire [527:0] in_chan_dep_data_vec_133;
    wire [2:0] token_in_vec_133;
    wire [2:0] out_chan_dep_vld_vec_133;
    wire [175:0] out_chan_dep_data_133;
    wire [2:0] token_out_vec_133;
    wire dl_detect_out_133;
    wire dep_chan_vld_25_133;
    wire [175:0] dep_chan_data_25_133;
    wire token_25_133;
    wire dep_chan_vld_132_133;
    wire [175:0] dep_chan_data_132_133;
    wire token_132_133;
    wire dep_chan_vld_170_133;
    wire [175:0] dep_chan_data_170_133;
    wire token_170_133;
    wire [1:0] proc_134_data_FIFO_blk;
    wire [1:0] proc_134_data_PIPO_blk;
    wire [1:0] proc_134_start_FIFO_blk;
    wire [1:0] proc_134_TLF_FIFO_blk;
    wire [1:0] proc_134_input_sync_blk;
    wire [1:0] proc_134_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_134;
    reg [1:0] proc_dep_vld_vec_134_reg;
    wire [1:0] in_chan_dep_vld_vec_134;
    wire [351:0] in_chan_dep_data_vec_134;
    wire [1:0] token_in_vec_134;
    wire [1:0] out_chan_dep_vld_vec_134;
    wire [175:0] out_chan_dep_data_134;
    wire [1:0] token_out_vec_134;
    wire dl_detect_out_134;
    wire dep_chan_vld_82_134;
    wire [175:0] dep_chan_data_82_134;
    wire token_82_134;
    wire dep_chan_vld_135_134;
    wire [175:0] dep_chan_data_135_134;
    wire token_135_134;
    wire [2:0] proc_135_data_FIFO_blk;
    wire [2:0] proc_135_data_PIPO_blk;
    wire [2:0] proc_135_start_FIFO_blk;
    wire [2:0] proc_135_TLF_FIFO_blk;
    wire [2:0] proc_135_input_sync_blk;
    wire [2:0] proc_135_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_135;
    reg [2:0] proc_dep_vld_vec_135_reg;
    wire [2:0] in_chan_dep_vld_vec_135;
    wire [527:0] in_chan_dep_data_vec_135;
    wire [2:0] token_in_vec_135;
    wire [2:0] out_chan_dep_vld_vec_135;
    wire [175:0] out_chan_dep_data_135;
    wire [2:0] token_out_vec_135;
    wire dl_detect_out_135;
    wire dep_chan_vld_74_135;
    wire [175:0] dep_chan_data_74_135;
    wire token_74_135;
    wire dep_chan_vld_134_135;
    wire [175:0] dep_chan_data_134_135;
    wire token_134_135;
    wire dep_chan_vld_136_135;
    wire [175:0] dep_chan_data_136_135;
    wire token_136_135;
    wire [2:0] proc_136_data_FIFO_blk;
    wire [2:0] proc_136_data_PIPO_blk;
    wire [2:0] proc_136_start_FIFO_blk;
    wire [2:0] proc_136_TLF_FIFO_blk;
    wire [2:0] proc_136_input_sync_blk;
    wire [2:0] proc_136_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_136;
    reg [2:0] proc_dep_vld_vec_136_reg;
    wire [2:0] in_chan_dep_vld_vec_136;
    wire [527:0] in_chan_dep_data_vec_136;
    wire [2:0] token_in_vec_136;
    wire [2:0] out_chan_dep_vld_vec_136;
    wire [175:0] out_chan_dep_data_136;
    wire [2:0] token_out_vec_136;
    wire dl_detect_out_136;
    wire dep_chan_vld_66_136;
    wire [175:0] dep_chan_data_66_136;
    wire token_66_136;
    wire dep_chan_vld_135_136;
    wire [175:0] dep_chan_data_135_136;
    wire token_135_136;
    wire dep_chan_vld_137_136;
    wire [175:0] dep_chan_data_137_136;
    wire token_137_136;
    wire [2:0] proc_137_data_FIFO_blk;
    wire [2:0] proc_137_data_PIPO_blk;
    wire [2:0] proc_137_start_FIFO_blk;
    wire [2:0] proc_137_TLF_FIFO_blk;
    wire [2:0] proc_137_input_sync_blk;
    wire [2:0] proc_137_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_137;
    reg [2:0] proc_dep_vld_vec_137_reg;
    wire [2:0] in_chan_dep_vld_vec_137;
    wire [527:0] in_chan_dep_data_vec_137;
    wire [2:0] token_in_vec_137;
    wire [2:0] out_chan_dep_vld_vec_137;
    wire [175:0] out_chan_dep_data_137;
    wire [2:0] token_out_vec_137;
    wire dl_detect_out_137;
    wire dep_chan_vld_58_137;
    wire [175:0] dep_chan_data_58_137;
    wire token_58_137;
    wire dep_chan_vld_136_137;
    wire [175:0] dep_chan_data_136_137;
    wire token_136_137;
    wire dep_chan_vld_138_137;
    wire [175:0] dep_chan_data_138_137;
    wire token_138_137;
    wire [2:0] proc_138_data_FIFO_blk;
    wire [2:0] proc_138_data_PIPO_blk;
    wire [2:0] proc_138_start_FIFO_blk;
    wire [2:0] proc_138_TLF_FIFO_blk;
    wire [2:0] proc_138_input_sync_blk;
    wire [2:0] proc_138_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_138;
    reg [2:0] proc_dep_vld_vec_138_reg;
    wire [2:0] in_chan_dep_vld_vec_138;
    wire [527:0] in_chan_dep_data_vec_138;
    wire [2:0] token_in_vec_138;
    wire [2:0] out_chan_dep_vld_vec_138;
    wire [175:0] out_chan_dep_data_138;
    wire [2:0] token_out_vec_138;
    wire dl_detect_out_138;
    wire dep_chan_vld_50_138;
    wire [175:0] dep_chan_data_50_138;
    wire token_50_138;
    wire dep_chan_vld_137_138;
    wire [175:0] dep_chan_data_137_138;
    wire token_137_138;
    wire dep_chan_vld_139_138;
    wire [175:0] dep_chan_data_139_138;
    wire token_139_138;
    wire [2:0] proc_139_data_FIFO_blk;
    wire [2:0] proc_139_data_PIPO_blk;
    wire [2:0] proc_139_start_FIFO_blk;
    wire [2:0] proc_139_TLF_FIFO_blk;
    wire [2:0] proc_139_input_sync_blk;
    wire [2:0] proc_139_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_139;
    reg [2:0] proc_dep_vld_vec_139_reg;
    wire [2:0] in_chan_dep_vld_vec_139;
    wire [527:0] in_chan_dep_data_vec_139;
    wire [2:0] token_in_vec_139;
    wire [2:0] out_chan_dep_vld_vec_139;
    wire [175:0] out_chan_dep_data_139;
    wire [2:0] token_out_vec_139;
    wire dl_detect_out_139;
    wire dep_chan_vld_42_139;
    wire [175:0] dep_chan_data_42_139;
    wire token_42_139;
    wire dep_chan_vld_138_139;
    wire [175:0] dep_chan_data_138_139;
    wire token_138_139;
    wire dep_chan_vld_140_139;
    wire [175:0] dep_chan_data_140_139;
    wire token_140_139;
    wire [2:0] proc_140_data_FIFO_blk;
    wire [2:0] proc_140_data_PIPO_blk;
    wire [2:0] proc_140_start_FIFO_blk;
    wire [2:0] proc_140_TLF_FIFO_blk;
    wire [2:0] proc_140_input_sync_blk;
    wire [2:0] proc_140_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_140;
    reg [2:0] proc_dep_vld_vec_140_reg;
    wire [2:0] in_chan_dep_vld_vec_140;
    wire [527:0] in_chan_dep_data_vec_140;
    wire [2:0] token_in_vec_140;
    wire [2:0] out_chan_dep_vld_vec_140;
    wire [175:0] out_chan_dep_data_140;
    wire [2:0] token_out_vec_140;
    wire dl_detect_out_140;
    wire dep_chan_vld_34_140;
    wire [175:0] dep_chan_data_34_140;
    wire token_34_140;
    wire dep_chan_vld_139_140;
    wire [175:0] dep_chan_data_139_140;
    wire token_139_140;
    wire dep_chan_vld_141_140;
    wire [175:0] dep_chan_data_141_140;
    wire token_141_140;
    wire [2:0] proc_141_data_FIFO_blk;
    wire [2:0] proc_141_data_PIPO_blk;
    wire [2:0] proc_141_start_FIFO_blk;
    wire [2:0] proc_141_TLF_FIFO_blk;
    wire [2:0] proc_141_input_sync_blk;
    wire [2:0] proc_141_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_141;
    reg [2:0] proc_dep_vld_vec_141_reg;
    wire [2:0] in_chan_dep_vld_vec_141;
    wire [527:0] in_chan_dep_data_vec_141;
    wire [2:0] token_in_vec_141;
    wire [2:0] out_chan_dep_vld_vec_141;
    wire [175:0] out_chan_dep_data_141;
    wire [2:0] token_out_vec_141;
    wire dl_detect_out_141;
    wire dep_chan_vld_26_141;
    wire [175:0] dep_chan_data_26_141;
    wire token_26_141;
    wire dep_chan_vld_140_141;
    wire [175:0] dep_chan_data_140_141;
    wire token_140_141;
    wire dep_chan_vld_169_141;
    wire [175:0] dep_chan_data_169_141;
    wire token_169_141;
    wire [1:0] proc_142_data_FIFO_blk;
    wire [1:0] proc_142_data_PIPO_blk;
    wire [1:0] proc_142_start_FIFO_blk;
    wire [1:0] proc_142_TLF_FIFO_blk;
    wire [1:0] proc_142_input_sync_blk;
    wire [1:0] proc_142_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_142;
    reg [1:0] proc_dep_vld_vec_142_reg;
    wire [1:0] in_chan_dep_vld_vec_142;
    wire [351:0] in_chan_dep_data_vec_142;
    wire [1:0] token_in_vec_142;
    wire [1:0] out_chan_dep_vld_vec_142;
    wire [175:0] out_chan_dep_data_142;
    wire [1:0] token_out_vec_142;
    wire dl_detect_out_142;
    wire dep_chan_vld_83_142;
    wire [175:0] dep_chan_data_83_142;
    wire token_83_142;
    wire dep_chan_vld_143_142;
    wire [175:0] dep_chan_data_143_142;
    wire token_143_142;
    wire [2:0] proc_143_data_FIFO_blk;
    wire [2:0] proc_143_data_PIPO_blk;
    wire [2:0] proc_143_start_FIFO_blk;
    wire [2:0] proc_143_TLF_FIFO_blk;
    wire [2:0] proc_143_input_sync_blk;
    wire [2:0] proc_143_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_143;
    reg [2:0] proc_dep_vld_vec_143_reg;
    wire [2:0] in_chan_dep_vld_vec_143;
    wire [527:0] in_chan_dep_data_vec_143;
    wire [2:0] token_in_vec_143;
    wire [2:0] out_chan_dep_vld_vec_143;
    wire [175:0] out_chan_dep_data_143;
    wire [2:0] token_out_vec_143;
    wire dl_detect_out_143;
    wire dep_chan_vld_75_143;
    wire [175:0] dep_chan_data_75_143;
    wire token_75_143;
    wire dep_chan_vld_142_143;
    wire [175:0] dep_chan_data_142_143;
    wire token_142_143;
    wire dep_chan_vld_144_143;
    wire [175:0] dep_chan_data_144_143;
    wire token_144_143;
    wire [2:0] proc_144_data_FIFO_blk;
    wire [2:0] proc_144_data_PIPO_blk;
    wire [2:0] proc_144_start_FIFO_blk;
    wire [2:0] proc_144_TLF_FIFO_blk;
    wire [2:0] proc_144_input_sync_blk;
    wire [2:0] proc_144_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_144;
    reg [2:0] proc_dep_vld_vec_144_reg;
    wire [2:0] in_chan_dep_vld_vec_144;
    wire [527:0] in_chan_dep_data_vec_144;
    wire [2:0] token_in_vec_144;
    wire [2:0] out_chan_dep_vld_vec_144;
    wire [175:0] out_chan_dep_data_144;
    wire [2:0] token_out_vec_144;
    wire dl_detect_out_144;
    wire dep_chan_vld_67_144;
    wire [175:0] dep_chan_data_67_144;
    wire token_67_144;
    wire dep_chan_vld_143_144;
    wire [175:0] dep_chan_data_143_144;
    wire token_143_144;
    wire dep_chan_vld_145_144;
    wire [175:0] dep_chan_data_145_144;
    wire token_145_144;
    wire [2:0] proc_145_data_FIFO_blk;
    wire [2:0] proc_145_data_PIPO_blk;
    wire [2:0] proc_145_start_FIFO_blk;
    wire [2:0] proc_145_TLF_FIFO_blk;
    wire [2:0] proc_145_input_sync_blk;
    wire [2:0] proc_145_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_145;
    reg [2:0] proc_dep_vld_vec_145_reg;
    wire [2:0] in_chan_dep_vld_vec_145;
    wire [527:0] in_chan_dep_data_vec_145;
    wire [2:0] token_in_vec_145;
    wire [2:0] out_chan_dep_vld_vec_145;
    wire [175:0] out_chan_dep_data_145;
    wire [2:0] token_out_vec_145;
    wire dl_detect_out_145;
    wire dep_chan_vld_59_145;
    wire [175:0] dep_chan_data_59_145;
    wire token_59_145;
    wire dep_chan_vld_144_145;
    wire [175:0] dep_chan_data_144_145;
    wire token_144_145;
    wire dep_chan_vld_146_145;
    wire [175:0] dep_chan_data_146_145;
    wire token_146_145;
    wire [2:0] proc_146_data_FIFO_blk;
    wire [2:0] proc_146_data_PIPO_blk;
    wire [2:0] proc_146_start_FIFO_blk;
    wire [2:0] proc_146_TLF_FIFO_blk;
    wire [2:0] proc_146_input_sync_blk;
    wire [2:0] proc_146_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_146;
    reg [2:0] proc_dep_vld_vec_146_reg;
    wire [2:0] in_chan_dep_vld_vec_146;
    wire [527:0] in_chan_dep_data_vec_146;
    wire [2:0] token_in_vec_146;
    wire [2:0] out_chan_dep_vld_vec_146;
    wire [175:0] out_chan_dep_data_146;
    wire [2:0] token_out_vec_146;
    wire dl_detect_out_146;
    wire dep_chan_vld_51_146;
    wire [175:0] dep_chan_data_51_146;
    wire token_51_146;
    wire dep_chan_vld_145_146;
    wire [175:0] dep_chan_data_145_146;
    wire token_145_146;
    wire dep_chan_vld_147_146;
    wire [175:0] dep_chan_data_147_146;
    wire token_147_146;
    wire [2:0] proc_147_data_FIFO_blk;
    wire [2:0] proc_147_data_PIPO_blk;
    wire [2:0] proc_147_start_FIFO_blk;
    wire [2:0] proc_147_TLF_FIFO_blk;
    wire [2:0] proc_147_input_sync_blk;
    wire [2:0] proc_147_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_147;
    reg [2:0] proc_dep_vld_vec_147_reg;
    wire [2:0] in_chan_dep_vld_vec_147;
    wire [527:0] in_chan_dep_data_vec_147;
    wire [2:0] token_in_vec_147;
    wire [2:0] out_chan_dep_vld_vec_147;
    wire [175:0] out_chan_dep_data_147;
    wire [2:0] token_out_vec_147;
    wire dl_detect_out_147;
    wire dep_chan_vld_43_147;
    wire [175:0] dep_chan_data_43_147;
    wire token_43_147;
    wire dep_chan_vld_146_147;
    wire [175:0] dep_chan_data_146_147;
    wire token_146_147;
    wire dep_chan_vld_148_147;
    wire [175:0] dep_chan_data_148_147;
    wire token_148_147;
    wire [2:0] proc_148_data_FIFO_blk;
    wire [2:0] proc_148_data_PIPO_blk;
    wire [2:0] proc_148_start_FIFO_blk;
    wire [2:0] proc_148_TLF_FIFO_blk;
    wire [2:0] proc_148_input_sync_blk;
    wire [2:0] proc_148_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_148;
    reg [2:0] proc_dep_vld_vec_148_reg;
    wire [2:0] in_chan_dep_vld_vec_148;
    wire [527:0] in_chan_dep_data_vec_148;
    wire [2:0] token_in_vec_148;
    wire [2:0] out_chan_dep_vld_vec_148;
    wire [175:0] out_chan_dep_data_148;
    wire [2:0] token_out_vec_148;
    wire dl_detect_out_148;
    wire dep_chan_vld_35_148;
    wire [175:0] dep_chan_data_35_148;
    wire token_35_148;
    wire dep_chan_vld_147_148;
    wire [175:0] dep_chan_data_147_148;
    wire token_147_148;
    wire dep_chan_vld_149_148;
    wire [175:0] dep_chan_data_149_148;
    wire token_149_148;
    wire [2:0] proc_149_data_FIFO_blk;
    wire [2:0] proc_149_data_PIPO_blk;
    wire [2:0] proc_149_start_FIFO_blk;
    wire [2:0] proc_149_TLF_FIFO_blk;
    wire [2:0] proc_149_input_sync_blk;
    wire [2:0] proc_149_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_149;
    reg [2:0] proc_dep_vld_vec_149_reg;
    wire [2:0] in_chan_dep_vld_vec_149;
    wire [527:0] in_chan_dep_data_vec_149;
    wire [2:0] token_in_vec_149;
    wire [2:0] out_chan_dep_vld_vec_149;
    wire [175:0] out_chan_dep_data_149;
    wire [2:0] token_out_vec_149;
    wire dl_detect_out_149;
    wire dep_chan_vld_27_149;
    wire [175:0] dep_chan_data_27_149;
    wire token_27_149;
    wire dep_chan_vld_148_149;
    wire [175:0] dep_chan_data_148_149;
    wire token_148_149;
    wire dep_chan_vld_168_149;
    wire [175:0] dep_chan_data_168_149;
    wire token_168_149;
    wire [1:0] proc_150_data_FIFO_blk;
    wire [1:0] proc_150_data_PIPO_blk;
    wire [1:0] proc_150_start_FIFO_blk;
    wire [1:0] proc_150_TLF_FIFO_blk;
    wire [1:0] proc_150_input_sync_blk;
    wire [1:0] proc_150_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_150;
    reg [1:0] proc_dep_vld_vec_150_reg;
    wire [1:0] in_chan_dep_vld_vec_150;
    wire [351:0] in_chan_dep_data_vec_150;
    wire [1:0] token_in_vec_150;
    wire [1:0] out_chan_dep_vld_vec_150;
    wire [175:0] out_chan_dep_data_150;
    wire [1:0] token_out_vec_150;
    wire dl_detect_out_150;
    wire dep_chan_vld_84_150;
    wire [175:0] dep_chan_data_84_150;
    wire token_84_150;
    wire dep_chan_vld_151_150;
    wire [175:0] dep_chan_data_151_150;
    wire token_151_150;
    wire [2:0] proc_151_data_FIFO_blk;
    wire [2:0] proc_151_data_PIPO_blk;
    wire [2:0] proc_151_start_FIFO_blk;
    wire [2:0] proc_151_TLF_FIFO_blk;
    wire [2:0] proc_151_input_sync_blk;
    wire [2:0] proc_151_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_151;
    reg [2:0] proc_dep_vld_vec_151_reg;
    wire [2:0] in_chan_dep_vld_vec_151;
    wire [527:0] in_chan_dep_data_vec_151;
    wire [2:0] token_in_vec_151;
    wire [2:0] out_chan_dep_vld_vec_151;
    wire [175:0] out_chan_dep_data_151;
    wire [2:0] token_out_vec_151;
    wire dl_detect_out_151;
    wire dep_chan_vld_76_151;
    wire [175:0] dep_chan_data_76_151;
    wire token_76_151;
    wire dep_chan_vld_150_151;
    wire [175:0] dep_chan_data_150_151;
    wire token_150_151;
    wire dep_chan_vld_152_151;
    wire [175:0] dep_chan_data_152_151;
    wire token_152_151;
    wire [2:0] proc_152_data_FIFO_blk;
    wire [2:0] proc_152_data_PIPO_blk;
    wire [2:0] proc_152_start_FIFO_blk;
    wire [2:0] proc_152_TLF_FIFO_blk;
    wire [2:0] proc_152_input_sync_blk;
    wire [2:0] proc_152_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_152;
    reg [2:0] proc_dep_vld_vec_152_reg;
    wire [2:0] in_chan_dep_vld_vec_152;
    wire [527:0] in_chan_dep_data_vec_152;
    wire [2:0] token_in_vec_152;
    wire [2:0] out_chan_dep_vld_vec_152;
    wire [175:0] out_chan_dep_data_152;
    wire [2:0] token_out_vec_152;
    wire dl_detect_out_152;
    wire dep_chan_vld_68_152;
    wire [175:0] dep_chan_data_68_152;
    wire token_68_152;
    wire dep_chan_vld_151_152;
    wire [175:0] dep_chan_data_151_152;
    wire token_151_152;
    wire dep_chan_vld_153_152;
    wire [175:0] dep_chan_data_153_152;
    wire token_153_152;
    wire [2:0] proc_153_data_FIFO_blk;
    wire [2:0] proc_153_data_PIPO_blk;
    wire [2:0] proc_153_start_FIFO_blk;
    wire [2:0] proc_153_TLF_FIFO_blk;
    wire [2:0] proc_153_input_sync_blk;
    wire [2:0] proc_153_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_153;
    reg [2:0] proc_dep_vld_vec_153_reg;
    wire [2:0] in_chan_dep_vld_vec_153;
    wire [527:0] in_chan_dep_data_vec_153;
    wire [2:0] token_in_vec_153;
    wire [2:0] out_chan_dep_vld_vec_153;
    wire [175:0] out_chan_dep_data_153;
    wire [2:0] token_out_vec_153;
    wire dl_detect_out_153;
    wire dep_chan_vld_60_153;
    wire [175:0] dep_chan_data_60_153;
    wire token_60_153;
    wire dep_chan_vld_152_153;
    wire [175:0] dep_chan_data_152_153;
    wire token_152_153;
    wire dep_chan_vld_154_153;
    wire [175:0] dep_chan_data_154_153;
    wire token_154_153;
    wire [2:0] proc_154_data_FIFO_blk;
    wire [2:0] proc_154_data_PIPO_blk;
    wire [2:0] proc_154_start_FIFO_blk;
    wire [2:0] proc_154_TLF_FIFO_blk;
    wire [2:0] proc_154_input_sync_blk;
    wire [2:0] proc_154_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_154;
    reg [2:0] proc_dep_vld_vec_154_reg;
    wire [2:0] in_chan_dep_vld_vec_154;
    wire [527:0] in_chan_dep_data_vec_154;
    wire [2:0] token_in_vec_154;
    wire [2:0] out_chan_dep_vld_vec_154;
    wire [175:0] out_chan_dep_data_154;
    wire [2:0] token_out_vec_154;
    wire dl_detect_out_154;
    wire dep_chan_vld_52_154;
    wire [175:0] dep_chan_data_52_154;
    wire token_52_154;
    wire dep_chan_vld_153_154;
    wire [175:0] dep_chan_data_153_154;
    wire token_153_154;
    wire dep_chan_vld_155_154;
    wire [175:0] dep_chan_data_155_154;
    wire token_155_154;
    wire [2:0] proc_155_data_FIFO_blk;
    wire [2:0] proc_155_data_PIPO_blk;
    wire [2:0] proc_155_start_FIFO_blk;
    wire [2:0] proc_155_TLF_FIFO_blk;
    wire [2:0] proc_155_input_sync_blk;
    wire [2:0] proc_155_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_155;
    reg [2:0] proc_dep_vld_vec_155_reg;
    wire [2:0] in_chan_dep_vld_vec_155;
    wire [527:0] in_chan_dep_data_vec_155;
    wire [2:0] token_in_vec_155;
    wire [2:0] out_chan_dep_vld_vec_155;
    wire [175:0] out_chan_dep_data_155;
    wire [2:0] token_out_vec_155;
    wire dl_detect_out_155;
    wire dep_chan_vld_44_155;
    wire [175:0] dep_chan_data_44_155;
    wire token_44_155;
    wire dep_chan_vld_154_155;
    wire [175:0] dep_chan_data_154_155;
    wire token_154_155;
    wire dep_chan_vld_156_155;
    wire [175:0] dep_chan_data_156_155;
    wire token_156_155;
    wire [2:0] proc_156_data_FIFO_blk;
    wire [2:0] proc_156_data_PIPO_blk;
    wire [2:0] proc_156_start_FIFO_blk;
    wire [2:0] proc_156_TLF_FIFO_blk;
    wire [2:0] proc_156_input_sync_blk;
    wire [2:0] proc_156_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_156;
    reg [2:0] proc_dep_vld_vec_156_reg;
    wire [2:0] in_chan_dep_vld_vec_156;
    wire [527:0] in_chan_dep_data_vec_156;
    wire [2:0] token_in_vec_156;
    wire [2:0] out_chan_dep_vld_vec_156;
    wire [175:0] out_chan_dep_data_156;
    wire [2:0] token_out_vec_156;
    wire dl_detect_out_156;
    wire dep_chan_vld_36_156;
    wire [175:0] dep_chan_data_36_156;
    wire token_36_156;
    wire dep_chan_vld_155_156;
    wire [175:0] dep_chan_data_155_156;
    wire token_155_156;
    wire dep_chan_vld_157_156;
    wire [175:0] dep_chan_data_157_156;
    wire token_157_156;
    wire [2:0] proc_157_data_FIFO_blk;
    wire [2:0] proc_157_data_PIPO_blk;
    wire [2:0] proc_157_start_FIFO_blk;
    wire [2:0] proc_157_TLF_FIFO_blk;
    wire [2:0] proc_157_input_sync_blk;
    wire [2:0] proc_157_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_157;
    reg [2:0] proc_dep_vld_vec_157_reg;
    wire [2:0] in_chan_dep_vld_vec_157;
    wire [527:0] in_chan_dep_data_vec_157;
    wire [2:0] token_in_vec_157;
    wire [2:0] out_chan_dep_vld_vec_157;
    wire [175:0] out_chan_dep_data_157;
    wire [2:0] token_out_vec_157;
    wire dl_detect_out_157;
    wire dep_chan_vld_28_157;
    wire [175:0] dep_chan_data_28_157;
    wire token_28_157;
    wire dep_chan_vld_156_157;
    wire [175:0] dep_chan_data_156_157;
    wire token_156_157;
    wire dep_chan_vld_167_157;
    wire [175:0] dep_chan_data_167_157;
    wire token_167_157;
    wire [1:0] proc_158_data_FIFO_blk;
    wire [1:0] proc_158_data_PIPO_blk;
    wire [1:0] proc_158_start_FIFO_blk;
    wire [1:0] proc_158_TLF_FIFO_blk;
    wire [1:0] proc_158_input_sync_blk;
    wire [1:0] proc_158_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_158;
    reg [1:0] proc_dep_vld_vec_158_reg;
    wire [1:0] in_chan_dep_vld_vec_158;
    wire [351:0] in_chan_dep_data_vec_158;
    wire [1:0] token_in_vec_158;
    wire [1:0] out_chan_dep_vld_vec_158;
    wire [175:0] out_chan_dep_data_158;
    wire [1:0] token_out_vec_158;
    wire dl_detect_out_158;
    wire dep_chan_vld_85_158;
    wire [175:0] dep_chan_data_85_158;
    wire token_85_158;
    wire dep_chan_vld_159_158;
    wire [175:0] dep_chan_data_159_158;
    wire token_159_158;
    wire [2:0] proc_159_data_FIFO_blk;
    wire [2:0] proc_159_data_PIPO_blk;
    wire [2:0] proc_159_start_FIFO_blk;
    wire [2:0] proc_159_TLF_FIFO_blk;
    wire [2:0] proc_159_input_sync_blk;
    wire [2:0] proc_159_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_159;
    reg [2:0] proc_dep_vld_vec_159_reg;
    wire [2:0] in_chan_dep_vld_vec_159;
    wire [527:0] in_chan_dep_data_vec_159;
    wire [2:0] token_in_vec_159;
    wire [2:0] out_chan_dep_vld_vec_159;
    wire [175:0] out_chan_dep_data_159;
    wire [2:0] token_out_vec_159;
    wire dl_detect_out_159;
    wire dep_chan_vld_77_159;
    wire [175:0] dep_chan_data_77_159;
    wire token_77_159;
    wire dep_chan_vld_158_159;
    wire [175:0] dep_chan_data_158_159;
    wire token_158_159;
    wire dep_chan_vld_160_159;
    wire [175:0] dep_chan_data_160_159;
    wire token_160_159;
    wire [2:0] proc_160_data_FIFO_blk;
    wire [2:0] proc_160_data_PIPO_blk;
    wire [2:0] proc_160_start_FIFO_blk;
    wire [2:0] proc_160_TLF_FIFO_blk;
    wire [2:0] proc_160_input_sync_blk;
    wire [2:0] proc_160_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_160;
    reg [2:0] proc_dep_vld_vec_160_reg;
    wire [2:0] in_chan_dep_vld_vec_160;
    wire [527:0] in_chan_dep_data_vec_160;
    wire [2:0] token_in_vec_160;
    wire [2:0] out_chan_dep_vld_vec_160;
    wire [175:0] out_chan_dep_data_160;
    wire [2:0] token_out_vec_160;
    wire dl_detect_out_160;
    wire dep_chan_vld_69_160;
    wire [175:0] dep_chan_data_69_160;
    wire token_69_160;
    wire dep_chan_vld_159_160;
    wire [175:0] dep_chan_data_159_160;
    wire token_159_160;
    wire dep_chan_vld_161_160;
    wire [175:0] dep_chan_data_161_160;
    wire token_161_160;
    wire [2:0] proc_161_data_FIFO_blk;
    wire [2:0] proc_161_data_PIPO_blk;
    wire [2:0] proc_161_start_FIFO_blk;
    wire [2:0] proc_161_TLF_FIFO_blk;
    wire [2:0] proc_161_input_sync_blk;
    wire [2:0] proc_161_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_161;
    reg [2:0] proc_dep_vld_vec_161_reg;
    wire [2:0] in_chan_dep_vld_vec_161;
    wire [527:0] in_chan_dep_data_vec_161;
    wire [2:0] token_in_vec_161;
    wire [2:0] out_chan_dep_vld_vec_161;
    wire [175:0] out_chan_dep_data_161;
    wire [2:0] token_out_vec_161;
    wire dl_detect_out_161;
    wire dep_chan_vld_61_161;
    wire [175:0] dep_chan_data_61_161;
    wire token_61_161;
    wire dep_chan_vld_160_161;
    wire [175:0] dep_chan_data_160_161;
    wire token_160_161;
    wire dep_chan_vld_162_161;
    wire [175:0] dep_chan_data_162_161;
    wire token_162_161;
    wire [2:0] proc_162_data_FIFO_blk;
    wire [2:0] proc_162_data_PIPO_blk;
    wire [2:0] proc_162_start_FIFO_blk;
    wire [2:0] proc_162_TLF_FIFO_blk;
    wire [2:0] proc_162_input_sync_blk;
    wire [2:0] proc_162_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_162;
    reg [2:0] proc_dep_vld_vec_162_reg;
    wire [2:0] in_chan_dep_vld_vec_162;
    wire [527:0] in_chan_dep_data_vec_162;
    wire [2:0] token_in_vec_162;
    wire [2:0] out_chan_dep_vld_vec_162;
    wire [175:0] out_chan_dep_data_162;
    wire [2:0] token_out_vec_162;
    wire dl_detect_out_162;
    wire dep_chan_vld_53_162;
    wire [175:0] dep_chan_data_53_162;
    wire token_53_162;
    wire dep_chan_vld_161_162;
    wire [175:0] dep_chan_data_161_162;
    wire token_161_162;
    wire dep_chan_vld_163_162;
    wire [175:0] dep_chan_data_163_162;
    wire token_163_162;
    wire [2:0] proc_163_data_FIFO_blk;
    wire [2:0] proc_163_data_PIPO_blk;
    wire [2:0] proc_163_start_FIFO_blk;
    wire [2:0] proc_163_TLF_FIFO_blk;
    wire [2:0] proc_163_input_sync_blk;
    wire [2:0] proc_163_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_163;
    reg [2:0] proc_dep_vld_vec_163_reg;
    wire [2:0] in_chan_dep_vld_vec_163;
    wire [527:0] in_chan_dep_data_vec_163;
    wire [2:0] token_in_vec_163;
    wire [2:0] out_chan_dep_vld_vec_163;
    wire [175:0] out_chan_dep_data_163;
    wire [2:0] token_out_vec_163;
    wire dl_detect_out_163;
    wire dep_chan_vld_45_163;
    wire [175:0] dep_chan_data_45_163;
    wire token_45_163;
    wire dep_chan_vld_162_163;
    wire [175:0] dep_chan_data_162_163;
    wire token_162_163;
    wire dep_chan_vld_164_163;
    wire [175:0] dep_chan_data_164_163;
    wire token_164_163;
    wire [2:0] proc_164_data_FIFO_blk;
    wire [2:0] proc_164_data_PIPO_blk;
    wire [2:0] proc_164_start_FIFO_blk;
    wire [2:0] proc_164_TLF_FIFO_blk;
    wire [2:0] proc_164_input_sync_blk;
    wire [2:0] proc_164_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_164;
    reg [2:0] proc_dep_vld_vec_164_reg;
    wire [2:0] in_chan_dep_vld_vec_164;
    wire [527:0] in_chan_dep_data_vec_164;
    wire [2:0] token_in_vec_164;
    wire [2:0] out_chan_dep_vld_vec_164;
    wire [175:0] out_chan_dep_data_164;
    wire [2:0] token_out_vec_164;
    wire dl_detect_out_164;
    wire dep_chan_vld_37_164;
    wire [175:0] dep_chan_data_37_164;
    wire token_37_164;
    wire dep_chan_vld_163_164;
    wire [175:0] dep_chan_data_163_164;
    wire token_163_164;
    wire dep_chan_vld_165_164;
    wire [175:0] dep_chan_data_165_164;
    wire token_165_164;
    wire [2:0] proc_165_data_FIFO_blk;
    wire [2:0] proc_165_data_PIPO_blk;
    wire [2:0] proc_165_start_FIFO_blk;
    wire [2:0] proc_165_TLF_FIFO_blk;
    wire [2:0] proc_165_input_sync_blk;
    wire [2:0] proc_165_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_165;
    reg [2:0] proc_dep_vld_vec_165_reg;
    wire [2:0] in_chan_dep_vld_vec_165;
    wire [527:0] in_chan_dep_data_vec_165;
    wire [2:0] token_in_vec_165;
    wire [2:0] out_chan_dep_vld_vec_165;
    wire [175:0] out_chan_dep_data_165;
    wire [2:0] token_out_vec_165;
    wire dl_detect_out_165;
    wire dep_chan_vld_29_165;
    wire [175:0] dep_chan_data_29_165;
    wire token_29_165;
    wire dep_chan_vld_164_165;
    wire [175:0] dep_chan_data_164_165;
    wire token_164_165;
    wire dep_chan_vld_166_165;
    wire [175:0] dep_chan_data_166_165;
    wire token_166_165;
    wire [1:0] proc_166_data_FIFO_blk;
    wire [1:0] proc_166_data_PIPO_blk;
    wire [1:0] proc_166_start_FIFO_blk;
    wire [1:0] proc_166_TLF_FIFO_blk;
    wire [1:0] proc_166_input_sync_blk;
    wire [1:0] proc_166_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_166;
    reg [1:0] proc_dep_vld_vec_166_reg;
    wire [1:0] in_chan_dep_vld_vec_166;
    wire [351:0] in_chan_dep_data_vec_166;
    wire [1:0] token_in_vec_166;
    wire [1:0] out_chan_dep_vld_vec_166;
    wire [175:0] out_chan_dep_data_166;
    wire [1:0] token_out_vec_166;
    wire dl_detect_out_166;
    wire dep_chan_vld_165_166;
    wire [175:0] dep_chan_data_165_166;
    wire token_165_166;
    wire dep_chan_vld_167_166;
    wire [175:0] dep_chan_data_167_166;
    wire token_167_166;
    wire [2:0] proc_167_data_FIFO_blk;
    wire [2:0] proc_167_data_PIPO_blk;
    wire [2:0] proc_167_start_FIFO_blk;
    wire [2:0] proc_167_TLF_FIFO_blk;
    wire [2:0] proc_167_input_sync_blk;
    wire [2:0] proc_167_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_167;
    reg [2:0] proc_dep_vld_vec_167_reg;
    wire [2:0] in_chan_dep_vld_vec_167;
    wire [527:0] in_chan_dep_data_vec_167;
    wire [2:0] token_in_vec_167;
    wire [2:0] out_chan_dep_vld_vec_167;
    wire [175:0] out_chan_dep_data_167;
    wire [2:0] token_out_vec_167;
    wire dl_detect_out_167;
    wire dep_chan_vld_157_167;
    wire [175:0] dep_chan_data_157_167;
    wire token_157_167;
    wire dep_chan_vld_166_167;
    wire [175:0] dep_chan_data_166_167;
    wire token_166_167;
    wire dep_chan_vld_168_167;
    wire [175:0] dep_chan_data_168_167;
    wire token_168_167;
    wire [2:0] proc_168_data_FIFO_blk;
    wire [2:0] proc_168_data_PIPO_blk;
    wire [2:0] proc_168_start_FIFO_blk;
    wire [2:0] proc_168_TLF_FIFO_blk;
    wire [2:0] proc_168_input_sync_blk;
    wire [2:0] proc_168_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_168;
    reg [2:0] proc_dep_vld_vec_168_reg;
    wire [2:0] in_chan_dep_vld_vec_168;
    wire [527:0] in_chan_dep_data_vec_168;
    wire [2:0] token_in_vec_168;
    wire [2:0] out_chan_dep_vld_vec_168;
    wire [175:0] out_chan_dep_data_168;
    wire [2:0] token_out_vec_168;
    wire dl_detect_out_168;
    wire dep_chan_vld_149_168;
    wire [175:0] dep_chan_data_149_168;
    wire token_149_168;
    wire dep_chan_vld_167_168;
    wire [175:0] dep_chan_data_167_168;
    wire token_167_168;
    wire dep_chan_vld_169_168;
    wire [175:0] dep_chan_data_169_168;
    wire token_169_168;
    wire [2:0] proc_169_data_FIFO_blk;
    wire [2:0] proc_169_data_PIPO_blk;
    wire [2:0] proc_169_start_FIFO_blk;
    wire [2:0] proc_169_TLF_FIFO_blk;
    wire [2:0] proc_169_input_sync_blk;
    wire [2:0] proc_169_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_169;
    reg [2:0] proc_dep_vld_vec_169_reg;
    wire [2:0] in_chan_dep_vld_vec_169;
    wire [527:0] in_chan_dep_data_vec_169;
    wire [2:0] token_in_vec_169;
    wire [2:0] out_chan_dep_vld_vec_169;
    wire [175:0] out_chan_dep_data_169;
    wire [2:0] token_out_vec_169;
    wire dl_detect_out_169;
    wire dep_chan_vld_141_169;
    wire [175:0] dep_chan_data_141_169;
    wire token_141_169;
    wire dep_chan_vld_168_169;
    wire [175:0] dep_chan_data_168_169;
    wire token_168_169;
    wire dep_chan_vld_170_169;
    wire [175:0] dep_chan_data_170_169;
    wire token_170_169;
    wire [2:0] proc_170_data_FIFO_blk;
    wire [2:0] proc_170_data_PIPO_blk;
    wire [2:0] proc_170_start_FIFO_blk;
    wire [2:0] proc_170_TLF_FIFO_blk;
    wire [2:0] proc_170_input_sync_blk;
    wire [2:0] proc_170_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_170;
    reg [2:0] proc_dep_vld_vec_170_reg;
    wire [2:0] in_chan_dep_vld_vec_170;
    wire [527:0] in_chan_dep_data_vec_170;
    wire [2:0] token_in_vec_170;
    wire [2:0] out_chan_dep_vld_vec_170;
    wire [175:0] out_chan_dep_data_170;
    wire [2:0] token_out_vec_170;
    wire dl_detect_out_170;
    wire dep_chan_vld_133_170;
    wire [175:0] dep_chan_data_133_170;
    wire token_133_170;
    wire dep_chan_vld_169_170;
    wire [175:0] dep_chan_data_169_170;
    wire token_169_170;
    wire dep_chan_vld_171_170;
    wire [175:0] dep_chan_data_171_170;
    wire token_171_170;
    wire [2:0] proc_171_data_FIFO_blk;
    wire [2:0] proc_171_data_PIPO_blk;
    wire [2:0] proc_171_start_FIFO_blk;
    wire [2:0] proc_171_TLF_FIFO_blk;
    wire [2:0] proc_171_input_sync_blk;
    wire [2:0] proc_171_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_171;
    reg [2:0] proc_dep_vld_vec_171_reg;
    wire [2:0] in_chan_dep_vld_vec_171;
    wire [527:0] in_chan_dep_data_vec_171;
    wire [2:0] token_in_vec_171;
    wire [2:0] out_chan_dep_vld_vec_171;
    wire [175:0] out_chan_dep_data_171;
    wire [2:0] token_out_vec_171;
    wire dl_detect_out_171;
    wire dep_chan_vld_125_171;
    wire [175:0] dep_chan_data_125_171;
    wire token_125_171;
    wire dep_chan_vld_170_171;
    wire [175:0] dep_chan_data_170_171;
    wire token_170_171;
    wire dep_chan_vld_172_171;
    wire [175:0] dep_chan_data_172_171;
    wire token_172_171;
    wire [2:0] proc_172_data_FIFO_blk;
    wire [2:0] proc_172_data_PIPO_blk;
    wire [2:0] proc_172_start_FIFO_blk;
    wire [2:0] proc_172_TLF_FIFO_blk;
    wire [2:0] proc_172_input_sync_blk;
    wire [2:0] proc_172_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_172;
    reg [2:0] proc_dep_vld_vec_172_reg;
    wire [2:0] in_chan_dep_vld_vec_172;
    wire [527:0] in_chan_dep_data_vec_172;
    wire [2:0] token_in_vec_172;
    wire [2:0] out_chan_dep_vld_vec_172;
    wire [175:0] out_chan_dep_data_172;
    wire [2:0] token_out_vec_172;
    wire dl_detect_out_172;
    wire dep_chan_vld_117_172;
    wire [175:0] dep_chan_data_117_172;
    wire token_117_172;
    wire dep_chan_vld_171_172;
    wire [175:0] dep_chan_data_171_172;
    wire token_171_172;
    wire dep_chan_vld_173_172;
    wire [175:0] dep_chan_data_173_172;
    wire token_173_172;
    wire [2:0] proc_173_data_FIFO_blk;
    wire [2:0] proc_173_data_PIPO_blk;
    wire [2:0] proc_173_start_FIFO_blk;
    wire [2:0] proc_173_TLF_FIFO_blk;
    wire [2:0] proc_173_input_sync_blk;
    wire [2:0] proc_173_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_173;
    reg [2:0] proc_dep_vld_vec_173_reg;
    wire [2:0] in_chan_dep_vld_vec_173;
    wire [527:0] in_chan_dep_data_vec_173;
    wire [2:0] token_in_vec_173;
    wire [2:0] out_chan_dep_vld_vec_173;
    wire [175:0] out_chan_dep_data_173;
    wire [2:0] token_out_vec_173;
    wire dl_detect_out_173;
    wire dep_chan_vld_109_173;
    wire [175:0] dep_chan_data_109_173;
    wire token_109_173;
    wire dep_chan_vld_172_173;
    wire [175:0] dep_chan_data_172_173;
    wire token_172_173;
    wire dep_chan_vld_174_173;
    wire [175:0] dep_chan_data_174_173;
    wire token_174_173;
    wire [1:0] proc_174_data_FIFO_blk;
    wire [1:0] proc_174_data_PIPO_blk;
    wire [1:0] proc_174_start_FIFO_blk;
    wire [1:0] proc_174_TLF_FIFO_blk;
    wire [1:0] proc_174_input_sync_blk;
    wire [1:0] proc_174_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_174;
    reg [1:0] proc_dep_vld_vec_174_reg;
    wire [1:0] in_chan_dep_vld_vec_174;
    wire [351:0] in_chan_dep_data_vec_174;
    wire [1:0] token_in_vec_174;
    wire [1:0] out_chan_dep_vld_vec_174;
    wire [175:0] out_chan_dep_data_174;
    wire [1:0] token_out_vec_174;
    wire dl_detect_out_174;
    wire dep_chan_vld_173_174;
    wire [175:0] dep_chan_data_173_174;
    wire token_173_174;
    wire dep_chan_vld_175_174;
    wire [175:0] dep_chan_data_175_174;
    wire token_175_174;
    wire [17:0] proc_175_data_FIFO_blk;
    wire [17:0] proc_175_data_PIPO_blk;
    wire [17:0] proc_175_start_FIFO_blk;
    wire [17:0] proc_175_TLF_FIFO_blk;
    wire [17:0] proc_175_input_sync_blk;
    wire [17:0] proc_175_output_sync_blk;
    wire [17:0] proc_dep_vld_vec_175;
    reg [17:0] proc_dep_vld_vec_175_reg;
    wire [17:0] in_chan_dep_vld_vec_175;
    wire [3167:0] in_chan_dep_data_vec_175;
    wire [17:0] token_in_vec_175;
    wire [17:0] out_chan_dep_vld_vec_175;
    wire [175:0] out_chan_dep_data_175;
    wire [17:0] token_out_vec_175;
    wire dl_detect_out_175;
    wire dep_chan_vld_1_175;
    wire [175:0] dep_chan_data_1_175;
    wire token_1_175;
    wire dep_chan_vld_86_175;
    wire [175:0] dep_chan_data_86_175;
    wire token_86_175;
    wire dep_chan_vld_87_175;
    wire [175:0] dep_chan_data_87_175;
    wire token_87_175;
    wire dep_chan_vld_88_175;
    wire [175:0] dep_chan_data_88_175;
    wire token_88_175;
    wire dep_chan_vld_89_175;
    wire [175:0] dep_chan_data_89_175;
    wire token_89_175;
    wire dep_chan_vld_90_175;
    wire [175:0] dep_chan_data_90_175;
    wire token_90_175;
    wire dep_chan_vld_91_175;
    wire [175:0] dep_chan_data_91_175;
    wire token_91_175;
    wire dep_chan_vld_92_175;
    wire [175:0] dep_chan_data_92_175;
    wire token_92_175;
    wire dep_chan_vld_93_175;
    wire [175:0] dep_chan_data_93_175;
    wire token_93_175;
    wire dep_chan_vld_94_175;
    wire [175:0] dep_chan_data_94_175;
    wire token_94_175;
    wire dep_chan_vld_95_175;
    wire [175:0] dep_chan_data_95_175;
    wire token_95_175;
    wire dep_chan_vld_96_175;
    wire [175:0] dep_chan_data_96_175;
    wire token_96_175;
    wire dep_chan_vld_97_175;
    wire [175:0] dep_chan_data_97_175;
    wire token_97_175;
    wire dep_chan_vld_98_175;
    wire [175:0] dep_chan_data_98_175;
    wire token_98_175;
    wire dep_chan_vld_99_175;
    wire [175:0] dep_chan_data_99_175;
    wire token_99_175;
    wire dep_chan_vld_100_175;
    wire [175:0] dep_chan_data_100_175;
    wire token_100_175;
    wire dep_chan_vld_101_175;
    wire [175:0] dep_chan_data_101_175;
    wire token_101_175;
    wire dep_chan_vld_174_175;
    wire [175:0] dep_chan_data_174_175;
    wire token_174_175;
    wire [175:0] dl_in_vec;
    wire dl_detect_out;
    wire token_clear;
    reg [175:0] origin;

    reg ap_done_reg_0;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_0 <= 'b0;
        end
        else begin
            ap_done_reg_0 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_1;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_1 <= 'b0;
        end
        else begin
            ap_done_reg_1 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_2;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_2 <= 'b0;
        end
        else begin
            ap_done_reg_2 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_3;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_3 <= 'b0;
        end
        else begin
            ap_done_reg_3 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_4;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_4 <= 'b0;
        end
        else begin
            ap_done_reg_4 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_5;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_5 <= 'b0;
        end
        else begin
            ap_done_reg_5 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_6;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_6 <= 'b0;
        end
        else begin
            ap_done_reg_6 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_7;// for module grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_7 <= 'b0;
        end
        else begin
            ap_done_reg_7 <= grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_8;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_8 <= 'b0;
        end
        else begin
            ap_done_reg_8 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_9;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_9 <= 'b0;
        end
        else begin
            ap_done_reg_9 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_10;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_10 <= 'b0;
        end
        else begin
            ap_done_reg_10 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_11;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_11 <= 'b0;
        end
        else begin
            ap_done_reg_11 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_12;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_12 <= 'b0;
        end
        else begin
            ap_done_reg_12 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_13;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_13 <= 'b0;
        end
        else begin
            ap_done_reg_13 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_14;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_14 <= 'b0;
        end
        else begin
            ap_done_reg_14 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_15;// for module grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_15 <= 'b0;
        end
        else begin
            ap_done_reg_15 <= grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_16;// for module grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_16 <= 'b0;
        end
        else begin
            ap_done_reg_16 <= grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_continue;
        end
    end

    // Process: grp_kernel0_x0_fu_90.kernel0_x0_entry5_U0
    top_hls_deadlock_detect_unit #(176, 0, 3, 3) top_hls_deadlock_detect_unit_0 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_0),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_0),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_0),
        .token_in_vec(token_in_vec_0),
        .dl_detect_in(dl_detect_out),
        .origin(origin[0]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_0),
        .out_chan_dep_data(out_chan_dep_data_0),
        .token_out_vec(token_out_vec_0),
        .dl_detect_out(dl_in_vec[0]));

    assign proc_0_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.kernel0_x0_entry5_U0.C_out_blk_n);
    assign proc_0_data_PIPO_blk[0] = 1'b0;
    assign proc_0_start_FIFO_blk[0] = 1'b0;
    assign proc_0_TLF_FIFO_blk[0] = 1'b0;
    assign proc_0_input_sync_blk[0] = 1'b0;
    assign proc_0_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_0[0] = dl_detect_out ? proc_dep_vld_vec_0_reg[0] : (proc_0_data_FIFO_blk[0] | proc_0_data_PIPO_blk[0] | proc_0_start_FIFO_blk[0] | proc_0_TLF_FIFO_blk[0] | proc_0_input_sync_blk[0] | proc_0_output_sync_blk[0]);
    assign proc_0_data_FIFO_blk[1] = 1'b0;
    assign proc_0_data_PIPO_blk[1] = 1'b0;
    assign proc_0_start_FIFO_blk[1] = 1'b0;
    assign proc_0_TLF_FIFO_blk[1] = 1'b0;
    assign proc_0_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_90.ap_sync_kernel0_x0_entry5_U0_ap_ready & grp_kernel0_x0_fu_90.kernel0_x0_entry5_U0.ap_idle & ~grp_kernel0_x0_fu_90.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_0[1] = dl_detect_out ? proc_dep_vld_vec_0_reg[1] : (proc_0_data_FIFO_blk[1] | proc_0_data_PIPO_blk[1] | proc_0_start_FIFO_blk[1] | proc_0_TLF_FIFO_blk[1] | proc_0_input_sync_blk[1] | proc_0_output_sync_blk[1]);
    assign proc_0_data_FIFO_blk[2] = 1'b0;
    assign proc_0_data_PIPO_blk[2] = 1'b0;
    assign proc_0_start_FIFO_blk[2] = 1'b0;
    assign proc_0_TLF_FIFO_blk[2] = 1'b0;
    assign proc_0_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_90.ap_sync_kernel0_x0_entry5_U0_ap_ready & grp_kernel0_x0_fu_90.kernel0_x0_entry5_U0.ap_idle & ~grp_kernel0_x0_fu_90.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_0[2] = dl_detect_out ? proc_dep_vld_vec_0_reg[2] : (proc_0_data_FIFO_blk[2] | proc_0_data_PIPO_blk[2] | proc_0_start_FIFO_blk[2] | proc_0_TLF_FIFO_blk[2] | proc_0_input_sync_blk[2] | proc_0_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_0_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_0_reg <= proc_dep_vld_vec_0;
        end
    end
    assign in_chan_dep_vld_vec_0[0] = dep_chan_vld_1_0;
    assign in_chan_dep_data_vec_0[175 : 0] = dep_chan_data_1_0;
    assign token_in_vec_0[0] = token_1_0;
    assign in_chan_dep_vld_vec_0[1] = dep_chan_vld_2_0;
    assign in_chan_dep_data_vec_0[351 : 176] = dep_chan_data_2_0;
    assign token_in_vec_0[1] = token_2_0;
    assign in_chan_dep_vld_vec_0[2] = dep_chan_vld_12_0;
    assign in_chan_dep_data_vec_0[527 : 352] = dep_chan_data_12_0;
    assign token_in_vec_0[2] = token_12_0;
    assign dep_chan_vld_0_1 = out_chan_dep_vld_vec_0[0];
    assign dep_chan_data_0_1 = out_chan_dep_data_0;
    assign token_0_1 = token_out_vec_0[0];
    assign dep_chan_vld_0_2 = out_chan_dep_vld_vec_0[1];
    assign dep_chan_data_0_2 = out_chan_dep_data_0;
    assign token_0_2 = token_out_vec_0[1];
    assign dep_chan_vld_0_12 = out_chan_dep_vld_vec_0[2];
    assign dep_chan_data_0_12 = out_chan_dep_data_0;
    assign token_0_12 = token_out_vec_0[2];

    // Process: grp_kernel0_x0_fu_90.kernel0_x0_entry12_U0
    top_hls_deadlock_detect_unit #(176, 1, 2, 2) top_hls_deadlock_detect_unit_1 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_1),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_1),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_1),
        .token_in_vec(token_in_vec_1),
        .dl_detect_in(dl_detect_out),
        .origin(origin[1]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_1),
        .out_chan_dep_data(out_chan_dep_data_1),
        .token_out_vec(token_out_vec_1),
        .dl_detect_out(dl_in_vec[1]));

    assign proc_1_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.kernel0_x0_entry12_U0.C_blk_n);
    assign proc_1_data_PIPO_blk[0] = 1'b0;
    assign proc_1_start_FIFO_blk[0] = 1'b0;
    assign proc_1_TLF_FIFO_blk[0] = 1'b0;
    assign proc_1_input_sync_blk[0] = 1'b0;
    assign proc_1_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_1[0] = dl_detect_out ? proc_dep_vld_vec_1_reg[0] : (proc_1_data_FIFO_blk[0] | proc_1_data_PIPO_blk[0] | proc_1_start_FIFO_blk[0] | proc_1_TLF_FIFO_blk[0] | proc_1_input_sync_blk[0] | proc_1_output_sync_blk[0]);
    assign proc_1_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.kernel0_x0_entry12_U0.C_out_blk_n);
    assign proc_1_data_PIPO_blk[1] = 1'b0;
    assign proc_1_start_FIFO_blk[1] = 1'b0;
    assign proc_1_TLF_FIFO_blk[1] = 1'b0;
    assign proc_1_input_sync_blk[1] = 1'b0;
    assign proc_1_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_1[1] = dl_detect_out ? proc_dep_vld_vec_1_reg[1] : (proc_1_data_FIFO_blk[1] | proc_1_data_PIPO_blk[1] | proc_1_start_FIFO_blk[1] | proc_1_TLF_FIFO_blk[1] | proc_1_input_sync_blk[1] | proc_1_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_1_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_1_reg <= proc_dep_vld_vec_1;
        end
    end
    assign in_chan_dep_vld_vec_1[0] = dep_chan_vld_0_1;
    assign in_chan_dep_data_vec_1[175 : 0] = dep_chan_data_0_1;
    assign token_in_vec_1[0] = token_0_1;
    assign in_chan_dep_vld_vec_1[1] = dep_chan_vld_175_1;
    assign in_chan_dep_data_vec_1[351 : 176] = dep_chan_data_175_1;
    assign token_in_vec_1[1] = token_175_1;
    assign dep_chan_vld_1_0 = out_chan_dep_vld_vec_1[0];
    assign dep_chan_data_1_0 = out_chan_dep_data_1;
    assign token_1_0 = token_out_vec_1[0];
    assign dep_chan_vld_1_175 = out_chan_dep_vld_vec_1[1];
    assign dep_chan_data_1_175 = out_chan_dep_data_1;
    assign token_1_175 = token_out_vec_1[1];

    // Process: grp_kernel0_x0_fu_90.A_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(176, 2, 3, 3) top_hls_deadlock_detect_unit_2 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_2),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_2),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_2),
        .token_in_vec(token_in_vec_2),
        .dl_detect_in(dl_detect_out),
        .origin(origin[2]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_2),
        .out_chan_dep_data(out_chan_dep_data_2),
        .token_out_vec(token_out_vec_2),
        .dl_detect_out(dl_in_vec[2]));

    assign proc_2_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L3_in_serialize_x0_U0.fifo_A_A_IO_L3_in_serialize_x01_blk_n);
    assign proc_2_data_PIPO_blk[0] = 1'b0;
    assign proc_2_start_FIFO_blk[0] = 1'b0;
    assign proc_2_TLF_FIFO_blk[0] = 1'b0;
    assign proc_2_input_sync_blk[0] = 1'b0;
    assign proc_2_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_2[0] = dl_detect_out ? proc_dep_vld_vec_2_reg[0] : (proc_2_data_FIFO_blk[0] | proc_2_data_PIPO_blk[0] | proc_2_start_FIFO_blk[0] | proc_2_TLF_FIFO_blk[0] | proc_2_input_sync_blk[0] | proc_2_output_sync_blk[0]);
    assign proc_2_data_FIFO_blk[1] = 1'b0;
    assign proc_2_data_PIPO_blk[1] = 1'b0;
    assign proc_2_start_FIFO_blk[1] = 1'b0;
    assign proc_2_TLF_FIFO_blk[1] = 1'b0;
    assign proc_2_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_90.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_90.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_90.ap_sync_kernel0_x0_entry5_U0_ap_ready);
    assign proc_2_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_2[1] = dl_detect_out ? proc_dep_vld_vec_2_reg[1] : (proc_2_data_FIFO_blk[1] | proc_2_data_PIPO_blk[1] | proc_2_start_FIFO_blk[1] | proc_2_TLF_FIFO_blk[1] | proc_2_input_sync_blk[1] | proc_2_output_sync_blk[1]);
    assign proc_2_data_FIFO_blk[2] = 1'b0;
    assign proc_2_data_PIPO_blk[2] = 1'b0;
    assign proc_2_start_FIFO_blk[2] = 1'b0;
    assign proc_2_TLF_FIFO_blk[2] = 1'b0;
    assign proc_2_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_90.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_90.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_90.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_2_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_2[2] = dl_detect_out ? proc_dep_vld_vec_2_reg[2] : (proc_2_data_FIFO_blk[2] | proc_2_data_PIPO_blk[2] | proc_2_start_FIFO_blk[2] | proc_2_TLF_FIFO_blk[2] | proc_2_input_sync_blk[2] | proc_2_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_2_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_2_reg <= proc_dep_vld_vec_2;
        end
    end
    assign in_chan_dep_vld_vec_2[0] = dep_chan_vld_0_2;
    assign in_chan_dep_data_vec_2[175 : 0] = dep_chan_data_0_2;
    assign token_in_vec_2[0] = token_0_2;
    assign in_chan_dep_vld_vec_2[1] = dep_chan_vld_3_2;
    assign in_chan_dep_data_vec_2[351 : 176] = dep_chan_data_3_2;
    assign token_in_vec_2[1] = token_3_2;
    assign in_chan_dep_vld_vec_2[2] = dep_chan_vld_12_2;
    assign in_chan_dep_data_vec_2[527 : 352] = dep_chan_data_12_2;
    assign token_in_vec_2[2] = token_12_2;
    assign dep_chan_vld_2_3 = out_chan_dep_vld_vec_2[0];
    assign dep_chan_data_2_3 = out_chan_dep_data_2;
    assign token_2_3 = token_out_vec_2[0];
    assign dep_chan_vld_2_0 = out_chan_dep_vld_vec_2[1];
    assign dep_chan_data_2_0 = out_chan_dep_data_2;
    assign token_2_0 = token_out_vec_2[1];
    assign dep_chan_vld_2_12 = out_chan_dep_vld_vec_2[2];
    assign dep_chan_data_2_12 = out_chan_dep_data_2;
    assign token_2_12 = token_out_vec_2[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(176, 3, 2, 2) top_hls_deadlock_detect_unit_3 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_3),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_3),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_3),
        .token_in_vec(token_in_vec_3),
        .dl_detect_in(dl_detect_out),
        .origin(origin[3]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_3),
        .out_chan_dep_data(out_chan_dep_data_3),
        .token_out_vec(token_out_vec_3),
        .dl_detect_out(dl_in_vec[3]));

    assign proc_3_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L3_in_x0_U0.fifo_A_in_blk_n);
    assign proc_3_data_PIPO_blk[0] = 1'b0;
    assign proc_3_start_FIFO_blk[0] = 1'b0;
    assign proc_3_TLF_FIFO_blk[0] = 1'b0;
    assign proc_3_input_sync_blk[0] = 1'b0;
    assign proc_3_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_3[0] = dl_detect_out ? proc_dep_vld_vec_3_reg[0] : (proc_3_data_FIFO_blk[0] | proc_3_data_PIPO_blk[0] | proc_3_start_FIFO_blk[0] | proc_3_TLF_FIFO_blk[0] | proc_3_input_sync_blk[0] | proc_3_output_sync_blk[0]);
    assign proc_3_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L3_in_x0_U0.fifo_A_local_out_blk_n);
    assign proc_3_data_PIPO_blk[1] = 1'b0;
    assign proc_3_start_FIFO_blk[1] = 1'b0;
    assign proc_3_TLF_FIFO_blk[1] = 1'b0;
    assign proc_3_input_sync_blk[1] = 1'b0;
    assign proc_3_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_3[1] = dl_detect_out ? proc_dep_vld_vec_3_reg[1] : (proc_3_data_FIFO_blk[1] | proc_3_data_PIPO_blk[1] | proc_3_start_FIFO_blk[1] | proc_3_TLF_FIFO_blk[1] | proc_3_input_sync_blk[1] | proc_3_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_3_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_3_reg <= proc_dep_vld_vec_3;
        end
    end
    assign in_chan_dep_vld_vec_3[0] = dep_chan_vld_2_3;
    assign in_chan_dep_data_vec_3[175 : 0] = dep_chan_data_2_3;
    assign token_in_vec_3[0] = token_2_3;
    assign in_chan_dep_vld_vec_3[1] = dep_chan_vld_4_3;
    assign in_chan_dep_data_vec_3[351 : 176] = dep_chan_data_4_3;
    assign token_in_vec_3[1] = token_4_3;
    assign dep_chan_vld_3_2 = out_chan_dep_vld_vec_3[0];
    assign dep_chan_data_3_2 = out_chan_dep_data_3;
    assign token_3_2 = token_out_vec_3[0];
    assign dep_chan_vld_3_4 = out_chan_dep_vld_vec_3[1];
    assign dep_chan_data_3_4 = out_chan_dep_data_3;
    assign token_3_4 = token_out_vec_3[1];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 4, 3, 3) top_hls_deadlock_detect_unit_4 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_4),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_4),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_4),
        .token_in_vec(token_in_vec_4),
        .dl_detect_in(dl_detect_out),
        .origin(origin[4]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_4),
        .out_chan_dep_data(out_chan_dep_data_4),
        .token_out_vec(token_out_vec_4),
        .dl_detect_out(dl_in_vec[4]));

    assign proc_4_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_0_x04_blk_n);
    assign proc_4_data_PIPO_blk[0] = 1'b0;
    assign proc_4_start_FIFO_blk[0] = 1'b0;
    assign proc_4_TLF_FIFO_blk[0] = 1'b0;
    assign proc_4_input_sync_blk[0] = 1'b0;
    assign proc_4_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_4[0] = dl_detect_out ? proc_dep_vld_vec_4_reg[0] : (proc_4_data_FIFO_blk[0] | proc_4_data_PIPO_blk[0] | proc_4_start_FIFO_blk[0] | proc_4_TLF_FIFO_blk[0] | proc_4_input_sync_blk[0] | proc_4_output_sync_blk[0]);
    assign proc_4_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_1_x05_blk_n);
    assign proc_4_data_PIPO_blk[1] = 1'b0;
    assign proc_4_start_FIFO_blk[1] = 1'b0;
    assign proc_4_TLF_FIFO_blk[1] = 1'b0;
    assign proc_4_input_sync_blk[1] = 1'b0;
    assign proc_4_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_4[1] = dl_detect_out ? proc_dep_vld_vec_4_reg[1] : (proc_4_data_FIFO_blk[1] | proc_4_data_PIPO_blk[1] | proc_4_start_FIFO_blk[1] | proc_4_TLF_FIFO_blk[1] | proc_4_input_sync_blk[1] | proc_4_output_sync_blk[1]);
    assign proc_4_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_0_x0_U0.fifo_A_PE_0_0_x020_blk_n);
    assign proc_4_data_PIPO_blk[2] = 1'b0;
    assign proc_4_start_FIFO_blk[2] = 1'b0;
    assign proc_4_TLF_FIFO_blk[2] = 1'b0;
    assign proc_4_input_sync_blk[2] = 1'b0;
    assign proc_4_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_4[2] = dl_detect_out ? proc_dep_vld_vec_4_reg[2] : (proc_4_data_FIFO_blk[2] | proc_4_data_PIPO_blk[2] | proc_4_start_FIFO_blk[2] | proc_4_TLF_FIFO_blk[2] | proc_4_input_sync_blk[2] | proc_4_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_4_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_4_reg <= proc_dep_vld_vec_4;
        end
    end
    assign in_chan_dep_vld_vec_4[0] = dep_chan_vld_3_4;
    assign in_chan_dep_data_vec_4[175 : 0] = dep_chan_data_3_4;
    assign token_in_vec_4[0] = token_3_4;
    assign in_chan_dep_vld_vec_4[1] = dep_chan_vld_5_4;
    assign in_chan_dep_data_vec_4[351 : 176] = dep_chan_data_5_4;
    assign token_in_vec_4[1] = token_5_4;
    assign in_chan_dep_vld_vec_4[2] = dep_chan_vld_22_4;
    assign in_chan_dep_data_vec_4[527 : 352] = dep_chan_data_22_4;
    assign token_in_vec_4[2] = token_22_4;
    assign dep_chan_vld_4_3 = out_chan_dep_vld_vec_4[0];
    assign dep_chan_data_4_3 = out_chan_dep_data_4;
    assign token_4_3 = token_out_vec_4[0];
    assign dep_chan_vld_4_5 = out_chan_dep_vld_vec_4[1];
    assign dep_chan_data_4_5 = out_chan_dep_data_4;
    assign token_4_5 = token_out_vec_4[1];
    assign dep_chan_vld_4_22 = out_chan_dep_vld_vec_4[2];
    assign dep_chan_data_4_22 = out_chan_dep_data_4;
    assign token_4_22 = token_out_vec_4[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 5, 3, 3) top_hls_deadlock_detect_unit_5 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_5),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_5),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_5),
        .token_in_vec(token_in_vec_5),
        .dl_detect_in(dl_detect_out),
        .origin(origin[5]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_5),
        .out_chan_dep_data(out_chan_dep_data_5),
        .token_out_vec(token_out_vec_5),
        .dl_detect_out(dl_in_vec[5]));

    assign proc_5_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_1_x05_blk_n);
    assign proc_5_data_PIPO_blk[0] = 1'b0;
    assign proc_5_start_FIFO_blk[0] = 1'b0;
    assign proc_5_TLF_FIFO_blk[0] = 1'b0;
    assign proc_5_input_sync_blk[0] = 1'b0;
    assign proc_5_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_5[0] = dl_detect_out ? proc_dep_vld_vec_5_reg[0] : (proc_5_data_FIFO_blk[0] | proc_5_data_PIPO_blk[0] | proc_5_start_FIFO_blk[0] | proc_5_TLF_FIFO_blk[0] | proc_5_input_sync_blk[0] | proc_5_output_sync_blk[0]);
    assign proc_5_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_2_x06_blk_n);
    assign proc_5_data_PIPO_blk[1] = 1'b0;
    assign proc_5_start_FIFO_blk[1] = 1'b0;
    assign proc_5_TLF_FIFO_blk[1] = 1'b0;
    assign proc_5_input_sync_blk[1] = 1'b0;
    assign proc_5_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_5[1] = dl_detect_out ? proc_dep_vld_vec_5_reg[1] : (proc_5_data_FIFO_blk[1] | proc_5_data_PIPO_blk[1] | proc_5_start_FIFO_blk[1] | proc_5_TLF_FIFO_blk[1] | proc_5_input_sync_blk[1] | proc_5_output_sync_blk[1]);
    assign proc_5_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_1_x0_U0.fifo_A_PE_1_0_x029_blk_n);
    assign proc_5_data_PIPO_blk[2] = 1'b0;
    assign proc_5_start_FIFO_blk[2] = 1'b0;
    assign proc_5_TLF_FIFO_blk[2] = 1'b0;
    assign proc_5_input_sync_blk[2] = 1'b0;
    assign proc_5_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_5[2] = dl_detect_out ? proc_dep_vld_vec_5_reg[2] : (proc_5_data_FIFO_blk[2] | proc_5_data_PIPO_blk[2] | proc_5_start_FIFO_blk[2] | proc_5_TLF_FIFO_blk[2] | proc_5_input_sync_blk[2] | proc_5_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_5_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_5_reg <= proc_dep_vld_vec_5;
        end
    end
    assign in_chan_dep_vld_vec_5[0] = dep_chan_vld_4_5;
    assign in_chan_dep_data_vec_5[175 : 0] = dep_chan_data_4_5;
    assign token_in_vec_5[0] = token_4_5;
    assign in_chan_dep_vld_vec_5[1] = dep_chan_vld_6_5;
    assign in_chan_dep_data_vec_5[351 : 176] = dep_chan_data_6_5;
    assign token_in_vec_5[1] = token_6_5;
    assign in_chan_dep_vld_vec_5[2] = dep_chan_vld_30_5;
    assign in_chan_dep_data_vec_5[527 : 352] = dep_chan_data_30_5;
    assign token_in_vec_5[2] = token_30_5;
    assign dep_chan_vld_5_4 = out_chan_dep_vld_vec_5[0];
    assign dep_chan_data_5_4 = out_chan_dep_data_5;
    assign token_5_4 = token_out_vec_5[0];
    assign dep_chan_vld_5_6 = out_chan_dep_vld_vec_5[1];
    assign dep_chan_data_5_6 = out_chan_dep_data_5;
    assign token_5_6 = token_out_vec_5[1];
    assign dep_chan_vld_5_30 = out_chan_dep_vld_vec_5[2];
    assign dep_chan_data_5_30 = out_chan_dep_data_5;
    assign token_5_30 = token_out_vec_5[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 6, 3, 3) top_hls_deadlock_detect_unit_6 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_6),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_6),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_6),
        .token_in_vec(token_in_vec_6),
        .dl_detect_in(dl_detect_out),
        .origin(origin[6]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_6),
        .out_chan_dep_data(out_chan_dep_data_6),
        .token_out_vec(token_out_vec_6),
        .dl_detect_out(dl_in_vec[6]));

    assign proc_6_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_2_x06_blk_n);
    assign proc_6_data_PIPO_blk[0] = 1'b0;
    assign proc_6_start_FIFO_blk[0] = 1'b0;
    assign proc_6_TLF_FIFO_blk[0] = 1'b0;
    assign proc_6_input_sync_blk[0] = 1'b0;
    assign proc_6_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_6[0] = dl_detect_out ? proc_dep_vld_vec_6_reg[0] : (proc_6_data_FIFO_blk[0] | proc_6_data_PIPO_blk[0] | proc_6_start_FIFO_blk[0] | proc_6_TLF_FIFO_blk[0] | proc_6_input_sync_blk[0] | proc_6_output_sync_blk[0]);
    assign proc_6_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_3_x07_blk_n);
    assign proc_6_data_PIPO_blk[1] = 1'b0;
    assign proc_6_start_FIFO_blk[1] = 1'b0;
    assign proc_6_TLF_FIFO_blk[1] = 1'b0;
    assign proc_6_input_sync_blk[1] = 1'b0;
    assign proc_6_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_6[1] = dl_detect_out ? proc_dep_vld_vec_6_reg[1] : (proc_6_data_FIFO_blk[1] | proc_6_data_PIPO_blk[1] | proc_6_start_FIFO_blk[1] | proc_6_TLF_FIFO_blk[1] | proc_6_input_sync_blk[1] | proc_6_output_sync_blk[1]);
    assign proc_6_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_2_x0_U0.fifo_A_PE_2_0_x038_blk_n);
    assign proc_6_data_PIPO_blk[2] = 1'b0;
    assign proc_6_start_FIFO_blk[2] = 1'b0;
    assign proc_6_TLF_FIFO_blk[2] = 1'b0;
    assign proc_6_input_sync_blk[2] = 1'b0;
    assign proc_6_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_6[2] = dl_detect_out ? proc_dep_vld_vec_6_reg[2] : (proc_6_data_FIFO_blk[2] | proc_6_data_PIPO_blk[2] | proc_6_start_FIFO_blk[2] | proc_6_TLF_FIFO_blk[2] | proc_6_input_sync_blk[2] | proc_6_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_6_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_6_reg <= proc_dep_vld_vec_6;
        end
    end
    assign in_chan_dep_vld_vec_6[0] = dep_chan_vld_5_6;
    assign in_chan_dep_data_vec_6[175 : 0] = dep_chan_data_5_6;
    assign token_in_vec_6[0] = token_5_6;
    assign in_chan_dep_vld_vec_6[1] = dep_chan_vld_7_6;
    assign in_chan_dep_data_vec_6[351 : 176] = dep_chan_data_7_6;
    assign token_in_vec_6[1] = token_7_6;
    assign in_chan_dep_vld_vec_6[2] = dep_chan_vld_38_6;
    assign in_chan_dep_data_vec_6[527 : 352] = dep_chan_data_38_6;
    assign token_in_vec_6[2] = token_38_6;
    assign dep_chan_vld_6_5 = out_chan_dep_vld_vec_6[0];
    assign dep_chan_data_6_5 = out_chan_dep_data_6;
    assign token_6_5 = token_out_vec_6[0];
    assign dep_chan_vld_6_7 = out_chan_dep_vld_vec_6[1];
    assign dep_chan_data_6_7 = out_chan_dep_data_6;
    assign token_6_7 = token_out_vec_6[1];
    assign dep_chan_vld_6_38 = out_chan_dep_vld_vec_6[2];
    assign dep_chan_data_6_38 = out_chan_dep_data_6;
    assign token_6_38 = token_out_vec_6[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 7, 3, 3) top_hls_deadlock_detect_unit_7 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_7),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_7),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_7),
        .token_in_vec(token_in_vec_7),
        .dl_detect_in(dl_detect_out),
        .origin(origin[7]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_7),
        .out_chan_dep_data(out_chan_dep_data_7),
        .token_out_vec(token_out_vec_7),
        .dl_detect_out(dl_in_vec[7]));

    assign proc_7_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_3_x07_blk_n);
    assign proc_7_data_PIPO_blk[0] = 1'b0;
    assign proc_7_start_FIFO_blk[0] = 1'b0;
    assign proc_7_TLF_FIFO_blk[0] = 1'b0;
    assign proc_7_input_sync_blk[0] = 1'b0;
    assign proc_7_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_7[0] = dl_detect_out ? proc_dep_vld_vec_7_reg[0] : (proc_7_data_FIFO_blk[0] | proc_7_data_PIPO_blk[0] | proc_7_start_FIFO_blk[0] | proc_7_TLF_FIFO_blk[0] | proc_7_input_sync_blk[0] | proc_7_output_sync_blk[0]);
    assign proc_7_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_3_x0_U0.fifo_A_A_IO_L2_in_4_x08_blk_n);
    assign proc_7_data_PIPO_blk[1] = 1'b0;
    assign proc_7_start_FIFO_blk[1] = 1'b0;
    assign proc_7_TLF_FIFO_blk[1] = 1'b0;
    assign proc_7_input_sync_blk[1] = 1'b0;
    assign proc_7_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_7[1] = dl_detect_out ? proc_dep_vld_vec_7_reg[1] : (proc_7_data_FIFO_blk[1] | proc_7_data_PIPO_blk[1] | proc_7_start_FIFO_blk[1] | proc_7_TLF_FIFO_blk[1] | proc_7_input_sync_blk[1] | proc_7_output_sync_blk[1]);
    assign proc_7_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_3_x0_U0.fifo_A_PE_3_0_x047_blk_n);
    assign proc_7_data_PIPO_blk[2] = 1'b0;
    assign proc_7_start_FIFO_blk[2] = 1'b0;
    assign proc_7_TLF_FIFO_blk[2] = 1'b0;
    assign proc_7_input_sync_blk[2] = 1'b0;
    assign proc_7_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_7[2] = dl_detect_out ? proc_dep_vld_vec_7_reg[2] : (proc_7_data_FIFO_blk[2] | proc_7_data_PIPO_blk[2] | proc_7_start_FIFO_blk[2] | proc_7_TLF_FIFO_blk[2] | proc_7_input_sync_blk[2] | proc_7_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_7_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_7_reg <= proc_dep_vld_vec_7;
        end
    end
    assign in_chan_dep_vld_vec_7[0] = dep_chan_vld_6_7;
    assign in_chan_dep_data_vec_7[175 : 0] = dep_chan_data_6_7;
    assign token_in_vec_7[0] = token_6_7;
    assign in_chan_dep_vld_vec_7[1] = dep_chan_vld_8_7;
    assign in_chan_dep_data_vec_7[351 : 176] = dep_chan_data_8_7;
    assign token_in_vec_7[1] = token_8_7;
    assign in_chan_dep_vld_vec_7[2] = dep_chan_vld_46_7;
    assign in_chan_dep_data_vec_7[527 : 352] = dep_chan_data_46_7;
    assign token_in_vec_7[2] = token_46_7;
    assign dep_chan_vld_7_6 = out_chan_dep_vld_vec_7[0];
    assign dep_chan_data_7_6 = out_chan_dep_data_7;
    assign token_7_6 = token_out_vec_7[0];
    assign dep_chan_vld_7_8 = out_chan_dep_vld_vec_7[1];
    assign dep_chan_data_7_8 = out_chan_dep_data_7;
    assign token_7_8 = token_out_vec_7[1];
    assign dep_chan_vld_7_46 = out_chan_dep_vld_vec_7[2];
    assign dep_chan_data_7_46 = out_chan_dep_data_7;
    assign token_7_46 = token_out_vec_7[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 8, 3, 3) top_hls_deadlock_detect_unit_8 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_8),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_8),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_8),
        .token_in_vec(token_in_vec_8),
        .dl_detect_in(dl_detect_out),
        .origin(origin[8]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_8),
        .out_chan_dep_data(out_chan_dep_data_8),
        .token_out_vec(token_out_vec_8),
        .dl_detect_out(dl_in_vec[8]));

    assign proc_8_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_4_x08_blk_n);
    assign proc_8_data_PIPO_blk[0] = 1'b0;
    assign proc_8_start_FIFO_blk[0] = 1'b0;
    assign proc_8_TLF_FIFO_blk[0] = 1'b0;
    assign proc_8_input_sync_blk[0] = 1'b0;
    assign proc_8_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_8[0] = dl_detect_out ? proc_dep_vld_vec_8_reg[0] : (proc_8_data_FIFO_blk[0] | proc_8_data_PIPO_blk[0] | proc_8_start_FIFO_blk[0] | proc_8_TLF_FIFO_blk[0] | proc_8_input_sync_blk[0] | proc_8_output_sync_blk[0]);
    assign proc_8_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_4_x0_U0.fifo_A_A_IO_L2_in_5_x09_blk_n);
    assign proc_8_data_PIPO_blk[1] = 1'b0;
    assign proc_8_start_FIFO_blk[1] = 1'b0;
    assign proc_8_TLF_FIFO_blk[1] = 1'b0;
    assign proc_8_input_sync_blk[1] = 1'b0;
    assign proc_8_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_8[1] = dl_detect_out ? proc_dep_vld_vec_8_reg[1] : (proc_8_data_FIFO_blk[1] | proc_8_data_PIPO_blk[1] | proc_8_start_FIFO_blk[1] | proc_8_TLF_FIFO_blk[1] | proc_8_input_sync_blk[1] | proc_8_output_sync_blk[1]);
    assign proc_8_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_4_x0_U0.fifo_A_PE_4_0_x056_blk_n);
    assign proc_8_data_PIPO_blk[2] = 1'b0;
    assign proc_8_start_FIFO_blk[2] = 1'b0;
    assign proc_8_TLF_FIFO_blk[2] = 1'b0;
    assign proc_8_input_sync_blk[2] = 1'b0;
    assign proc_8_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_8[2] = dl_detect_out ? proc_dep_vld_vec_8_reg[2] : (proc_8_data_FIFO_blk[2] | proc_8_data_PIPO_blk[2] | proc_8_start_FIFO_blk[2] | proc_8_TLF_FIFO_blk[2] | proc_8_input_sync_blk[2] | proc_8_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_8_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_8_reg <= proc_dep_vld_vec_8;
        end
    end
    assign in_chan_dep_vld_vec_8[0] = dep_chan_vld_7_8;
    assign in_chan_dep_data_vec_8[175 : 0] = dep_chan_data_7_8;
    assign token_in_vec_8[0] = token_7_8;
    assign in_chan_dep_vld_vec_8[1] = dep_chan_vld_9_8;
    assign in_chan_dep_data_vec_8[351 : 176] = dep_chan_data_9_8;
    assign token_in_vec_8[1] = token_9_8;
    assign in_chan_dep_vld_vec_8[2] = dep_chan_vld_54_8;
    assign in_chan_dep_data_vec_8[527 : 352] = dep_chan_data_54_8;
    assign token_in_vec_8[2] = token_54_8;
    assign dep_chan_vld_8_7 = out_chan_dep_vld_vec_8[0];
    assign dep_chan_data_8_7 = out_chan_dep_data_8;
    assign token_8_7 = token_out_vec_8[0];
    assign dep_chan_vld_8_9 = out_chan_dep_vld_vec_8[1];
    assign dep_chan_data_8_9 = out_chan_dep_data_8;
    assign token_8_9 = token_out_vec_8[1];
    assign dep_chan_vld_8_54 = out_chan_dep_vld_vec_8[2];
    assign dep_chan_data_8_54 = out_chan_dep_data_8;
    assign token_8_54 = token_out_vec_8[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 9, 3, 3) top_hls_deadlock_detect_unit_9 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_9),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_9),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_9),
        .token_in_vec(token_in_vec_9),
        .dl_detect_in(dl_detect_out),
        .origin(origin[9]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_9),
        .out_chan_dep_data(out_chan_dep_data_9),
        .token_out_vec(token_out_vec_9),
        .dl_detect_out(dl_in_vec[9]));

    assign proc_9_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_5_x09_blk_n);
    assign proc_9_data_PIPO_blk[0] = 1'b0;
    assign proc_9_start_FIFO_blk[0] = 1'b0;
    assign proc_9_TLF_FIFO_blk[0] = 1'b0;
    assign proc_9_input_sync_blk[0] = 1'b0;
    assign proc_9_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_9[0] = dl_detect_out ? proc_dep_vld_vec_9_reg[0] : (proc_9_data_FIFO_blk[0] | proc_9_data_PIPO_blk[0] | proc_9_start_FIFO_blk[0] | proc_9_TLF_FIFO_blk[0] | proc_9_input_sync_blk[0] | proc_9_output_sync_blk[0]);
    assign proc_9_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_5_x0_U0.fifo_A_A_IO_L2_in_6_x010_blk_n);
    assign proc_9_data_PIPO_blk[1] = 1'b0;
    assign proc_9_start_FIFO_blk[1] = 1'b0;
    assign proc_9_TLF_FIFO_blk[1] = 1'b0;
    assign proc_9_input_sync_blk[1] = 1'b0;
    assign proc_9_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_9[1] = dl_detect_out ? proc_dep_vld_vec_9_reg[1] : (proc_9_data_FIFO_blk[1] | proc_9_data_PIPO_blk[1] | proc_9_start_FIFO_blk[1] | proc_9_TLF_FIFO_blk[1] | proc_9_input_sync_blk[1] | proc_9_output_sync_blk[1]);
    assign proc_9_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_5_x0_U0.fifo_A_PE_5_0_x065_blk_n);
    assign proc_9_data_PIPO_blk[2] = 1'b0;
    assign proc_9_start_FIFO_blk[2] = 1'b0;
    assign proc_9_TLF_FIFO_blk[2] = 1'b0;
    assign proc_9_input_sync_blk[2] = 1'b0;
    assign proc_9_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_9[2] = dl_detect_out ? proc_dep_vld_vec_9_reg[2] : (proc_9_data_FIFO_blk[2] | proc_9_data_PIPO_blk[2] | proc_9_start_FIFO_blk[2] | proc_9_TLF_FIFO_blk[2] | proc_9_input_sync_blk[2] | proc_9_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_9_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_9_reg <= proc_dep_vld_vec_9;
        end
    end
    assign in_chan_dep_vld_vec_9[0] = dep_chan_vld_8_9;
    assign in_chan_dep_data_vec_9[175 : 0] = dep_chan_data_8_9;
    assign token_in_vec_9[0] = token_8_9;
    assign in_chan_dep_vld_vec_9[1] = dep_chan_vld_10_9;
    assign in_chan_dep_data_vec_9[351 : 176] = dep_chan_data_10_9;
    assign token_in_vec_9[1] = token_10_9;
    assign in_chan_dep_vld_vec_9[2] = dep_chan_vld_62_9;
    assign in_chan_dep_data_vec_9[527 : 352] = dep_chan_data_62_9;
    assign token_in_vec_9[2] = token_62_9;
    assign dep_chan_vld_9_8 = out_chan_dep_vld_vec_9[0];
    assign dep_chan_data_9_8 = out_chan_dep_data_9;
    assign token_9_8 = token_out_vec_9[0];
    assign dep_chan_vld_9_10 = out_chan_dep_vld_vec_9[1];
    assign dep_chan_data_9_10 = out_chan_dep_data_9;
    assign token_9_10 = token_out_vec_9[1];
    assign dep_chan_vld_9_62 = out_chan_dep_vld_vec_9[2];
    assign dep_chan_data_9_62 = out_chan_dep_data_9;
    assign token_9_62 = token_out_vec_9[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 10, 3, 3) top_hls_deadlock_detect_unit_10 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_10),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_10),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_10),
        .token_in_vec(token_in_vec_10),
        .dl_detect_in(dl_detect_out),
        .origin(origin[10]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_10),
        .out_chan_dep_data(out_chan_dep_data_10),
        .token_out_vec(token_out_vec_10),
        .dl_detect_out(dl_in_vec[10]));

    assign proc_10_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_6_x010_blk_n);
    assign proc_10_data_PIPO_blk[0] = 1'b0;
    assign proc_10_start_FIFO_blk[0] = 1'b0;
    assign proc_10_TLF_FIFO_blk[0] = 1'b0;
    assign proc_10_input_sync_blk[0] = 1'b0;
    assign proc_10_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_10[0] = dl_detect_out ? proc_dep_vld_vec_10_reg[0] : (proc_10_data_FIFO_blk[0] | proc_10_data_PIPO_blk[0] | proc_10_start_FIFO_blk[0] | proc_10_TLF_FIFO_blk[0] | proc_10_input_sync_blk[0] | proc_10_output_sync_blk[0]);
    assign proc_10_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_6_x0_U0.fifo_A_A_IO_L2_in_7_x011_blk_n);
    assign proc_10_data_PIPO_blk[1] = 1'b0;
    assign proc_10_start_FIFO_blk[1] = 1'b0;
    assign proc_10_TLF_FIFO_blk[1] = 1'b0;
    assign proc_10_input_sync_blk[1] = 1'b0;
    assign proc_10_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_10[1] = dl_detect_out ? proc_dep_vld_vec_10_reg[1] : (proc_10_data_FIFO_blk[1] | proc_10_data_PIPO_blk[1] | proc_10_start_FIFO_blk[1] | proc_10_TLF_FIFO_blk[1] | proc_10_input_sync_blk[1] | proc_10_output_sync_blk[1]);
    assign proc_10_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_6_x0_U0.fifo_A_PE_6_0_x074_blk_n);
    assign proc_10_data_PIPO_blk[2] = 1'b0;
    assign proc_10_start_FIFO_blk[2] = 1'b0;
    assign proc_10_TLF_FIFO_blk[2] = 1'b0;
    assign proc_10_input_sync_blk[2] = 1'b0;
    assign proc_10_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_10[2] = dl_detect_out ? proc_dep_vld_vec_10_reg[2] : (proc_10_data_FIFO_blk[2] | proc_10_data_PIPO_blk[2] | proc_10_start_FIFO_blk[2] | proc_10_TLF_FIFO_blk[2] | proc_10_input_sync_blk[2] | proc_10_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_10_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_10_reg <= proc_dep_vld_vec_10;
        end
    end
    assign in_chan_dep_vld_vec_10[0] = dep_chan_vld_9_10;
    assign in_chan_dep_data_vec_10[175 : 0] = dep_chan_data_9_10;
    assign token_in_vec_10[0] = token_9_10;
    assign in_chan_dep_vld_vec_10[1] = dep_chan_vld_11_10;
    assign in_chan_dep_data_vec_10[351 : 176] = dep_chan_data_11_10;
    assign token_in_vec_10[1] = token_11_10;
    assign in_chan_dep_vld_vec_10[2] = dep_chan_vld_70_10;
    assign in_chan_dep_data_vec_10[527 : 352] = dep_chan_data_70_10;
    assign token_in_vec_10[2] = token_70_10;
    assign dep_chan_vld_10_9 = out_chan_dep_vld_vec_10[0];
    assign dep_chan_data_10_9 = out_chan_dep_data_10;
    assign token_10_9 = token_out_vec_10[0];
    assign dep_chan_vld_10_11 = out_chan_dep_vld_vec_10[1];
    assign dep_chan_data_10_11 = out_chan_dep_data_10;
    assign token_10_11 = token_out_vec_10[1];
    assign dep_chan_vld_10_70 = out_chan_dep_vld_vec_10[2];
    assign dep_chan_data_10_70 = out_chan_dep_data_10;
    assign token_10_70 = token_out_vec_10[2];

    // Process: grp_kernel0_x0_fu_90.A_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(176, 11, 2, 2) top_hls_deadlock_detect_unit_11 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_11),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_11),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_11),
        .token_in_vec(token_in_vec_11),
        .dl_detect_in(dl_detect_out),
        .origin(origin[11]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_11),
        .out_chan_dep_data(out_chan_dep_data_11),
        .token_out_vec(token_out_vec_11),
        .dl_detect_out(dl_in_vec[11]));

    assign proc_11_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_boundary_x0_U0.fifo_A_A_IO_L2_in_7_x011_blk_n);
    assign proc_11_data_PIPO_blk[0] = 1'b0;
    assign proc_11_start_FIFO_blk[0] = 1'b0;
    assign proc_11_TLF_FIFO_blk[0] = 1'b0;
    assign proc_11_input_sync_blk[0] = 1'b0;
    assign proc_11_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_11[0] = dl_detect_out ? proc_dep_vld_vec_11_reg[0] : (proc_11_data_FIFO_blk[0] | proc_11_data_PIPO_blk[0] | proc_11_start_FIFO_blk[0] | proc_11_TLF_FIFO_blk[0] | proc_11_input_sync_blk[0] | proc_11_output_sync_blk[0]);
    assign proc_11_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.A_IO_L2_in_boundary_x0_U0.fifo_A_PE_7_0_x083_blk_n);
    assign proc_11_data_PIPO_blk[1] = 1'b0;
    assign proc_11_start_FIFO_blk[1] = 1'b0;
    assign proc_11_TLF_FIFO_blk[1] = 1'b0;
    assign proc_11_input_sync_blk[1] = 1'b0;
    assign proc_11_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_11[1] = dl_detect_out ? proc_dep_vld_vec_11_reg[1] : (proc_11_data_FIFO_blk[1] | proc_11_data_PIPO_blk[1] | proc_11_start_FIFO_blk[1] | proc_11_TLF_FIFO_blk[1] | proc_11_input_sync_blk[1] | proc_11_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_11_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_11_reg <= proc_dep_vld_vec_11;
        end
    end
    assign in_chan_dep_vld_vec_11[0] = dep_chan_vld_10_11;
    assign in_chan_dep_data_vec_11[175 : 0] = dep_chan_data_10_11;
    assign token_in_vec_11[0] = token_10_11;
    assign in_chan_dep_vld_vec_11[1] = dep_chan_vld_78_11;
    assign in_chan_dep_data_vec_11[351 : 176] = dep_chan_data_78_11;
    assign token_in_vec_11[1] = token_78_11;
    assign dep_chan_vld_11_10 = out_chan_dep_vld_vec_11[0];
    assign dep_chan_data_11_10 = out_chan_dep_data_11;
    assign token_11_10 = token_out_vec_11[0];
    assign dep_chan_vld_11_78 = out_chan_dep_vld_vec_11[1];
    assign dep_chan_data_11_78 = out_chan_dep_data_11;
    assign token_11_78 = token_out_vec_11[1];

    // Process: grp_kernel0_x0_fu_90.B_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(176, 12, 3, 3) top_hls_deadlock_detect_unit_12 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_12),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_12),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_12),
        .token_in_vec(token_in_vec_12),
        .dl_detect_in(dl_detect_out),
        .origin(origin[12]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_12),
        .out_chan_dep_data(out_chan_dep_data_12),
        .token_out_vec(token_out_vec_12),
        .dl_detect_out(dl_in_vec[12]));

    assign proc_12_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L3_in_serialize_x0_U0.fifo_B_B_IO_L3_in_serialize_x02_blk_n);
    assign proc_12_data_PIPO_blk[0] = 1'b0;
    assign proc_12_start_FIFO_blk[0] = 1'b0;
    assign proc_12_TLF_FIFO_blk[0] = 1'b0;
    assign proc_12_input_sync_blk[0] = 1'b0;
    assign proc_12_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_12[0] = dl_detect_out ? proc_dep_vld_vec_12_reg[0] : (proc_12_data_FIFO_blk[0] | proc_12_data_PIPO_blk[0] | proc_12_start_FIFO_blk[0] | proc_12_TLF_FIFO_blk[0] | proc_12_input_sync_blk[0] | proc_12_output_sync_blk[0]);
    assign proc_12_data_FIFO_blk[1] = 1'b0;
    assign proc_12_data_PIPO_blk[1] = 1'b0;
    assign proc_12_start_FIFO_blk[1] = 1'b0;
    assign proc_12_TLF_FIFO_blk[1] = 1'b0;
    assign proc_12_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_90.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_90.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_90.ap_sync_kernel0_x0_entry5_U0_ap_ready);
    assign proc_12_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_12[1] = dl_detect_out ? proc_dep_vld_vec_12_reg[1] : (proc_12_data_FIFO_blk[1] | proc_12_data_PIPO_blk[1] | proc_12_start_FIFO_blk[1] | proc_12_TLF_FIFO_blk[1] | proc_12_input_sync_blk[1] | proc_12_output_sync_blk[1]);
    assign proc_12_data_FIFO_blk[2] = 1'b0;
    assign proc_12_data_PIPO_blk[2] = 1'b0;
    assign proc_12_start_FIFO_blk[2] = 1'b0;
    assign proc_12_TLF_FIFO_blk[2] = 1'b0;
    assign proc_12_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_90.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_90.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_90.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_12_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_12[2] = dl_detect_out ? proc_dep_vld_vec_12_reg[2] : (proc_12_data_FIFO_blk[2] | proc_12_data_PIPO_blk[2] | proc_12_start_FIFO_blk[2] | proc_12_TLF_FIFO_blk[2] | proc_12_input_sync_blk[2] | proc_12_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_12_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_12_reg <= proc_dep_vld_vec_12;
        end
    end
    assign in_chan_dep_vld_vec_12[0] = dep_chan_vld_0_12;
    assign in_chan_dep_data_vec_12[175 : 0] = dep_chan_data_0_12;
    assign token_in_vec_12[0] = token_0_12;
    assign in_chan_dep_vld_vec_12[1] = dep_chan_vld_2_12;
    assign in_chan_dep_data_vec_12[351 : 176] = dep_chan_data_2_12;
    assign token_in_vec_12[1] = token_2_12;
    assign in_chan_dep_vld_vec_12[2] = dep_chan_vld_13_12;
    assign in_chan_dep_data_vec_12[527 : 352] = dep_chan_data_13_12;
    assign token_in_vec_12[2] = token_13_12;
    assign dep_chan_vld_12_13 = out_chan_dep_vld_vec_12[0];
    assign dep_chan_data_12_13 = out_chan_dep_data_12;
    assign token_12_13 = token_out_vec_12[0];
    assign dep_chan_vld_12_0 = out_chan_dep_vld_vec_12[1];
    assign dep_chan_data_12_0 = out_chan_dep_data_12;
    assign token_12_0 = token_out_vec_12[1];
    assign dep_chan_vld_12_2 = out_chan_dep_vld_vec_12[2];
    assign dep_chan_data_12_2 = out_chan_dep_data_12;
    assign token_12_2 = token_out_vec_12[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(176, 13, 2, 2) top_hls_deadlock_detect_unit_13 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_13),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_13),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_13),
        .token_in_vec(token_in_vec_13),
        .dl_detect_in(dl_detect_out),
        .origin(origin[13]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_13),
        .out_chan_dep_data(out_chan_dep_data_13),
        .token_out_vec(token_out_vec_13),
        .dl_detect_out(dl_in_vec[13]));

    assign proc_13_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L3_in_x0_U0.fifo_B_in_blk_n);
    assign proc_13_data_PIPO_blk[0] = 1'b0;
    assign proc_13_start_FIFO_blk[0] = 1'b0;
    assign proc_13_TLF_FIFO_blk[0] = 1'b0;
    assign proc_13_input_sync_blk[0] = 1'b0;
    assign proc_13_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_13[0] = dl_detect_out ? proc_dep_vld_vec_13_reg[0] : (proc_13_data_FIFO_blk[0] | proc_13_data_PIPO_blk[0] | proc_13_start_FIFO_blk[0] | proc_13_TLF_FIFO_blk[0] | proc_13_input_sync_blk[0] | proc_13_output_sync_blk[0]);
    assign proc_13_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L3_in_x0_U0.fifo_B_local_out_blk_n);
    assign proc_13_data_PIPO_blk[1] = 1'b0;
    assign proc_13_start_FIFO_blk[1] = 1'b0;
    assign proc_13_TLF_FIFO_blk[1] = 1'b0;
    assign proc_13_input_sync_blk[1] = 1'b0;
    assign proc_13_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_13[1] = dl_detect_out ? proc_dep_vld_vec_13_reg[1] : (proc_13_data_FIFO_blk[1] | proc_13_data_PIPO_blk[1] | proc_13_start_FIFO_blk[1] | proc_13_TLF_FIFO_blk[1] | proc_13_input_sync_blk[1] | proc_13_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_13_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_13_reg <= proc_dep_vld_vec_13;
        end
    end
    assign in_chan_dep_vld_vec_13[0] = dep_chan_vld_12_13;
    assign in_chan_dep_data_vec_13[175 : 0] = dep_chan_data_12_13;
    assign token_in_vec_13[0] = token_12_13;
    assign in_chan_dep_vld_vec_13[1] = dep_chan_vld_14_13;
    assign in_chan_dep_data_vec_13[351 : 176] = dep_chan_data_14_13;
    assign token_in_vec_13[1] = token_14_13;
    assign dep_chan_vld_13_12 = out_chan_dep_vld_vec_13[0];
    assign dep_chan_data_13_12 = out_chan_dep_data_13;
    assign token_13_12 = token_out_vec_13[0];
    assign dep_chan_vld_13_14 = out_chan_dep_vld_vec_13[1];
    assign dep_chan_data_13_14 = out_chan_dep_data_13;
    assign token_13_14 = token_out_vec_13[1];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 14, 3, 3) top_hls_deadlock_detect_unit_14 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_14),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_14),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_14),
        .token_in_vec(token_in_vec_14),
        .dl_detect_in(dl_detect_out),
        .origin(origin[14]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_14),
        .out_chan_dep_data(out_chan_dep_data_14),
        .token_out_vec(token_out_vec_14),
        .dl_detect_out(dl_in_vec[14]));

    assign proc_14_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_0_x0_U0.fifo_B_B_IO_L2_in_0_x012_blk_n);
    assign proc_14_data_PIPO_blk[0] = 1'b0;
    assign proc_14_start_FIFO_blk[0] = 1'b0;
    assign proc_14_TLF_FIFO_blk[0] = 1'b0;
    assign proc_14_input_sync_blk[0] = 1'b0;
    assign proc_14_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_14[0] = dl_detect_out ? proc_dep_vld_vec_14_reg[0] : (proc_14_data_FIFO_blk[0] | proc_14_data_PIPO_blk[0] | proc_14_start_FIFO_blk[0] | proc_14_TLF_FIFO_blk[0] | proc_14_input_sync_blk[0] | proc_14_output_sync_blk[0]);
    assign proc_14_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_0_x0_U0.fifo_B_B_IO_L2_in_1_x013_blk_n);
    assign proc_14_data_PIPO_blk[1] = 1'b0;
    assign proc_14_start_FIFO_blk[1] = 1'b0;
    assign proc_14_TLF_FIFO_blk[1] = 1'b0;
    assign proc_14_input_sync_blk[1] = 1'b0;
    assign proc_14_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_14[1] = dl_detect_out ? proc_dep_vld_vec_14_reg[1] : (proc_14_data_FIFO_blk[1] | proc_14_data_PIPO_blk[1] | proc_14_start_FIFO_blk[1] | proc_14_TLF_FIFO_blk[1] | proc_14_input_sync_blk[1] | proc_14_output_sync_blk[1]);
    assign proc_14_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_0_x0_U0.fifo_B_PE_0_0_x092_blk_n);
    assign proc_14_data_PIPO_blk[2] = 1'b0;
    assign proc_14_start_FIFO_blk[2] = 1'b0;
    assign proc_14_TLF_FIFO_blk[2] = 1'b0;
    assign proc_14_input_sync_blk[2] = 1'b0;
    assign proc_14_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_14[2] = dl_detect_out ? proc_dep_vld_vec_14_reg[2] : (proc_14_data_FIFO_blk[2] | proc_14_data_PIPO_blk[2] | proc_14_start_FIFO_blk[2] | proc_14_TLF_FIFO_blk[2] | proc_14_input_sync_blk[2] | proc_14_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_14_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_14_reg <= proc_dep_vld_vec_14;
        end
    end
    assign in_chan_dep_vld_vec_14[0] = dep_chan_vld_13_14;
    assign in_chan_dep_data_vec_14[175 : 0] = dep_chan_data_13_14;
    assign token_in_vec_14[0] = token_13_14;
    assign in_chan_dep_vld_vec_14[1] = dep_chan_vld_15_14;
    assign in_chan_dep_data_vec_14[351 : 176] = dep_chan_data_15_14;
    assign token_in_vec_14[1] = token_15_14;
    assign in_chan_dep_vld_vec_14[2] = dep_chan_vld_22_14;
    assign in_chan_dep_data_vec_14[527 : 352] = dep_chan_data_22_14;
    assign token_in_vec_14[2] = token_22_14;
    assign dep_chan_vld_14_13 = out_chan_dep_vld_vec_14[0];
    assign dep_chan_data_14_13 = out_chan_dep_data_14;
    assign token_14_13 = token_out_vec_14[0];
    assign dep_chan_vld_14_15 = out_chan_dep_vld_vec_14[1];
    assign dep_chan_data_14_15 = out_chan_dep_data_14;
    assign token_14_15 = token_out_vec_14[1];
    assign dep_chan_vld_14_22 = out_chan_dep_vld_vec_14[2];
    assign dep_chan_data_14_22 = out_chan_dep_data_14;
    assign token_14_22 = token_out_vec_14[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 15, 3, 3) top_hls_deadlock_detect_unit_15 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_15),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_15),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_15),
        .token_in_vec(token_in_vec_15),
        .dl_detect_in(dl_detect_out),
        .origin(origin[15]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_15),
        .out_chan_dep_data(out_chan_dep_data_15),
        .token_out_vec(token_out_vec_15),
        .dl_detect_out(dl_in_vec[15]));

    assign proc_15_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_1_x0_U0.fifo_B_B_IO_L2_in_1_x013_blk_n);
    assign proc_15_data_PIPO_blk[0] = 1'b0;
    assign proc_15_start_FIFO_blk[0] = 1'b0;
    assign proc_15_TLF_FIFO_blk[0] = 1'b0;
    assign proc_15_input_sync_blk[0] = 1'b0;
    assign proc_15_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_15[0] = dl_detect_out ? proc_dep_vld_vec_15_reg[0] : (proc_15_data_FIFO_blk[0] | proc_15_data_PIPO_blk[0] | proc_15_start_FIFO_blk[0] | proc_15_TLF_FIFO_blk[0] | proc_15_input_sync_blk[0] | proc_15_output_sync_blk[0]);
    assign proc_15_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_1_x0_U0.fifo_B_B_IO_L2_in_2_x014_blk_n);
    assign proc_15_data_PIPO_blk[1] = 1'b0;
    assign proc_15_start_FIFO_blk[1] = 1'b0;
    assign proc_15_TLF_FIFO_blk[1] = 1'b0;
    assign proc_15_input_sync_blk[1] = 1'b0;
    assign proc_15_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_15[1] = dl_detect_out ? proc_dep_vld_vec_15_reg[1] : (proc_15_data_FIFO_blk[1] | proc_15_data_PIPO_blk[1] | proc_15_start_FIFO_blk[1] | proc_15_TLF_FIFO_blk[1] | proc_15_input_sync_blk[1] | proc_15_output_sync_blk[1]);
    assign proc_15_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_1_x0_U0.fifo_B_PE_0_1_x0101_blk_n);
    assign proc_15_data_PIPO_blk[2] = 1'b0;
    assign proc_15_start_FIFO_blk[2] = 1'b0;
    assign proc_15_TLF_FIFO_blk[2] = 1'b0;
    assign proc_15_input_sync_blk[2] = 1'b0;
    assign proc_15_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_15[2] = dl_detect_out ? proc_dep_vld_vec_15_reg[2] : (proc_15_data_FIFO_blk[2] | proc_15_data_PIPO_blk[2] | proc_15_start_FIFO_blk[2] | proc_15_TLF_FIFO_blk[2] | proc_15_input_sync_blk[2] | proc_15_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_15_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_15_reg <= proc_dep_vld_vec_15;
        end
    end
    assign in_chan_dep_vld_vec_15[0] = dep_chan_vld_14_15;
    assign in_chan_dep_data_vec_15[175 : 0] = dep_chan_data_14_15;
    assign token_in_vec_15[0] = token_14_15;
    assign in_chan_dep_vld_vec_15[1] = dep_chan_vld_16_15;
    assign in_chan_dep_data_vec_15[351 : 176] = dep_chan_data_16_15;
    assign token_in_vec_15[1] = token_16_15;
    assign in_chan_dep_vld_vec_15[2] = dep_chan_vld_23_15;
    assign in_chan_dep_data_vec_15[527 : 352] = dep_chan_data_23_15;
    assign token_in_vec_15[2] = token_23_15;
    assign dep_chan_vld_15_14 = out_chan_dep_vld_vec_15[0];
    assign dep_chan_data_15_14 = out_chan_dep_data_15;
    assign token_15_14 = token_out_vec_15[0];
    assign dep_chan_vld_15_16 = out_chan_dep_vld_vec_15[1];
    assign dep_chan_data_15_16 = out_chan_dep_data_15;
    assign token_15_16 = token_out_vec_15[1];
    assign dep_chan_vld_15_23 = out_chan_dep_vld_vec_15[2];
    assign dep_chan_data_15_23 = out_chan_dep_data_15;
    assign token_15_23 = token_out_vec_15[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 16, 3, 3) top_hls_deadlock_detect_unit_16 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_16),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_16),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_16),
        .token_in_vec(token_in_vec_16),
        .dl_detect_in(dl_detect_out),
        .origin(origin[16]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_16),
        .out_chan_dep_data(out_chan_dep_data_16),
        .token_out_vec(token_out_vec_16),
        .dl_detect_out(dl_in_vec[16]));

    assign proc_16_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_2_x0_U0.fifo_B_B_IO_L2_in_2_x014_blk_n);
    assign proc_16_data_PIPO_blk[0] = 1'b0;
    assign proc_16_start_FIFO_blk[0] = 1'b0;
    assign proc_16_TLF_FIFO_blk[0] = 1'b0;
    assign proc_16_input_sync_blk[0] = 1'b0;
    assign proc_16_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_16[0] = dl_detect_out ? proc_dep_vld_vec_16_reg[0] : (proc_16_data_FIFO_blk[0] | proc_16_data_PIPO_blk[0] | proc_16_start_FIFO_blk[0] | proc_16_TLF_FIFO_blk[0] | proc_16_input_sync_blk[0] | proc_16_output_sync_blk[0]);
    assign proc_16_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_2_x0_U0.fifo_B_B_IO_L2_in_3_x015_blk_n);
    assign proc_16_data_PIPO_blk[1] = 1'b0;
    assign proc_16_start_FIFO_blk[1] = 1'b0;
    assign proc_16_TLF_FIFO_blk[1] = 1'b0;
    assign proc_16_input_sync_blk[1] = 1'b0;
    assign proc_16_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_16[1] = dl_detect_out ? proc_dep_vld_vec_16_reg[1] : (proc_16_data_FIFO_blk[1] | proc_16_data_PIPO_blk[1] | proc_16_start_FIFO_blk[1] | proc_16_TLF_FIFO_blk[1] | proc_16_input_sync_blk[1] | proc_16_output_sync_blk[1]);
    assign proc_16_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_2_x0_U0.fifo_B_PE_0_2_x0110_blk_n);
    assign proc_16_data_PIPO_blk[2] = 1'b0;
    assign proc_16_start_FIFO_blk[2] = 1'b0;
    assign proc_16_TLF_FIFO_blk[2] = 1'b0;
    assign proc_16_input_sync_blk[2] = 1'b0;
    assign proc_16_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_16[2] = dl_detect_out ? proc_dep_vld_vec_16_reg[2] : (proc_16_data_FIFO_blk[2] | proc_16_data_PIPO_blk[2] | proc_16_start_FIFO_blk[2] | proc_16_TLF_FIFO_blk[2] | proc_16_input_sync_blk[2] | proc_16_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_16_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_16_reg <= proc_dep_vld_vec_16;
        end
    end
    assign in_chan_dep_vld_vec_16[0] = dep_chan_vld_15_16;
    assign in_chan_dep_data_vec_16[175 : 0] = dep_chan_data_15_16;
    assign token_in_vec_16[0] = token_15_16;
    assign in_chan_dep_vld_vec_16[1] = dep_chan_vld_17_16;
    assign in_chan_dep_data_vec_16[351 : 176] = dep_chan_data_17_16;
    assign token_in_vec_16[1] = token_17_16;
    assign in_chan_dep_vld_vec_16[2] = dep_chan_vld_24_16;
    assign in_chan_dep_data_vec_16[527 : 352] = dep_chan_data_24_16;
    assign token_in_vec_16[2] = token_24_16;
    assign dep_chan_vld_16_15 = out_chan_dep_vld_vec_16[0];
    assign dep_chan_data_16_15 = out_chan_dep_data_16;
    assign token_16_15 = token_out_vec_16[0];
    assign dep_chan_vld_16_17 = out_chan_dep_vld_vec_16[1];
    assign dep_chan_data_16_17 = out_chan_dep_data_16;
    assign token_16_17 = token_out_vec_16[1];
    assign dep_chan_vld_16_24 = out_chan_dep_vld_vec_16[2];
    assign dep_chan_data_16_24 = out_chan_dep_data_16;
    assign token_16_24 = token_out_vec_16[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 17, 3, 3) top_hls_deadlock_detect_unit_17 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_17),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_17),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_17),
        .token_in_vec(token_in_vec_17),
        .dl_detect_in(dl_detect_out),
        .origin(origin[17]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_17),
        .out_chan_dep_data(out_chan_dep_data_17),
        .token_out_vec(token_out_vec_17),
        .dl_detect_out(dl_in_vec[17]));

    assign proc_17_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_3_x0_U0.fifo_B_B_IO_L2_in_3_x015_blk_n);
    assign proc_17_data_PIPO_blk[0] = 1'b0;
    assign proc_17_start_FIFO_blk[0] = 1'b0;
    assign proc_17_TLF_FIFO_blk[0] = 1'b0;
    assign proc_17_input_sync_blk[0] = 1'b0;
    assign proc_17_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_17[0] = dl_detect_out ? proc_dep_vld_vec_17_reg[0] : (proc_17_data_FIFO_blk[0] | proc_17_data_PIPO_blk[0] | proc_17_start_FIFO_blk[0] | proc_17_TLF_FIFO_blk[0] | proc_17_input_sync_blk[0] | proc_17_output_sync_blk[0]);
    assign proc_17_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_3_x0_U0.fifo_B_B_IO_L2_in_4_x016_blk_n);
    assign proc_17_data_PIPO_blk[1] = 1'b0;
    assign proc_17_start_FIFO_blk[1] = 1'b0;
    assign proc_17_TLF_FIFO_blk[1] = 1'b0;
    assign proc_17_input_sync_blk[1] = 1'b0;
    assign proc_17_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_17[1] = dl_detect_out ? proc_dep_vld_vec_17_reg[1] : (proc_17_data_FIFO_blk[1] | proc_17_data_PIPO_blk[1] | proc_17_start_FIFO_blk[1] | proc_17_TLF_FIFO_blk[1] | proc_17_input_sync_blk[1] | proc_17_output_sync_blk[1]);
    assign proc_17_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_3_x0_U0.fifo_B_PE_0_3_x0119_blk_n);
    assign proc_17_data_PIPO_blk[2] = 1'b0;
    assign proc_17_start_FIFO_blk[2] = 1'b0;
    assign proc_17_TLF_FIFO_blk[2] = 1'b0;
    assign proc_17_input_sync_blk[2] = 1'b0;
    assign proc_17_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_17[2] = dl_detect_out ? proc_dep_vld_vec_17_reg[2] : (proc_17_data_FIFO_blk[2] | proc_17_data_PIPO_blk[2] | proc_17_start_FIFO_blk[2] | proc_17_TLF_FIFO_blk[2] | proc_17_input_sync_blk[2] | proc_17_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_17_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_17_reg <= proc_dep_vld_vec_17;
        end
    end
    assign in_chan_dep_vld_vec_17[0] = dep_chan_vld_16_17;
    assign in_chan_dep_data_vec_17[175 : 0] = dep_chan_data_16_17;
    assign token_in_vec_17[0] = token_16_17;
    assign in_chan_dep_vld_vec_17[1] = dep_chan_vld_18_17;
    assign in_chan_dep_data_vec_17[351 : 176] = dep_chan_data_18_17;
    assign token_in_vec_17[1] = token_18_17;
    assign in_chan_dep_vld_vec_17[2] = dep_chan_vld_25_17;
    assign in_chan_dep_data_vec_17[527 : 352] = dep_chan_data_25_17;
    assign token_in_vec_17[2] = token_25_17;
    assign dep_chan_vld_17_16 = out_chan_dep_vld_vec_17[0];
    assign dep_chan_data_17_16 = out_chan_dep_data_17;
    assign token_17_16 = token_out_vec_17[0];
    assign dep_chan_vld_17_18 = out_chan_dep_vld_vec_17[1];
    assign dep_chan_data_17_18 = out_chan_dep_data_17;
    assign token_17_18 = token_out_vec_17[1];
    assign dep_chan_vld_17_25 = out_chan_dep_vld_vec_17[2];
    assign dep_chan_data_17_25 = out_chan_dep_data_17;
    assign token_17_25 = token_out_vec_17[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 18, 3, 3) top_hls_deadlock_detect_unit_18 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_18),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_18),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_18),
        .token_in_vec(token_in_vec_18),
        .dl_detect_in(dl_detect_out),
        .origin(origin[18]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_18),
        .out_chan_dep_data(out_chan_dep_data_18),
        .token_out_vec(token_out_vec_18),
        .dl_detect_out(dl_in_vec[18]));

    assign proc_18_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_4_x0_U0.fifo_B_B_IO_L2_in_4_x016_blk_n);
    assign proc_18_data_PIPO_blk[0] = 1'b0;
    assign proc_18_start_FIFO_blk[0] = 1'b0;
    assign proc_18_TLF_FIFO_blk[0] = 1'b0;
    assign proc_18_input_sync_blk[0] = 1'b0;
    assign proc_18_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_18[0] = dl_detect_out ? proc_dep_vld_vec_18_reg[0] : (proc_18_data_FIFO_blk[0] | proc_18_data_PIPO_blk[0] | proc_18_start_FIFO_blk[0] | proc_18_TLF_FIFO_blk[0] | proc_18_input_sync_blk[0] | proc_18_output_sync_blk[0]);
    assign proc_18_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_4_x0_U0.fifo_B_B_IO_L2_in_5_x017_blk_n);
    assign proc_18_data_PIPO_blk[1] = 1'b0;
    assign proc_18_start_FIFO_blk[1] = 1'b0;
    assign proc_18_TLF_FIFO_blk[1] = 1'b0;
    assign proc_18_input_sync_blk[1] = 1'b0;
    assign proc_18_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_18[1] = dl_detect_out ? proc_dep_vld_vec_18_reg[1] : (proc_18_data_FIFO_blk[1] | proc_18_data_PIPO_blk[1] | proc_18_start_FIFO_blk[1] | proc_18_TLF_FIFO_blk[1] | proc_18_input_sync_blk[1] | proc_18_output_sync_blk[1]);
    assign proc_18_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_4_x0_U0.fifo_B_PE_0_4_x0128_blk_n);
    assign proc_18_data_PIPO_blk[2] = 1'b0;
    assign proc_18_start_FIFO_blk[2] = 1'b0;
    assign proc_18_TLF_FIFO_blk[2] = 1'b0;
    assign proc_18_input_sync_blk[2] = 1'b0;
    assign proc_18_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_18[2] = dl_detect_out ? proc_dep_vld_vec_18_reg[2] : (proc_18_data_FIFO_blk[2] | proc_18_data_PIPO_blk[2] | proc_18_start_FIFO_blk[2] | proc_18_TLF_FIFO_blk[2] | proc_18_input_sync_blk[2] | proc_18_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_18_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_18_reg <= proc_dep_vld_vec_18;
        end
    end
    assign in_chan_dep_vld_vec_18[0] = dep_chan_vld_17_18;
    assign in_chan_dep_data_vec_18[175 : 0] = dep_chan_data_17_18;
    assign token_in_vec_18[0] = token_17_18;
    assign in_chan_dep_vld_vec_18[1] = dep_chan_vld_19_18;
    assign in_chan_dep_data_vec_18[351 : 176] = dep_chan_data_19_18;
    assign token_in_vec_18[1] = token_19_18;
    assign in_chan_dep_vld_vec_18[2] = dep_chan_vld_26_18;
    assign in_chan_dep_data_vec_18[527 : 352] = dep_chan_data_26_18;
    assign token_in_vec_18[2] = token_26_18;
    assign dep_chan_vld_18_17 = out_chan_dep_vld_vec_18[0];
    assign dep_chan_data_18_17 = out_chan_dep_data_18;
    assign token_18_17 = token_out_vec_18[0];
    assign dep_chan_vld_18_19 = out_chan_dep_vld_vec_18[1];
    assign dep_chan_data_18_19 = out_chan_dep_data_18;
    assign token_18_19 = token_out_vec_18[1];
    assign dep_chan_vld_18_26 = out_chan_dep_vld_vec_18[2];
    assign dep_chan_data_18_26 = out_chan_dep_data_18;
    assign token_18_26 = token_out_vec_18[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 19, 3, 3) top_hls_deadlock_detect_unit_19 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_19),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_19),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_19),
        .token_in_vec(token_in_vec_19),
        .dl_detect_in(dl_detect_out),
        .origin(origin[19]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_19),
        .out_chan_dep_data(out_chan_dep_data_19),
        .token_out_vec(token_out_vec_19),
        .dl_detect_out(dl_in_vec[19]));

    assign proc_19_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_5_x0_U0.fifo_B_B_IO_L2_in_5_x017_blk_n);
    assign proc_19_data_PIPO_blk[0] = 1'b0;
    assign proc_19_start_FIFO_blk[0] = 1'b0;
    assign proc_19_TLF_FIFO_blk[0] = 1'b0;
    assign proc_19_input_sync_blk[0] = 1'b0;
    assign proc_19_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_19[0] = dl_detect_out ? proc_dep_vld_vec_19_reg[0] : (proc_19_data_FIFO_blk[0] | proc_19_data_PIPO_blk[0] | proc_19_start_FIFO_blk[0] | proc_19_TLF_FIFO_blk[0] | proc_19_input_sync_blk[0] | proc_19_output_sync_blk[0]);
    assign proc_19_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_5_x0_U0.fifo_B_B_IO_L2_in_6_x018_blk_n);
    assign proc_19_data_PIPO_blk[1] = 1'b0;
    assign proc_19_start_FIFO_blk[1] = 1'b0;
    assign proc_19_TLF_FIFO_blk[1] = 1'b0;
    assign proc_19_input_sync_blk[1] = 1'b0;
    assign proc_19_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_19[1] = dl_detect_out ? proc_dep_vld_vec_19_reg[1] : (proc_19_data_FIFO_blk[1] | proc_19_data_PIPO_blk[1] | proc_19_start_FIFO_blk[1] | proc_19_TLF_FIFO_blk[1] | proc_19_input_sync_blk[1] | proc_19_output_sync_blk[1]);
    assign proc_19_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_5_x0_U0.fifo_B_PE_0_5_x0137_blk_n);
    assign proc_19_data_PIPO_blk[2] = 1'b0;
    assign proc_19_start_FIFO_blk[2] = 1'b0;
    assign proc_19_TLF_FIFO_blk[2] = 1'b0;
    assign proc_19_input_sync_blk[2] = 1'b0;
    assign proc_19_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_19[2] = dl_detect_out ? proc_dep_vld_vec_19_reg[2] : (proc_19_data_FIFO_blk[2] | proc_19_data_PIPO_blk[2] | proc_19_start_FIFO_blk[2] | proc_19_TLF_FIFO_blk[2] | proc_19_input_sync_blk[2] | proc_19_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_19_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_19_reg <= proc_dep_vld_vec_19;
        end
    end
    assign in_chan_dep_vld_vec_19[0] = dep_chan_vld_18_19;
    assign in_chan_dep_data_vec_19[175 : 0] = dep_chan_data_18_19;
    assign token_in_vec_19[0] = token_18_19;
    assign in_chan_dep_vld_vec_19[1] = dep_chan_vld_20_19;
    assign in_chan_dep_data_vec_19[351 : 176] = dep_chan_data_20_19;
    assign token_in_vec_19[1] = token_20_19;
    assign in_chan_dep_vld_vec_19[2] = dep_chan_vld_27_19;
    assign in_chan_dep_data_vec_19[527 : 352] = dep_chan_data_27_19;
    assign token_in_vec_19[2] = token_27_19;
    assign dep_chan_vld_19_18 = out_chan_dep_vld_vec_19[0];
    assign dep_chan_data_19_18 = out_chan_dep_data_19;
    assign token_19_18 = token_out_vec_19[0];
    assign dep_chan_vld_19_20 = out_chan_dep_vld_vec_19[1];
    assign dep_chan_data_19_20 = out_chan_dep_data_19;
    assign token_19_20 = token_out_vec_19[1];
    assign dep_chan_vld_19_27 = out_chan_dep_vld_vec_19[2];
    assign dep_chan_data_19_27 = out_chan_dep_data_19;
    assign token_19_27 = token_out_vec_19[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 20, 3, 3) top_hls_deadlock_detect_unit_20 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_20),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_20),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_20),
        .token_in_vec(token_in_vec_20),
        .dl_detect_in(dl_detect_out),
        .origin(origin[20]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_20),
        .out_chan_dep_data(out_chan_dep_data_20),
        .token_out_vec(token_out_vec_20),
        .dl_detect_out(dl_in_vec[20]));

    assign proc_20_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_6_x0_U0.fifo_B_B_IO_L2_in_6_x018_blk_n);
    assign proc_20_data_PIPO_blk[0] = 1'b0;
    assign proc_20_start_FIFO_blk[0] = 1'b0;
    assign proc_20_TLF_FIFO_blk[0] = 1'b0;
    assign proc_20_input_sync_blk[0] = 1'b0;
    assign proc_20_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_20[0] = dl_detect_out ? proc_dep_vld_vec_20_reg[0] : (proc_20_data_FIFO_blk[0] | proc_20_data_PIPO_blk[0] | proc_20_start_FIFO_blk[0] | proc_20_TLF_FIFO_blk[0] | proc_20_input_sync_blk[0] | proc_20_output_sync_blk[0]);
    assign proc_20_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_6_x0_U0.fifo_B_B_IO_L2_in_7_x019_blk_n);
    assign proc_20_data_PIPO_blk[1] = 1'b0;
    assign proc_20_start_FIFO_blk[1] = 1'b0;
    assign proc_20_TLF_FIFO_blk[1] = 1'b0;
    assign proc_20_input_sync_blk[1] = 1'b0;
    assign proc_20_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_20[1] = dl_detect_out ? proc_dep_vld_vec_20_reg[1] : (proc_20_data_FIFO_blk[1] | proc_20_data_PIPO_blk[1] | proc_20_start_FIFO_blk[1] | proc_20_TLF_FIFO_blk[1] | proc_20_input_sync_blk[1] | proc_20_output_sync_blk[1]);
    assign proc_20_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_6_x0_U0.fifo_B_PE_0_6_x0146_blk_n);
    assign proc_20_data_PIPO_blk[2] = 1'b0;
    assign proc_20_start_FIFO_blk[2] = 1'b0;
    assign proc_20_TLF_FIFO_blk[2] = 1'b0;
    assign proc_20_input_sync_blk[2] = 1'b0;
    assign proc_20_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_20[2] = dl_detect_out ? proc_dep_vld_vec_20_reg[2] : (proc_20_data_FIFO_blk[2] | proc_20_data_PIPO_blk[2] | proc_20_start_FIFO_blk[2] | proc_20_TLF_FIFO_blk[2] | proc_20_input_sync_blk[2] | proc_20_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_20_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_20_reg <= proc_dep_vld_vec_20;
        end
    end
    assign in_chan_dep_vld_vec_20[0] = dep_chan_vld_19_20;
    assign in_chan_dep_data_vec_20[175 : 0] = dep_chan_data_19_20;
    assign token_in_vec_20[0] = token_19_20;
    assign in_chan_dep_vld_vec_20[1] = dep_chan_vld_21_20;
    assign in_chan_dep_data_vec_20[351 : 176] = dep_chan_data_21_20;
    assign token_in_vec_20[1] = token_21_20;
    assign in_chan_dep_vld_vec_20[2] = dep_chan_vld_28_20;
    assign in_chan_dep_data_vec_20[527 : 352] = dep_chan_data_28_20;
    assign token_in_vec_20[2] = token_28_20;
    assign dep_chan_vld_20_19 = out_chan_dep_vld_vec_20[0];
    assign dep_chan_data_20_19 = out_chan_dep_data_20;
    assign token_20_19 = token_out_vec_20[0];
    assign dep_chan_vld_20_21 = out_chan_dep_vld_vec_20[1];
    assign dep_chan_data_20_21 = out_chan_dep_data_20;
    assign token_20_21 = token_out_vec_20[1];
    assign dep_chan_vld_20_28 = out_chan_dep_vld_vec_20[2];
    assign dep_chan_data_20_28 = out_chan_dep_data_20;
    assign token_20_28 = token_out_vec_20[2];

    // Process: grp_kernel0_x0_fu_90.B_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(176, 21, 2, 2) top_hls_deadlock_detect_unit_21 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_21),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_21),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_21),
        .token_in_vec(token_in_vec_21),
        .dl_detect_in(dl_detect_out),
        .origin(origin[21]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_21),
        .out_chan_dep_data(out_chan_dep_data_21),
        .token_out_vec(token_out_vec_21),
        .dl_detect_out(dl_in_vec[21]));

    assign proc_21_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_boundary_x0_U0.fifo_B_B_IO_L2_in_7_x019_blk_n);
    assign proc_21_data_PIPO_blk[0] = 1'b0;
    assign proc_21_start_FIFO_blk[0] = 1'b0;
    assign proc_21_TLF_FIFO_blk[0] = 1'b0;
    assign proc_21_input_sync_blk[0] = 1'b0;
    assign proc_21_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_21[0] = dl_detect_out ? proc_dep_vld_vec_21_reg[0] : (proc_21_data_FIFO_blk[0] | proc_21_data_PIPO_blk[0] | proc_21_start_FIFO_blk[0] | proc_21_TLF_FIFO_blk[0] | proc_21_input_sync_blk[0] | proc_21_output_sync_blk[0]);
    assign proc_21_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.B_IO_L2_in_boundary_x0_U0.fifo_B_PE_0_7_x0155_blk_n);
    assign proc_21_data_PIPO_blk[1] = 1'b0;
    assign proc_21_start_FIFO_blk[1] = 1'b0;
    assign proc_21_TLF_FIFO_blk[1] = 1'b0;
    assign proc_21_input_sync_blk[1] = 1'b0;
    assign proc_21_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_21[1] = dl_detect_out ? proc_dep_vld_vec_21_reg[1] : (proc_21_data_FIFO_blk[1] | proc_21_data_PIPO_blk[1] | proc_21_start_FIFO_blk[1] | proc_21_TLF_FIFO_blk[1] | proc_21_input_sync_blk[1] | proc_21_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_21_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_21_reg <= proc_dep_vld_vec_21;
        end
    end
    assign in_chan_dep_vld_vec_21[0] = dep_chan_vld_20_21;
    assign in_chan_dep_data_vec_21[175 : 0] = dep_chan_data_20_21;
    assign token_in_vec_21[0] = token_20_21;
    assign in_chan_dep_vld_vec_21[1] = dep_chan_vld_29_21;
    assign in_chan_dep_data_vec_21[351 : 176] = dep_chan_data_29_21;
    assign token_in_vec_21[1] = token_29_21;
    assign dep_chan_vld_21_20 = out_chan_dep_vld_vec_21[0];
    assign dep_chan_data_21_20 = out_chan_dep_data_21;
    assign token_21_20 = token_out_vec_21[0];
    assign dep_chan_vld_21_29 = out_chan_dep_vld_vec_21[1];
    assign dep_chan_data_21_29 = out_chan_dep_data_21;
    assign token_21_29 = token_out_vec_21[1];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 22, 5, 5) top_hls_deadlock_detect_unit_22 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_22),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_22),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_22),
        .token_in_vec(token_in_vec_22),
        .dl_detect_in(dl_detect_out),
        .origin(origin[22]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_22),
        .out_chan_dep_data(out_chan_dep_data_22),
        .token_out_vec(token_out_vec_22),
        .dl_detect_out(dl_in_vec[22]));

    assign proc_22_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_0_x020_blk_n);
    assign proc_22_data_PIPO_blk[0] = 1'b0;
    assign proc_22_start_FIFO_blk[0] = 1'b0;
    assign proc_22_TLF_FIFO_blk[0] = 1'b0;
    assign proc_22_input_sync_blk[0] = 1'b0;
    assign proc_22_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_22[0] = dl_detect_out ? proc_dep_vld_vec_22_reg[0] : (proc_22_data_FIFO_blk[0] | proc_22_data_PIPO_blk[0] | proc_22_start_FIFO_blk[0] | proc_22_TLF_FIFO_blk[0] | proc_22_input_sync_blk[0] | proc_22_output_sync_blk[0]);
    assign proc_22_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_1_x021_blk_n);
    assign proc_22_data_PIPO_blk[1] = 1'b0;
    assign proc_22_start_FIFO_blk[1] = 1'b0;
    assign proc_22_TLF_FIFO_blk[1] = 1'b0;
    assign proc_22_input_sync_blk[1] = 1'b0;
    assign proc_22_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_22[1] = dl_detect_out ? proc_dep_vld_vec_22_reg[1] : (proc_22_data_FIFO_blk[1] | proc_22_data_PIPO_blk[1] | proc_22_start_FIFO_blk[1] | proc_22_TLF_FIFO_blk[1] | proc_22_input_sync_blk[1] | proc_22_output_sync_blk[1]);
    assign proc_22_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_0_x0_U0.fifo_B_PE_0_0_x092_blk_n);
    assign proc_22_data_PIPO_blk[2] = 1'b0;
    assign proc_22_start_FIFO_blk[2] = 1'b0;
    assign proc_22_TLF_FIFO_blk[2] = 1'b0;
    assign proc_22_input_sync_blk[2] = 1'b0;
    assign proc_22_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_22[2] = dl_detect_out ? proc_dep_vld_vec_22_reg[2] : (proc_22_data_FIFO_blk[2] | proc_22_data_PIPO_blk[2] | proc_22_start_FIFO_blk[2] | proc_22_TLF_FIFO_blk[2] | proc_22_input_sync_blk[2] | proc_22_output_sync_blk[2]);
    assign proc_22_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_0_x0_U0.fifo_B_PE_1_0_x093_blk_n);
    assign proc_22_data_PIPO_blk[3] = 1'b0;
    assign proc_22_start_FIFO_blk[3] = 1'b0;
    assign proc_22_TLF_FIFO_blk[3] = 1'b0;
    assign proc_22_input_sync_blk[3] = 1'b0;
    assign proc_22_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_22[3] = dl_detect_out ? proc_dep_vld_vec_22_reg[3] : (proc_22_data_FIFO_blk[3] | proc_22_data_PIPO_blk[3] | proc_22_start_FIFO_blk[3] | proc_22_TLF_FIFO_blk[3] | proc_22_input_sync_blk[3] | proc_22_output_sync_blk[3]);
    assign proc_22_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_0_x0_U0.fifo_C_drain_PE_0_0_x0164_blk_n);
    assign proc_22_data_PIPO_blk[4] = 1'b0;
    assign proc_22_start_FIFO_blk[4] = 1'b0;
    assign proc_22_TLF_FIFO_blk[4] = 1'b0;
    assign proc_22_input_sync_blk[4] = 1'b0;
    assign proc_22_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_22[4] = dl_detect_out ? proc_dep_vld_vec_22_reg[4] : (proc_22_data_FIFO_blk[4] | proc_22_data_PIPO_blk[4] | proc_22_start_FIFO_blk[4] | proc_22_TLF_FIFO_blk[4] | proc_22_input_sync_blk[4] | proc_22_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_22_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_22_reg <= proc_dep_vld_vec_22;
        end
    end
    assign in_chan_dep_vld_vec_22[0] = dep_chan_vld_4_22;
    assign in_chan_dep_data_vec_22[175 : 0] = dep_chan_data_4_22;
    assign token_in_vec_22[0] = token_4_22;
    assign in_chan_dep_vld_vec_22[1] = dep_chan_vld_14_22;
    assign in_chan_dep_data_vec_22[351 : 176] = dep_chan_data_14_22;
    assign token_in_vec_22[1] = token_14_22;
    assign in_chan_dep_vld_vec_22[2] = dep_chan_vld_23_22;
    assign in_chan_dep_data_vec_22[527 : 352] = dep_chan_data_23_22;
    assign token_in_vec_22[2] = token_23_22;
    assign in_chan_dep_vld_vec_22[3] = dep_chan_vld_30_22;
    assign in_chan_dep_data_vec_22[703 : 528] = dep_chan_data_30_22;
    assign token_in_vec_22[3] = token_30_22;
    assign in_chan_dep_vld_vec_22[4] = dep_chan_vld_109_22;
    assign in_chan_dep_data_vec_22[879 : 704] = dep_chan_data_109_22;
    assign token_in_vec_22[4] = token_109_22;
    assign dep_chan_vld_22_4 = out_chan_dep_vld_vec_22[0];
    assign dep_chan_data_22_4 = out_chan_dep_data_22;
    assign token_22_4 = token_out_vec_22[0];
    assign dep_chan_vld_22_23 = out_chan_dep_vld_vec_22[1];
    assign dep_chan_data_22_23 = out_chan_dep_data_22;
    assign token_22_23 = token_out_vec_22[1];
    assign dep_chan_vld_22_14 = out_chan_dep_vld_vec_22[2];
    assign dep_chan_data_22_14 = out_chan_dep_data_22;
    assign token_22_14 = token_out_vec_22[2];
    assign dep_chan_vld_22_30 = out_chan_dep_vld_vec_22[3];
    assign dep_chan_data_22_30 = out_chan_dep_data_22;
    assign token_22_30 = token_out_vec_22[3];
    assign dep_chan_vld_22_109 = out_chan_dep_vld_vec_22[4];
    assign dep_chan_data_22_109 = out_chan_dep_data_22;
    assign token_22_109 = token_out_vec_22[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 23, 5, 5) top_hls_deadlock_detect_unit_23 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_23),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_23),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_23),
        .token_in_vec(token_in_vec_23),
        .dl_detect_in(dl_detect_out),
        .origin(origin[23]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_23),
        .out_chan_dep_data(out_chan_dep_data_23),
        .token_out_vec(token_out_vec_23),
        .dl_detect_out(dl_in_vec[23]));

    assign proc_23_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_1_x021_blk_n);
    assign proc_23_data_PIPO_blk[0] = 1'b0;
    assign proc_23_start_FIFO_blk[0] = 1'b0;
    assign proc_23_TLF_FIFO_blk[0] = 1'b0;
    assign proc_23_input_sync_blk[0] = 1'b0;
    assign proc_23_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_23[0] = dl_detect_out ? proc_dep_vld_vec_23_reg[0] : (proc_23_data_FIFO_blk[0] | proc_23_data_PIPO_blk[0] | proc_23_start_FIFO_blk[0] | proc_23_TLF_FIFO_blk[0] | proc_23_input_sync_blk[0] | proc_23_output_sync_blk[0]);
    assign proc_23_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_2_x022_blk_n);
    assign proc_23_data_PIPO_blk[1] = 1'b0;
    assign proc_23_start_FIFO_blk[1] = 1'b0;
    assign proc_23_TLF_FIFO_blk[1] = 1'b0;
    assign proc_23_input_sync_blk[1] = 1'b0;
    assign proc_23_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_23[1] = dl_detect_out ? proc_dep_vld_vec_23_reg[1] : (proc_23_data_FIFO_blk[1] | proc_23_data_PIPO_blk[1] | proc_23_start_FIFO_blk[1] | proc_23_TLF_FIFO_blk[1] | proc_23_input_sync_blk[1] | proc_23_output_sync_blk[1]);
    assign proc_23_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_1_x0_U0.fifo_B_PE_0_1_x0101_blk_n);
    assign proc_23_data_PIPO_blk[2] = 1'b0;
    assign proc_23_start_FIFO_blk[2] = 1'b0;
    assign proc_23_TLF_FIFO_blk[2] = 1'b0;
    assign proc_23_input_sync_blk[2] = 1'b0;
    assign proc_23_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_23[2] = dl_detect_out ? proc_dep_vld_vec_23_reg[2] : (proc_23_data_FIFO_blk[2] | proc_23_data_PIPO_blk[2] | proc_23_start_FIFO_blk[2] | proc_23_TLF_FIFO_blk[2] | proc_23_input_sync_blk[2] | proc_23_output_sync_blk[2]);
    assign proc_23_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_1_x0_U0.fifo_B_PE_1_1_x0102_blk_n);
    assign proc_23_data_PIPO_blk[3] = 1'b0;
    assign proc_23_start_FIFO_blk[3] = 1'b0;
    assign proc_23_TLF_FIFO_blk[3] = 1'b0;
    assign proc_23_input_sync_blk[3] = 1'b0;
    assign proc_23_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_23[3] = dl_detect_out ? proc_dep_vld_vec_23_reg[3] : (proc_23_data_FIFO_blk[3] | proc_23_data_PIPO_blk[3] | proc_23_start_FIFO_blk[3] | proc_23_TLF_FIFO_blk[3] | proc_23_input_sync_blk[3] | proc_23_output_sync_blk[3]);
    assign proc_23_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_1_x0_U0.fifo_C_drain_PE_0_1_x0172_blk_n);
    assign proc_23_data_PIPO_blk[4] = 1'b0;
    assign proc_23_start_FIFO_blk[4] = 1'b0;
    assign proc_23_TLF_FIFO_blk[4] = 1'b0;
    assign proc_23_input_sync_blk[4] = 1'b0;
    assign proc_23_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_23[4] = dl_detect_out ? proc_dep_vld_vec_23_reg[4] : (proc_23_data_FIFO_blk[4] | proc_23_data_PIPO_blk[4] | proc_23_start_FIFO_blk[4] | proc_23_TLF_FIFO_blk[4] | proc_23_input_sync_blk[4] | proc_23_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_23_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_23_reg <= proc_dep_vld_vec_23;
        end
    end
    assign in_chan_dep_vld_vec_23[0] = dep_chan_vld_15_23;
    assign in_chan_dep_data_vec_23[175 : 0] = dep_chan_data_15_23;
    assign token_in_vec_23[0] = token_15_23;
    assign in_chan_dep_vld_vec_23[1] = dep_chan_vld_22_23;
    assign in_chan_dep_data_vec_23[351 : 176] = dep_chan_data_22_23;
    assign token_in_vec_23[1] = token_22_23;
    assign in_chan_dep_vld_vec_23[2] = dep_chan_vld_24_23;
    assign in_chan_dep_data_vec_23[527 : 352] = dep_chan_data_24_23;
    assign token_in_vec_23[2] = token_24_23;
    assign in_chan_dep_vld_vec_23[3] = dep_chan_vld_31_23;
    assign in_chan_dep_data_vec_23[703 : 528] = dep_chan_data_31_23;
    assign token_in_vec_23[3] = token_31_23;
    assign in_chan_dep_vld_vec_23[4] = dep_chan_vld_117_23;
    assign in_chan_dep_data_vec_23[879 : 704] = dep_chan_data_117_23;
    assign token_in_vec_23[4] = token_117_23;
    assign dep_chan_vld_23_22 = out_chan_dep_vld_vec_23[0];
    assign dep_chan_data_23_22 = out_chan_dep_data_23;
    assign token_23_22 = token_out_vec_23[0];
    assign dep_chan_vld_23_24 = out_chan_dep_vld_vec_23[1];
    assign dep_chan_data_23_24 = out_chan_dep_data_23;
    assign token_23_24 = token_out_vec_23[1];
    assign dep_chan_vld_23_15 = out_chan_dep_vld_vec_23[2];
    assign dep_chan_data_23_15 = out_chan_dep_data_23;
    assign token_23_15 = token_out_vec_23[2];
    assign dep_chan_vld_23_31 = out_chan_dep_vld_vec_23[3];
    assign dep_chan_data_23_31 = out_chan_dep_data_23;
    assign token_23_31 = token_out_vec_23[3];
    assign dep_chan_vld_23_117 = out_chan_dep_vld_vec_23[4];
    assign dep_chan_data_23_117 = out_chan_dep_data_23;
    assign token_23_117 = token_out_vec_23[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 24, 5, 5) top_hls_deadlock_detect_unit_24 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_24),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_24),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_24),
        .token_in_vec(token_in_vec_24),
        .dl_detect_in(dl_detect_out),
        .origin(origin[24]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_24),
        .out_chan_dep_data(out_chan_dep_data_24),
        .token_out_vec(token_out_vec_24),
        .dl_detect_out(dl_in_vec[24]));

    assign proc_24_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_2_x0_U0.fifo_A_PE_0_2_x022_blk_n);
    assign proc_24_data_PIPO_blk[0] = 1'b0;
    assign proc_24_start_FIFO_blk[0] = 1'b0;
    assign proc_24_TLF_FIFO_blk[0] = 1'b0;
    assign proc_24_input_sync_blk[0] = 1'b0;
    assign proc_24_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_24[0] = dl_detect_out ? proc_dep_vld_vec_24_reg[0] : (proc_24_data_FIFO_blk[0] | proc_24_data_PIPO_blk[0] | proc_24_start_FIFO_blk[0] | proc_24_TLF_FIFO_blk[0] | proc_24_input_sync_blk[0] | proc_24_output_sync_blk[0]);
    assign proc_24_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_2_x0_U0.fifo_A_PE_0_3_x023_blk_n);
    assign proc_24_data_PIPO_blk[1] = 1'b0;
    assign proc_24_start_FIFO_blk[1] = 1'b0;
    assign proc_24_TLF_FIFO_blk[1] = 1'b0;
    assign proc_24_input_sync_blk[1] = 1'b0;
    assign proc_24_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_24[1] = dl_detect_out ? proc_dep_vld_vec_24_reg[1] : (proc_24_data_FIFO_blk[1] | proc_24_data_PIPO_blk[1] | proc_24_start_FIFO_blk[1] | proc_24_TLF_FIFO_blk[1] | proc_24_input_sync_blk[1] | proc_24_output_sync_blk[1]);
    assign proc_24_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_2_x0_U0.fifo_B_PE_0_2_x0110_blk_n);
    assign proc_24_data_PIPO_blk[2] = 1'b0;
    assign proc_24_start_FIFO_blk[2] = 1'b0;
    assign proc_24_TLF_FIFO_blk[2] = 1'b0;
    assign proc_24_input_sync_blk[2] = 1'b0;
    assign proc_24_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_24[2] = dl_detect_out ? proc_dep_vld_vec_24_reg[2] : (proc_24_data_FIFO_blk[2] | proc_24_data_PIPO_blk[2] | proc_24_start_FIFO_blk[2] | proc_24_TLF_FIFO_blk[2] | proc_24_input_sync_blk[2] | proc_24_output_sync_blk[2]);
    assign proc_24_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_2_x0_U0.fifo_B_PE_1_2_x0111_blk_n);
    assign proc_24_data_PIPO_blk[3] = 1'b0;
    assign proc_24_start_FIFO_blk[3] = 1'b0;
    assign proc_24_TLF_FIFO_blk[3] = 1'b0;
    assign proc_24_input_sync_blk[3] = 1'b0;
    assign proc_24_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_24[3] = dl_detect_out ? proc_dep_vld_vec_24_reg[3] : (proc_24_data_FIFO_blk[3] | proc_24_data_PIPO_blk[3] | proc_24_start_FIFO_blk[3] | proc_24_TLF_FIFO_blk[3] | proc_24_input_sync_blk[3] | proc_24_output_sync_blk[3]);
    assign proc_24_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_2_x0_U0.fifo_C_drain_PE_0_2_x0180_blk_n);
    assign proc_24_data_PIPO_blk[4] = 1'b0;
    assign proc_24_start_FIFO_blk[4] = 1'b0;
    assign proc_24_TLF_FIFO_blk[4] = 1'b0;
    assign proc_24_input_sync_blk[4] = 1'b0;
    assign proc_24_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_24[4] = dl_detect_out ? proc_dep_vld_vec_24_reg[4] : (proc_24_data_FIFO_blk[4] | proc_24_data_PIPO_blk[4] | proc_24_start_FIFO_blk[4] | proc_24_TLF_FIFO_blk[4] | proc_24_input_sync_blk[4] | proc_24_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_24_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_24_reg <= proc_dep_vld_vec_24;
        end
    end
    assign in_chan_dep_vld_vec_24[0] = dep_chan_vld_16_24;
    assign in_chan_dep_data_vec_24[175 : 0] = dep_chan_data_16_24;
    assign token_in_vec_24[0] = token_16_24;
    assign in_chan_dep_vld_vec_24[1] = dep_chan_vld_23_24;
    assign in_chan_dep_data_vec_24[351 : 176] = dep_chan_data_23_24;
    assign token_in_vec_24[1] = token_23_24;
    assign in_chan_dep_vld_vec_24[2] = dep_chan_vld_25_24;
    assign in_chan_dep_data_vec_24[527 : 352] = dep_chan_data_25_24;
    assign token_in_vec_24[2] = token_25_24;
    assign in_chan_dep_vld_vec_24[3] = dep_chan_vld_32_24;
    assign in_chan_dep_data_vec_24[703 : 528] = dep_chan_data_32_24;
    assign token_in_vec_24[3] = token_32_24;
    assign in_chan_dep_vld_vec_24[4] = dep_chan_vld_125_24;
    assign in_chan_dep_data_vec_24[879 : 704] = dep_chan_data_125_24;
    assign token_in_vec_24[4] = token_125_24;
    assign dep_chan_vld_24_23 = out_chan_dep_vld_vec_24[0];
    assign dep_chan_data_24_23 = out_chan_dep_data_24;
    assign token_24_23 = token_out_vec_24[0];
    assign dep_chan_vld_24_25 = out_chan_dep_vld_vec_24[1];
    assign dep_chan_data_24_25 = out_chan_dep_data_24;
    assign token_24_25 = token_out_vec_24[1];
    assign dep_chan_vld_24_16 = out_chan_dep_vld_vec_24[2];
    assign dep_chan_data_24_16 = out_chan_dep_data_24;
    assign token_24_16 = token_out_vec_24[2];
    assign dep_chan_vld_24_32 = out_chan_dep_vld_vec_24[3];
    assign dep_chan_data_24_32 = out_chan_dep_data_24;
    assign token_24_32 = token_out_vec_24[3];
    assign dep_chan_vld_24_125 = out_chan_dep_vld_vec_24[4];
    assign dep_chan_data_24_125 = out_chan_dep_data_24;
    assign token_24_125 = token_out_vec_24[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 25, 5, 5) top_hls_deadlock_detect_unit_25 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_25),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_25),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_25),
        .token_in_vec(token_in_vec_25),
        .dl_detect_in(dl_detect_out),
        .origin(origin[25]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_25),
        .out_chan_dep_data(out_chan_dep_data_25),
        .token_out_vec(token_out_vec_25),
        .dl_detect_out(dl_in_vec[25]));

    assign proc_25_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_3_x0_U0.fifo_A_PE_0_3_x023_blk_n);
    assign proc_25_data_PIPO_blk[0] = 1'b0;
    assign proc_25_start_FIFO_blk[0] = 1'b0;
    assign proc_25_TLF_FIFO_blk[0] = 1'b0;
    assign proc_25_input_sync_blk[0] = 1'b0;
    assign proc_25_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_25[0] = dl_detect_out ? proc_dep_vld_vec_25_reg[0] : (proc_25_data_FIFO_blk[0] | proc_25_data_PIPO_blk[0] | proc_25_start_FIFO_blk[0] | proc_25_TLF_FIFO_blk[0] | proc_25_input_sync_blk[0] | proc_25_output_sync_blk[0]);
    assign proc_25_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_3_x0_U0.fifo_A_PE_0_4_x024_blk_n);
    assign proc_25_data_PIPO_blk[1] = 1'b0;
    assign proc_25_start_FIFO_blk[1] = 1'b0;
    assign proc_25_TLF_FIFO_blk[1] = 1'b0;
    assign proc_25_input_sync_blk[1] = 1'b0;
    assign proc_25_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_25[1] = dl_detect_out ? proc_dep_vld_vec_25_reg[1] : (proc_25_data_FIFO_blk[1] | proc_25_data_PIPO_blk[1] | proc_25_start_FIFO_blk[1] | proc_25_TLF_FIFO_blk[1] | proc_25_input_sync_blk[1] | proc_25_output_sync_blk[1]);
    assign proc_25_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_3_x0_U0.fifo_B_PE_0_3_x0119_blk_n);
    assign proc_25_data_PIPO_blk[2] = 1'b0;
    assign proc_25_start_FIFO_blk[2] = 1'b0;
    assign proc_25_TLF_FIFO_blk[2] = 1'b0;
    assign proc_25_input_sync_blk[2] = 1'b0;
    assign proc_25_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_25[2] = dl_detect_out ? proc_dep_vld_vec_25_reg[2] : (proc_25_data_FIFO_blk[2] | proc_25_data_PIPO_blk[2] | proc_25_start_FIFO_blk[2] | proc_25_TLF_FIFO_blk[2] | proc_25_input_sync_blk[2] | proc_25_output_sync_blk[2]);
    assign proc_25_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_3_x0_U0.fifo_B_PE_1_3_x0120_blk_n);
    assign proc_25_data_PIPO_blk[3] = 1'b0;
    assign proc_25_start_FIFO_blk[3] = 1'b0;
    assign proc_25_TLF_FIFO_blk[3] = 1'b0;
    assign proc_25_input_sync_blk[3] = 1'b0;
    assign proc_25_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_25[3] = dl_detect_out ? proc_dep_vld_vec_25_reg[3] : (proc_25_data_FIFO_blk[3] | proc_25_data_PIPO_blk[3] | proc_25_start_FIFO_blk[3] | proc_25_TLF_FIFO_blk[3] | proc_25_input_sync_blk[3] | proc_25_output_sync_blk[3]);
    assign proc_25_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_3_x0_U0.fifo_C_drain_PE_0_3_x0188_blk_n);
    assign proc_25_data_PIPO_blk[4] = 1'b0;
    assign proc_25_start_FIFO_blk[4] = 1'b0;
    assign proc_25_TLF_FIFO_blk[4] = 1'b0;
    assign proc_25_input_sync_blk[4] = 1'b0;
    assign proc_25_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_25[4] = dl_detect_out ? proc_dep_vld_vec_25_reg[4] : (proc_25_data_FIFO_blk[4] | proc_25_data_PIPO_blk[4] | proc_25_start_FIFO_blk[4] | proc_25_TLF_FIFO_blk[4] | proc_25_input_sync_blk[4] | proc_25_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_25_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_25_reg <= proc_dep_vld_vec_25;
        end
    end
    assign in_chan_dep_vld_vec_25[0] = dep_chan_vld_17_25;
    assign in_chan_dep_data_vec_25[175 : 0] = dep_chan_data_17_25;
    assign token_in_vec_25[0] = token_17_25;
    assign in_chan_dep_vld_vec_25[1] = dep_chan_vld_24_25;
    assign in_chan_dep_data_vec_25[351 : 176] = dep_chan_data_24_25;
    assign token_in_vec_25[1] = token_24_25;
    assign in_chan_dep_vld_vec_25[2] = dep_chan_vld_26_25;
    assign in_chan_dep_data_vec_25[527 : 352] = dep_chan_data_26_25;
    assign token_in_vec_25[2] = token_26_25;
    assign in_chan_dep_vld_vec_25[3] = dep_chan_vld_33_25;
    assign in_chan_dep_data_vec_25[703 : 528] = dep_chan_data_33_25;
    assign token_in_vec_25[3] = token_33_25;
    assign in_chan_dep_vld_vec_25[4] = dep_chan_vld_133_25;
    assign in_chan_dep_data_vec_25[879 : 704] = dep_chan_data_133_25;
    assign token_in_vec_25[4] = token_133_25;
    assign dep_chan_vld_25_24 = out_chan_dep_vld_vec_25[0];
    assign dep_chan_data_25_24 = out_chan_dep_data_25;
    assign token_25_24 = token_out_vec_25[0];
    assign dep_chan_vld_25_26 = out_chan_dep_vld_vec_25[1];
    assign dep_chan_data_25_26 = out_chan_dep_data_25;
    assign token_25_26 = token_out_vec_25[1];
    assign dep_chan_vld_25_17 = out_chan_dep_vld_vec_25[2];
    assign dep_chan_data_25_17 = out_chan_dep_data_25;
    assign token_25_17 = token_out_vec_25[2];
    assign dep_chan_vld_25_33 = out_chan_dep_vld_vec_25[3];
    assign dep_chan_data_25_33 = out_chan_dep_data_25;
    assign token_25_33 = token_out_vec_25[3];
    assign dep_chan_vld_25_133 = out_chan_dep_vld_vec_25[4];
    assign dep_chan_data_25_133 = out_chan_dep_data_25;
    assign token_25_133 = token_out_vec_25[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 26, 5, 5) top_hls_deadlock_detect_unit_26 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_26),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_26),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_26),
        .token_in_vec(token_in_vec_26),
        .dl_detect_in(dl_detect_out),
        .origin(origin[26]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_26),
        .out_chan_dep_data(out_chan_dep_data_26),
        .token_out_vec(token_out_vec_26),
        .dl_detect_out(dl_in_vec[26]));

    assign proc_26_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_4_x0_U0.fifo_A_PE_0_4_x024_blk_n);
    assign proc_26_data_PIPO_blk[0] = 1'b0;
    assign proc_26_start_FIFO_blk[0] = 1'b0;
    assign proc_26_TLF_FIFO_blk[0] = 1'b0;
    assign proc_26_input_sync_blk[0] = 1'b0;
    assign proc_26_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_26[0] = dl_detect_out ? proc_dep_vld_vec_26_reg[0] : (proc_26_data_FIFO_blk[0] | proc_26_data_PIPO_blk[0] | proc_26_start_FIFO_blk[0] | proc_26_TLF_FIFO_blk[0] | proc_26_input_sync_blk[0] | proc_26_output_sync_blk[0]);
    assign proc_26_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_4_x0_U0.fifo_A_PE_0_5_x025_blk_n);
    assign proc_26_data_PIPO_blk[1] = 1'b0;
    assign proc_26_start_FIFO_blk[1] = 1'b0;
    assign proc_26_TLF_FIFO_blk[1] = 1'b0;
    assign proc_26_input_sync_blk[1] = 1'b0;
    assign proc_26_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_26[1] = dl_detect_out ? proc_dep_vld_vec_26_reg[1] : (proc_26_data_FIFO_blk[1] | proc_26_data_PIPO_blk[1] | proc_26_start_FIFO_blk[1] | proc_26_TLF_FIFO_blk[1] | proc_26_input_sync_blk[1] | proc_26_output_sync_blk[1]);
    assign proc_26_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_4_x0_U0.fifo_B_PE_0_4_x0128_blk_n);
    assign proc_26_data_PIPO_blk[2] = 1'b0;
    assign proc_26_start_FIFO_blk[2] = 1'b0;
    assign proc_26_TLF_FIFO_blk[2] = 1'b0;
    assign proc_26_input_sync_blk[2] = 1'b0;
    assign proc_26_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_26[2] = dl_detect_out ? proc_dep_vld_vec_26_reg[2] : (proc_26_data_FIFO_blk[2] | proc_26_data_PIPO_blk[2] | proc_26_start_FIFO_blk[2] | proc_26_TLF_FIFO_blk[2] | proc_26_input_sync_blk[2] | proc_26_output_sync_blk[2]);
    assign proc_26_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_4_x0_U0.fifo_B_PE_1_4_x0129_blk_n);
    assign proc_26_data_PIPO_blk[3] = 1'b0;
    assign proc_26_start_FIFO_blk[3] = 1'b0;
    assign proc_26_TLF_FIFO_blk[3] = 1'b0;
    assign proc_26_input_sync_blk[3] = 1'b0;
    assign proc_26_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_26[3] = dl_detect_out ? proc_dep_vld_vec_26_reg[3] : (proc_26_data_FIFO_blk[3] | proc_26_data_PIPO_blk[3] | proc_26_start_FIFO_blk[3] | proc_26_TLF_FIFO_blk[3] | proc_26_input_sync_blk[3] | proc_26_output_sync_blk[3]);
    assign proc_26_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_4_x0_U0.fifo_C_drain_PE_0_4_x0196_blk_n);
    assign proc_26_data_PIPO_blk[4] = 1'b0;
    assign proc_26_start_FIFO_blk[4] = 1'b0;
    assign proc_26_TLF_FIFO_blk[4] = 1'b0;
    assign proc_26_input_sync_blk[4] = 1'b0;
    assign proc_26_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_26[4] = dl_detect_out ? proc_dep_vld_vec_26_reg[4] : (proc_26_data_FIFO_blk[4] | proc_26_data_PIPO_blk[4] | proc_26_start_FIFO_blk[4] | proc_26_TLF_FIFO_blk[4] | proc_26_input_sync_blk[4] | proc_26_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_26_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_26_reg <= proc_dep_vld_vec_26;
        end
    end
    assign in_chan_dep_vld_vec_26[0] = dep_chan_vld_18_26;
    assign in_chan_dep_data_vec_26[175 : 0] = dep_chan_data_18_26;
    assign token_in_vec_26[0] = token_18_26;
    assign in_chan_dep_vld_vec_26[1] = dep_chan_vld_25_26;
    assign in_chan_dep_data_vec_26[351 : 176] = dep_chan_data_25_26;
    assign token_in_vec_26[1] = token_25_26;
    assign in_chan_dep_vld_vec_26[2] = dep_chan_vld_27_26;
    assign in_chan_dep_data_vec_26[527 : 352] = dep_chan_data_27_26;
    assign token_in_vec_26[2] = token_27_26;
    assign in_chan_dep_vld_vec_26[3] = dep_chan_vld_34_26;
    assign in_chan_dep_data_vec_26[703 : 528] = dep_chan_data_34_26;
    assign token_in_vec_26[3] = token_34_26;
    assign in_chan_dep_vld_vec_26[4] = dep_chan_vld_141_26;
    assign in_chan_dep_data_vec_26[879 : 704] = dep_chan_data_141_26;
    assign token_in_vec_26[4] = token_141_26;
    assign dep_chan_vld_26_25 = out_chan_dep_vld_vec_26[0];
    assign dep_chan_data_26_25 = out_chan_dep_data_26;
    assign token_26_25 = token_out_vec_26[0];
    assign dep_chan_vld_26_27 = out_chan_dep_vld_vec_26[1];
    assign dep_chan_data_26_27 = out_chan_dep_data_26;
    assign token_26_27 = token_out_vec_26[1];
    assign dep_chan_vld_26_18 = out_chan_dep_vld_vec_26[2];
    assign dep_chan_data_26_18 = out_chan_dep_data_26;
    assign token_26_18 = token_out_vec_26[2];
    assign dep_chan_vld_26_34 = out_chan_dep_vld_vec_26[3];
    assign dep_chan_data_26_34 = out_chan_dep_data_26;
    assign token_26_34 = token_out_vec_26[3];
    assign dep_chan_vld_26_141 = out_chan_dep_vld_vec_26[4];
    assign dep_chan_data_26_141 = out_chan_dep_data_26;
    assign token_26_141 = token_out_vec_26[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 27, 5, 5) top_hls_deadlock_detect_unit_27 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_27),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_27),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_27),
        .token_in_vec(token_in_vec_27),
        .dl_detect_in(dl_detect_out),
        .origin(origin[27]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_27),
        .out_chan_dep_data(out_chan_dep_data_27),
        .token_out_vec(token_out_vec_27),
        .dl_detect_out(dl_in_vec[27]));

    assign proc_27_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_5_x0_U0.fifo_A_PE_0_5_x025_blk_n);
    assign proc_27_data_PIPO_blk[0] = 1'b0;
    assign proc_27_start_FIFO_blk[0] = 1'b0;
    assign proc_27_TLF_FIFO_blk[0] = 1'b0;
    assign proc_27_input_sync_blk[0] = 1'b0;
    assign proc_27_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_27[0] = dl_detect_out ? proc_dep_vld_vec_27_reg[0] : (proc_27_data_FIFO_blk[0] | proc_27_data_PIPO_blk[0] | proc_27_start_FIFO_blk[0] | proc_27_TLF_FIFO_blk[0] | proc_27_input_sync_blk[0] | proc_27_output_sync_blk[0]);
    assign proc_27_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_5_x0_U0.fifo_A_PE_0_6_x026_blk_n);
    assign proc_27_data_PIPO_blk[1] = 1'b0;
    assign proc_27_start_FIFO_blk[1] = 1'b0;
    assign proc_27_TLF_FIFO_blk[1] = 1'b0;
    assign proc_27_input_sync_blk[1] = 1'b0;
    assign proc_27_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_27[1] = dl_detect_out ? proc_dep_vld_vec_27_reg[1] : (proc_27_data_FIFO_blk[1] | proc_27_data_PIPO_blk[1] | proc_27_start_FIFO_blk[1] | proc_27_TLF_FIFO_blk[1] | proc_27_input_sync_blk[1] | proc_27_output_sync_blk[1]);
    assign proc_27_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_5_x0_U0.fifo_B_PE_0_5_x0137_blk_n);
    assign proc_27_data_PIPO_blk[2] = 1'b0;
    assign proc_27_start_FIFO_blk[2] = 1'b0;
    assign proc_27_TLF_FIFO_blk[2] = 1'b0;
    assign proc_27_input_sync_blk[2] = 1'b0;
    assign proc_27_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_27[2] = dl_detect_out ? proc_dep_vld_vec_27_reg[2] : (proc_27_data_FIFO_blk[2] | proc_27_data_PIPO_blk[2] | proc_27_start_FIFO_blk[2] | proc_27_TLF_FIFO_blk[2] | proc_27_input_sync_blk[2] | proc_27_output_sync_blk[2]);
    assign proc_27_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_5_x0_U0.fifo_B_PE_1_5_x0138_blk_n);
    assign proc_27_data_PIPO_blk[3] = 1'b0;
    assign proc_27_start_FIFO_blk[3] = 1'b0;
    assign proc_27_TLF_FIFO_blk[3] = 1'b0;
    assign proc_27_input_sync_blk[3] = 1'b0;
    assign proc_27_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_27[3] = dl_detect_out ? proc_dep_vld_vec_27_reg[3] : (proc_27_data_FIFO_blk[3] | proc_27_data_PIPO_blk[3] | proc_27_start_FIFO_blk[3] | proc_27_TLF_FIFO_blk[3] | proc_27_input_sync_blk[3] | proc_27_output_sync_blk[3]);
    assign proc_27_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_5_x0_U0.fifo_C_drain_PE_0_5_x0204_blk_n);
    assign proc_27_data_PIPO_blk[4] = 1'b0;
    assign proc_27_start_FIFO_blk[4] = 1'b0;
    assign proc_27_TLF_FIFO_blk[4] = 1'b0;
    assign proc_27_input_sync_blk[4] = 1'b0;
    assign proc_27_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_27[4] = dl_detect_out ? proc_dep_vld_vec_27_reg[4] : (proc_27_data_FIFO_blk[4] | proc_27_data_PIPO_blk[4] | proc_27_start_FIFO_blk[4] | proc_27_TLF_FIFO_blk[4] | proc_27_input_sync_blk[4] | proc_27_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_27_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_27_reg <= proc_dep_vld_vec_27;
        end
    end
    assign in_chan_dep_vld_vec_27[0] = dep_chan_vld_19_27;
    assign in_chan_dep_data_vec_27[175 : 0] = dep_chan_data_19_27;
    assign token_in_vec_27[0] = token_19_27;
    assign in_chan_dep_vld_vec_27[1] = dep_chan_vld_26_27;
    assign in_chan_dep_data_vec_27[351 : 176] = dep_chan_data_26_27;
    assign token_in_vec_27[1] = token_26_27;
    assign in_chan_dep_vld_vec_27[2] = dep_chan_vld_28_27;
    assign in_chan_dep_data_vec_27[527 : 352] = dep_chan_data_28_27;
    assign token_in_vec_27[2] = token_28_27;
    assign in_chan_dep_vld_vec_27[3] = dep_chan_vld_35_27;
    assign in_chan_dep_data_vec_27[703 : 528] = dep_chan_data_35_27;
    assign token_in_vec_27[3] = token_35_27;
    assign in_chan_dep_vld_vec_27[4] = dep_chan_vld_149_27;
    assign in_chan_dep_data_vec_27[879 : 704] = dep_chan_data_149_27;
    assign token_in_vec_27[4] = token_149_27;
    assign dep_chan_vld_27_26 = out_chan_dep_vld_vec_27[0];
    assign dep_chan_data_27_26 = out_chan_dep_data_27;
    assign token_27_26 = token_out_vec_27[0];
    assign dep_chan_vld_27_28 = out_chan_dep_vld_vec_27[1];
    assign dep_chan_data_27_28 = out_chan_dep_data_27;
    assign token_27_28 = token_out_vec_27[1];
    assign dep_chan_vld_27_19 = out_chan_dep_vld_vec_27[2];
    assign dep_chan_data_27_19 = out_chan_dep_data_27;
    assign token_27_19 = token_out_vec_27[2];
    assign dep_chan_vld_27_35 = out_chan_dep_vld_vec_27[3];
    assign dep_chan_data_27_35 = out_chan_dep_data_27;
    assign token_27_35 = token_out_vec_27[3];
    assign dep_chan_vld_27_149 = out_chan_dep_vld_vec_27[4];
    assign dep_chan_data_27_149 = out_chan_dep_data_27;
    assign token_27_149 = token_out_vec_27[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 28, 5, 5) top_hls_deadlock_detect_unit_28 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_28),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_28),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_28),
        .token_in_vec(token_in_vec_28),
        .dl_detect_in(dl_detect_out),
        .origin(origin[28]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_28),
        .out_chan_dep_data(out_chan_dep_data_28),
        .token_out_vec(token_out_vec_28),
        .dl_detect_out(dl_in_vec[28]));

    assign proc_28_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_6_x0_U0.fifo_A_PE_0_6_x026_blk_n);
    assign proc_28_data_PIPO_blk[0] = 1'b0;
    assign proc_28_start_FIFO_blk[0] = 1'b0;
    assign proc_28_TLF_FIFO_blk[0] = 1'b0;
    assign proc_28_input_sync_blk[0] = 1'b0;
    assign proc_28_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_28[0] = dl_detect_out ? proc_dep_vld_vec_28_reg[0] : (proc_28_data_FIFO_blk[0] | proc_28_data_PIPO_blk[0] | proc_28_start_FIFO_blk[0] | proc_28_TLF_FIFO_blk[0] | proc_28_input_sync_blk[0] | proc_28_output_sync_blk[0]);
    assign proc_28_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_6_x0_U0.fifo_A_PE_0_7_x027_blk_n);
    assign proc_28_data_PIPO_blk[1] = 1'b0;
    assign proc_28_start_FIFO_blk[1] = 1'b0;
    assign proc_28_TLF_FIFO_blk[1] = 1'b0;
    assign proc_28_input_sync_blk[1] = 1'b0;
    assign proc_28_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_28[1] = dl_detect_out ? proc_dep_vld_vec_28_reg[1] : (proc_28_data_FIFO_blk[1] | proc_28_data_PIPO_blk[1] | proc_28_start_FIFO_blk[1] | proc_28_TLF_FIFO_blk[1] | proc_28_input_sync_blk[1] | proc_28_output_sync_blk[1]);
    assign proc_28_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_6_x0_U0.fifo_B_PE_0_6_x0146_blk_n);
    assign proc_28_data_PIPO_blk[2] = 1'b0;
    assign proc_28_start_FIFO_blk[2] = 1'b0;
    assign proc_28_TLF_FIFO_blk[2] = 1'b0;
    assign proc_28_input_sync_blk[2] = 1'b0;
    assign proc_28_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_28[2] = dl_detect_out ? proc_dep_vld_vec_28_reg[2] : (proc_28_data_FIFO_blk[2] | proc_28_data_PIPO_blk[2] | proc_28_start_FIFO_blk[2] | proc_28_TLF_FIFO_blk[2] | proc_28_input_sync_blk[2] | proc_28_output_sync_blk[2]);
    assign proc_28_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_6_x0_U0.fifo_B_PE_1_6_x0147_blk_n);
    assign proc_28_data_PIPO_blk[3] = 1'b0;
    assign proc_28_start_FIFO_blk[3] = 1'b0;
    assign proc_28_TLF_FIFO_blk[3] = 1'b0;
    assign proc_28_input_sync_blk[3] = 1'b0;
    assign proc_28_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_28[3] = dl_detect_out ? proc_dep_vld_vec_28_reg[3] : (proc_28_data_FIFO_blk[3] | proc_28_data_PIPO_blk[3] | proc_28_start_FIFO_blk[3] | proc_28_TLF_FIFO_blk[3] | proc_28_input_sync_blk[3] | proc_28_output_sync_blk[3]);
    assign proc_28_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_6_x0_U0.fifo_C_drain_PE_0_6_x0212_blk_n);
    assign proc_28_data_PIPO_blk[4] = 1'b0;
    assign proc_28_start_FIFO_blk[4] = 1'b0;
    assign proc_28_TLF_FIFO_blk[4] = 1'b0;
    assign proc_28_input_sync_blk[4] = 1'b0;
    assign proc_28_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_28[4] = dl_detect_out ? proc_dep_vld_vec_28_reg[4] : (proc_28_data_FIFO_blk[4] | proc_28_data_PIPO_blk[4] | proc_28_start_FIFO_blk[4] | proc_28_TLF_FIFO_blk[4] | proc_28_input_sync_blk[4] | proc_28_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_28_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_28_reg <= proc_dep_vld_vec_28;
        end
    end
    assign in_chan_dep_vld_vec_28[0] = dep_chan_vld_20_28;
    assign in_chan_dep_data_vec_28[175 : 0] = dep_chan_data_20_28;
    assign token_in_vec_28[0] = token_20_28;
    assign in_chan_dep_vld_vec_28[1] = dep_chan_vld_27_28;
    assign in_chan_dep_data_vec_28[351 : 176] = dep_chan_data_27_28;
    assign token_in_vec_28[1] = token_27_28;
    assign in_chan_dep_vld_vec_28[2] = dep_chan_vld_29_28;
    assign in_chan_dep_data_vec_28[527 : 352] = dep_chan_data_29_28;
    assign token_in_vec_28[2] = token_29_28;
    assign in_chan_dep_vld_vec_28[3] = dep_chan_vld_36_28;
    assign in_chan_dep_data_vec_28[703 : 528] = dep_chan_data_36_28;
    assign token_in_vec_28[3] = token_36_28;
    assign in_chan_dep_vld_vec_28[4] = dep_chan_vld_157_28;
    assign in_chan_dep_data_vec_28[879 : 704] = dep_chan_data_157_28;
    assign token_in_vec_28[4] = token_157_28;
    assign dep_chan_vld_28_27 = out_chan_dep_vld_vec_28[0];
    assign dep_chan_data_28_27 = out_chan_dep_data_28;
    assign token_28_27 = token_out_vec_28[0];
    assign dep_chan_vld_28_29 = out_chan_dep_vld_vec_28[1];
    assign dep_chan_data_28_29 = out_chan_dep_data_28;
    assign token_28_29 = token_out_vec_28[1];
    assign dep_chan_vld_28_20 = out_chan_dep_vld_vec_28[2];
    assign dep_chan_data_28_20 = out_chan_dep_data_28;
    assign token_28_20 = token_out_vec_28[2];
    assign dep_chan_vld_28_36 = out_chan_dep_vld_vec_28[3];
    assign dep_chan_data_28_36 = out_chan_dep_data_28;
    assign token_28_36 = token_out_vec_28[3];
    assign dep_chan_vld_28_157 = out_chan_dep_vld_vec_28[4];
    assign dep_chan_data_28_157 = out_chan_dep_data_28;
    assign token_28_157 = token_out_vec_28[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_0_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 29, 5, 5) top_hls_deadlock_detect_unit_29 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_29),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_29),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_29),
        .token_in_vec(token_in_vec_29),
        .dl_detect_in(dl_detect_out),
        .origin(origin[29]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_29),
        .out_chan_dep_data(out_chan_dep_data_29),
        .token_out_vec(token_out_vec_29),
        .dl_detect_out(dl_in_vec[29]));

    assign proc_29_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_7_x0_U0.fifo_A_PE_0_7_x027_blk_n);
    assign proc_29_data_PIPO_blk[0] = 1'b0;
    assign proc_29_start_FIFO_blk[0] = 1'b0;
    assign proc_29_TLF_FIFO_blk[0] = 1'b0;
    assign proc_29_input_sync_blk[0] = 1'b0;
    assign proc_29_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_29[0] = dl_detect_out ? proc_dep_vld_vec_29_reg[0] : (proc_29_data_FIFO_blk[0] | proc_29_data_PIPO_blk[0] | proc_29_start_FIFO_blk[0] | proc_29_TLF_FIFO_blk[0] | proc_29_input_sync_blk[0] | proc_29_output_sync_blk[0]);
    assign proc_29_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_7_x0_U0.fifo_A_PE_0_8_x028_blk_n);
    assign proc_29_data_PIPO_blk[1] = 1'b0;
    assign proc_29_start_FIFO_blk[1] = 1'b0;
    assign proc_29_TLF_FIFO_blk[1] = 1'b0;
    assign proc_29_input_sync_blk[1] = 1'b0;
    assign proc_29_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_29[1] = dl_detect_out ? proc_dep_vld_vec_29_reg[1] : (proc_29_data_FIFO_blk[1] | proc_29_data_PIPO_blk[1] | proc_29_start_FIFO_blk[1] | proc_29_TLF_FIFO_blk[1] | proc_29_input_sync_blk[1] | proc_29_output_sync_blk[1]);
    assign proc_29_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_7_x0_U0.fifo_B_PE_0_7_x0155_blk_n);
    assign proc_29_data_PIPO_blk[2] = 1'b0;
    assign proc_29_start_FIFO_blk[2] = 1'b0;
    assign proc_29_TLF_FIFO_blk[2] = 1'b0;
    assign proc_29_input_sync_blk[2] = 1'b0;
    assign proc_29_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_29[2] = dl_detect_out ? proc_dep_vld_vec_29_reg[2] : (proc_29_data_FIFO_blk[2] | proc_29_data_PIPO_blk[2] | proc_29_start_FIFO_blk[2] | proc_29_TLF_FIFO_blk[2] | proc_29_input_sync_blk[2] | proc_29_output_sync_blk[2]);
    assign proc_29_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_7_x0_U0.fifo_B_PE_1_7_x0156_blk_n);
    assign proc_29_data_PIPO_blk[3] = 1'b0;
    assign proc_29_start_FIFO_blk[3] = 1'b0;
    assign proc_29_TLF_FIFO_blk[3] = 1'b0;
    assign proc_29_input_sync_blk[3] = 1'b0;
    assign proc_29_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_29[3] = dl_detect_out ? proc_dep_vld_vec_29_reg[3] : (proc_29_data_FIFO_blk[3] | proc_29_data_PIPO_blk[3] | proc_29_start_FIFO_blk[3] | proc_29_TLF_FIFO_blk[3] | proc_29_input_sync_blk[3] | proc_29_output_sync_blk[3]);
    assign proc_29_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_0_7_x0_U0.fifo_C_drain_PE_0_7_x0220_blk_n);
    assign proc_29_data_PIPO_blk[4] = 1'b0;
    assign proc_29_start_FIFO_blk[4] = 1'b0;
    assign proc_29_TLF_FIFO_blk[4] = 1'b0;
    assign proc_29_input_sync_blk[4] = 1'b0;
    assign proc_29_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_29[4] = dl_detect_out ? proc_dep_vld_vec_29_reg[4] : (proc_29_data_FIFO_blk[4] | proc_29_data_PIPO_blk[4] | proc_29_start_FIFO_blk[4] | proc_29_TLF_FIFO_blk[4] | proc_29_input_sync_blk[4] | proc_29_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_29_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_29_reg <= proc_dep_vld_vec_29;
        end
    end
    assign in_chan_dep_vld_vec_29[0] = dep_chan_vld_21_29;
    assign in_chan_dep_data_vec_29[175 : 0] = dep_chan_data_21_29;
    assign token_in_vec_29[0] = token_21_29;
    assign in_chan_dep_vld_vec_29[1] = dep_chan_vld_28_29;
    assign in_chan_dep_data_vec_29[351 : 176] = dep_chan_data_28_29;
    assign token_in_vec_29[1] = token_28_29;
    assign in_chan_dep_vld_vec_29[2] = dep_chan_vld_37_29;
    assign in_chan_dep_data_vec_29[527 : 352] = dep_chan_data_37_29;
    assign token_in_vec_29[2] = token_37_29;
    assign in_chan_dep_vld_vec_29[3] = dep_chan_vld_86_29;
    assign in_chan_dep_data_vec_29[703 : 528] = dep_chan_data_86_29;
    assign token_in_vec_29[3] = token_86_29;
    assign in_chan_dep_vld_vec_29[4] = dep_chan_vld_165_29;
    assign in_chan_dep_data_vec_29[879 : 704] = dep_chan_data_165_29;
    assign token_in_vec_29[4] = token_165_29;
    assign dep_chan_vld_29_28 = out_chan_dep_vld_vec_29[0];
    assign dep_chan_data_29_28 = out_chan_dep_data_29;
    assign token_29_28 = token_out_vec_29[0];
    assign dep_chan_vld_29_86 = out_chan_dep_vld_vec_29[1];
    assign dep_chan_data_29_86 = out_chan_dep_data_29;
    assign token_29_86 = token_out_vec_29[1];
    assign dep_chan_vld_29_21 = out_chan_dep_vld_vec_29[2];
    assign dep_chan_data_29_21 = out_chan_dep_data_29;
    assign token_29_21 = token_out_vec_29[2];
    assign dep_chan_vld_29_37 = out_chan_dep_vld_vec_29[3];
    assign dep_chan_data_29_37 = out_chan_dep_data_29;
    assign token_29_37 = token_out_vec_29[3];
    assign dep_chan_vld_29_165 = out_chan_dep_vld_vec_29[4];
    assign dep_chan_data_29_165 = out_chan_dep_data_29;
    assign token_29_165 = token_out_vec_29[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 30, 5, 5) top_hls_deadlock_detect_unit_30 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_30),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_30),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_30),
        .token_in_vec(token_in_vec_30),
        .dl_detect_in(dl_detect_out),
        .origin(origin[30]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_30),
        .out_chan_dep_data(out_chan_dep_data_30),
        .token_out_vec(token_out_vec_30),
        .dl_detect_out(dl_in_vec[30]));

    assign proc_30_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_0_x029_blk_n);
    assign proc_30_data_PIPO_blk[0] = 1'b0;
    assign proc_30_start_FIFO_blk[0] = 1'b0;
    assign proc_30_TLF_FIFO_blk[0] = 1'b0;
    assign proc_30_input_sync_blk[0] = 1'b0;
    assign proc_30_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_30[0] = dl_detect_out ? proc_dep_vld_vec_30_reg[0] : (proc_30_data_FIFO_blk[0] | proc_30_data_PIPO_blk[0] | proc_30_start_FIFO_blk[0] | proc_30_TLF_FIFO_blk[0] | proc_30_input_sync_blk[0] | proc_30_output_sync_blk[0]);
    assign proc_30_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_1_x030_blk_n);
    assign proc_30_data_PIPO_blk[1] = 1'b0;
    assign proc_30_start_FIFO_blk[1] = 1'b0;
    assign proc_30_TLF_FIFO_blk[1] = 1'b0;
    assign proc_30_input_sync_blk[1] = 1'b0;
    assign proc_30_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_30[1] = dl_detect_out ? proc_dep_vld_vec_30_reg[1] : (proc_30_data_FIFO_blk[1] | proc_30_data_PIPO_blk[1] | proc_30_start_FIFO_blk[1] | proc_30_TLF_FIFO_blk[1] | proc_30_input_sync_blk[1] | proc_30_output_sync_blk[1]);
    assign proc_30_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_0_x0_U0.fifo_B_PE_1_0_x093_blk_n);
    assign proc_30_data_PIPO_blk[2] = 1'b0;
    assign proc_30_start_FIFO_blk[2] = 1'b0;
    assign proc_30_TLF_FIFO_blk[2] = 1'b0;
    assign proc_30_input_sync_blk[2] = 1'b0;
    assign proc_30_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_30[2] = dl_detect_out ? proc_dep_vld_vec_30_reg[2] : (proc_30_data_FIFO_blk[2] | proc_30_data_PIPO_blk[2] | proc_30_start_FIFO_blk[2] | proc_30_TLF_FIFO_blk[2] | proc_30_input_sync_blk[2] | proc_30_output_sync_blk[2]);
    assign proc_30_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_0_x0_U0.fifo_B_PE_2_0_x094_blk_n);
    assign proc_30_data_PIPO_blk[3] = 1'b0;
    assign proc_30_start_FIFO_blk[3] = 1'b0;
    assign proc_30_TLF_FIFO_blk[3] = 1'b0;
    assign proc_30_input_sync_blk[3] = 1'b0;
    assign proc_30_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_30[3] = dl_detect_out ? proc_dep_vld_vec_30_reg[3] : (proc_30_data_FIFO_blk[3] | proc_30_data_PIPO_blk[3] | proc_30_start_FIFO_blk[3] | proc_30_TLF_FIFO_blk[3] | proc_30_input_sync_blk[3] | proc_30_output_sync_blk[3]);
    assign proc_30_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_0_x0_U0.fifo_C_drain_PE_1_0_x0165_blk_n);
    assign proc_30_data_PIPO_blk[4] = 1'b0;
    assign proc_30_start_FIFO_blk[4] = 1'b0;
    assign proc_30_TLF_FIFO_blk[4] = 1'b0;
    assign proc_30_input_sync_blk[4] = 1'b0;
    assign proc_30_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_30[4] = dl_detect_out ? proc_dep_vld_vec_30_reg[4] : (proc_30_data_FIFO_blk[4] | proc_30_data_PIPO_blk[4] | proc_30_start_FIFO_blk[4] | proc_30_TLF_FIFO_blk[4] | proc_30_input_sync_blk[4] | proc_30_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_30_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_30_reg <= proc_dep_vld_vec_30;
        end
    end
    assign in_chan_dep_vld_vec_30[0] = dep_chan_vld_5_30;
    assign in_chan_dep_data_vec_30[175 : 0] = dep_chan_data_5_30;
    assign token_in_vec_30[0] = token_5_30;
    assign in_chan_dep_vld_vec_30[1] = dep_chan_vld_22_30;
    assign in_chan_dep_data_vec_30[351 : 176] = dep_chan_data_22_30;
    assign token_in_vec_30[1] = token_22_30;
    assign in_chan_dep_vld_vec_30[2] = dep_chan_vld_31_30;
    assign in_chan_dep_data_vec_30[527 : 352] = dep_chan_data_31_30;
    assign token_in_vec_30[2] = token_31_30;
    assign in_chan_dep_vld_vec_30[3] = dep_chan_vld_38_30;
    assign in_chan_dep_data_vec_30[703 : 528] = dep_chan_data_38_30;
    assign token_in_vec_30[3] = token_38_30;
    assign in_chan_dep_vld_vec_30[4] = dep_chan_vld_108_30;
    assign in_chan_dep_data_vec_30[879 : 704] = dep_chan_data_108_30;
    assign token_in_vec_30[4] = token_108_30;
    assign dep_chan_vld_30_5 = out_chan_dep_vld_vec_30[0];
    assign dep_chan_data_30_5 = out_chan_dep_data_30;
    assign token_30_5 = token_out_vec_30[0];
    assign dep_chan_vld_30_31 = out_chan_dep_vld_vec_30[1];
    assign dep_chan_data_30_31 = out_chan_dep_data_30;
    assign token_30_31 = token_out_vec_30[1];
    assign dep_chan_vld_30_22 = out_chan_dep_vld_vec_30[2];
    assign dep_chan_data_30_22 = out_chan_dep_data_30;
    assign token_30_22 = token_out_vec_30[2];
    assign dep_chan_vld_30_38 = out_chan_dep_vld_vec_30[3];
    assign dep_chan_data_30_38 = out_chan_dep_data_30;
    assign token_30_38 = token_out_vec_30[3];
    assign dep_chan_vld_30_108 = out_chan_dep_vld_vec_30[4];
    assign dep_chan_data_30_108 = out_chan_dep_data_30;
    assign token_30_108 = token_out_vec_30[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 31, 5, 5) top_hls_deadlock_detect_unit_31 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_31),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_31),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_31),
        .token_in_vec(token_in_vec_31),
        .dl_detect_in(dl_detect_out),
        .origin(origin[31]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_31),
        .out_chan_dep_data(out_chan_dep_data_31),
        .token_out_vec(token_out_vec_31),
        .dl_detect_out(dl_in_vec[31]));

    assign proc_31_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_1_x030_blk_n);
    assign proc_31_data_PIPO_blk[0] = 1'b0;
    assign proc_31_start_FIFO_blk[0] = 1'b0;
    assign proc_31_TLF_FIFO_blk[0] = 1'b0;
    assign proc_31_input_sync_blk[0] = 1'b0;
    assign proc_31_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_31[0] = dl_detect_out ? proc_dep_vld_vec_31_reg[0] : (proc_31_data_FIFO_blk[0] | proc_31_data_PIPO_blk[0] | proc_31_start_FIFO_blk[0] | proc_31_TLF_FIFO_blk[0] | proc_31_input_sync_blk[0] | proc_31_output_sync_blk[0]);
    assign proc_31_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_2_x031_blk_n);
    assign proc_31_data_PIPO_blk[1] = 1'b0;
    assign proc_31_start_FIFO_blk[1] = 1'b0;
    assign proc_31_TLF_FIFO_blk[1] = 1'b0;
    assign proc_31_input_sync_blk[1] = 1'b0;
    assign proc_31_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_31[1] = dl_detect_out ? proc_dep_vld_vec_31_reg[1] : (proc_31_data_FIFO_blk[1] | proc_31_data_PIPO_blk[1] | proc_31_start_FIFO_blk[1] | proc_31_TLF_FIFO_blk[1] | proc_31_input_sync_blk[1] | proc_31_output_sync_blk[1]);
    assign proc_31_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_1_x0_U0.fifo_B_PE_1_1_x0102_blk_n);
    assign proc_31_data_PIPO_blk[2] = 1'b0;
    assign proc_31_start_FIFO_blk[2] = 1'b0;
    assign proc_31_TLF_FIFO_blk[2] = 1'b0;
    assign proc_31_input_sync_blk[2] = 1'b0;
    assign proc_31_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_31[2] = dl_detect_out ? proc_dep_vld_vec_31_reg[2] : (proc_31_data_FIFO_blk[2] | proc_31_data_PIPO_blk[2] | proc_31_start_FIFO_blk[2] | proc_31_TLF_FIFO_blk[2] | proc_31_input_sync_blk[2] | proc_31_output_sync_blk[2]);
    assign proc_31_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_1_x0_U0.fifo_B_PE_2_1_x0103_blk_n);
    assign proc_31_data_PIPO_blk[3] = 1'b0;
    assign proc_31_start_FIFO_blk[3] = 1'b0;
    assign proc_31_TLF_FIFO_blk[3] = 1'b0;
    assign proc_31_input_sync_blk[3] = 1'b0;
    assign proc_31_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_31[3] = dl_detect_out ? proc_dep_vld_vec_31_reg[3] : (proc_31_data_FIFO_blk[3] | proc_31_data_PIPO_blk[3] | proc_31_start_FIFO_blk[3] | proc_31_TLF_FIFO_blk[3] | proc_31_input_sync_blk[3] | proc_31_output_sync_blk[3]);
    assign proc_31_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_1_x0_U0.fifo_C_drain_PE_1_1_x0173_blk_n);
    assign proc_31_data_PIPO_blk[4] = 1'b0;
    assign proc_31_start_FIFO_blk[4] = 1'b0;
    assign proc_31_TLF_FIFO_blk[4] = 1'b0;
    assign proc_31_input_sync_blk[4] = 1'b0;
    assign proc_31_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_31[4] = dl_detect_out ? proc_dep_vld_vec_31_reg[4] : (proc_31_data_FIFO_blk[4] | proc_31_data_PIPO_blk[4] | proc_31_start_FIFO_blk[4] | proc_31_TLF_FIFO_blk[4] | proc_31_input_sync_blk[4] | proc_31_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_31_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_31_reg <= proc_dep_vld_vec_31;
        end
    end
    assign in_chan_dep_vld_vec_31[0] = dep_chan_vld_23_31;
    assign in_chan_dep_data_vec_31[175 : 0] = dep_chan_data_23_31;
    assign token_in_vec_31[0] = token_23_31;
    assign in_chan_dep_vld_vec_31[1] = dep_chan_vld_30_31;
    assign in_chan_dep_data_vec_31[351 : 176] = dep_chan_data_30_31;
    assign token_in_vec_31[1] = token_30_31;
    assign in_chan_dep_vld_vec_31[2] = dep_chan_vld_32_31;
    assign in_chan_dep_data_vec_31[527 : 352] = dep_chan_data_32_31;
    assign token_in_vec_31[2] = token_32_31;
    assign in_chan_dep_vld_vec_31[3] = dep_chan_vld_39_31;
    assign in_chan_dep_data_vec_31[703 : 528] = dep_chan_data_39_31;
    assign token_in_vec_31[3] = token_39_31;
    assign in_chan_dep_vld_vec_31[4] = dep_chan_vld_116_31;
    assign in_chan_dep_data_vec_31[879 : 704] = dep_chan_data_116_31;
    assign token_in_vec_31[4] = token_116_31;
    assign dep_chan_vld_31_30 = out_chan_dep_vld_vec_31[0];
    assign dep_chan_data_31_30 = out_chan_dep_data_31;
    assign token_31_30 = token_out_vec_31[0];
    assign dep_chan_vld_31_32 = out_chan_dep_vld_vec_31[1];
    assign dep_chan_data_31_32 = out_chan_dep_data_31;
    assign token_31_32 = token_out_vec_31[1];
    assign dep_chan_vld_31_23 = out_chan_dep_vld_vec_31[2];
    assign dep_chan_data_31_23 = out_chan_dep_data_31;
    assign token_31_23 = token_out_vec_31[2];
    assign dep_chan_vld_31_39 = out_chan_dep_vld_vec_31[3];
    assign dep_chan_data_31_39 = out_chan_dep_data_31;
    assign token_31_39 = token_out_vec_31[3];
    assign dep_chan_vld_31_116 = out_chan_dep_vld_vec_31[4];
    assign dep_chan_data_31_116 = out_chan_dep_data_31;
    assign token_31_116 = token_out_vec_31[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 32, 5, 5) top_hls_deadlock_detect_unit_32 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_32),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_32),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_32),
        .token_in_vec(token_in_vec_32),
        .dl_detect_in(dl_detect_out),
        .origin(origin[32]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_32),
        .out_chan_dep_data(out_chan_dep_data_32),
        .token_out_vec(token_out_vec_32),
        .dl_detect_out(dl_in_vec[32]));

    assign proc_32_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_2_x0_U0.fifo_A_PE_1_2_x031_blk_n);
    assign proc_32_data_PIPO_blk[0] = 1'b0;
    assign proc_32_start_FIFO_blk[0] = 1'b0;
    assign proc_32_TLF_FIFO_blk[0] = 1'b0;
    assign proc_32_input_sync_blk[0] = 1'b0;
    assign proc_32_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_32[0] = dl_detect_out ? proc_dep_vld_vec_32_reg[0] : (proc_32_data_FIFO_blk[0] | proc_32_data_PIPO_blk[0] | proc_32_start_FIFO_blk[0] | proc_32_TLF_FIFO_blk[0] | proc_32_input_sync_blk[0] | proc_32_output_sync_blk[0]);
    assign proc_32_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_2_x0_U0.fifo_A_PE_1_3_x032_blk_n);
    assign proc_32_data_PIPO_blk[1] = 1'b0;
    assign proc_32_start_FIFO_blk[1] = 1'b0;
    assign proc_32_TLF_FIFO_blk[1] = 1'b0;
    assign proc_32_input_sync_blk[1] = 1'b0;
    assign proc_32_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_32[1] = dl_detect_out ? proc_dep_vld_vec_32_reg[1] : (proc_32_data_FIFO_blk[1] | proc_32_data_PIPO_blk[1] | proc_32_start_FIFO_blk[1] | proc_32_TLF_FIFO_blk[1] | proc_32_input_sync_blk[1] | proc_32_output_sync_blk[1]);
    assign proc_32_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_2_x0_U0.fifo_B_PE_1_2_x0111_blk_n);
    assign proc_32_data_PIPO_blk[2] = 1'b0;
    assign proc_32_start_FIFO_blk[2] = 1'b0;
    assign proc_32_TLF_FIFO_blk[2] = 1'b0;
    assign proc_32_input_sync_blk[2] = 1'b0;
    assign proc_32_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_32[2] = dl_detect_out ? proc_dep_vld_vec_32_reg[2] : (proc_32_data_FIFO_blk[2] | proc_32_data_PIPO_blk[2] | proc_32_start_FIFO_blk[2] | proc_32_TLF_FIFO_blk[2] | proc_32_input_sync_blk[2] | proc_32_output_sync_blk[2]);
    assign proc_32_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_2_x0_U0.fifo_B_PE_2_2_x0112_blk_n);
    assign proc_32_data_PIPO_blk[3] = 1'b0;
    assign proc_32_start_FIFO_blk[3] = 1'b0;
    assign proc_32_TLF_FIFO_blk[3] = 1'b0;
    assign proc_32_input_sync_blk[3] = 1'b0;
    assign proc_32_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_32[3] = dl_detect_out ? proc_dep_vld_vec_32_reg[3] : (proc_32_data_FIFO_blk[3] | proc_32_data_PIPO_blk[3] | proc_32_start_FIFO_blk[3] | proc_32_TLF_FIFO_blk[3] | proc_32_input_sync_blk[3] | proc_32_output_sync_blk[3]);
    assign proc_32_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_2_x0_U0.fifo_C_drain_PE_1_2_x0181_blk_n);
    assign proc_32_data_PIPO_blk[4] = 1'b0;
    assign proc_32_start_FIFO_blk[4] = 1'b0;
    assign proc_32_TLF_FIFO_blk[4] = 1'b0;
    assign proc_32_input_sync_blk[4] = 1'b0;
    assign proc_32_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_32[4] = dl_detect_out ? proc_dep_vld_vec_32_reg[4] : (proc_32_data_FIFO_blk[4] | proc_32_data_PIPO_blk[4] | proc_32_start_FIFO_blk[4] | proc_32_TLF_FIFO_blk[4] | proc_32_input_sync_blk[4] | proc_32_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_32_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_32_reg <= proc_dep_vld_vec_32;
        end
    end
    assign in_chan_dep_vld_vec_32[0] = dep_chan_vld_24_32;
    assign in_chan_dep_data_vec_32[175 : 0] = dep_chan_data_24_32;
    assign token_in_vec_32[0] = token_24_32;
    assign in_chan_dep_vld_vec_32[1] = dep_chan_vld_31_32;
    assign in_chan_dep_data_vec_32[351 : 176] = dep_chan_data_31_32;
    assign token_in_vec_32[1] = token_31_32;
    assign in_chan_dep_vld_vec_32[2] = dep_chan_vld_33_32;
    assign in_chan_dep_data_vec_32[527 : 352] = dep_chan_data_33_32;
    assign token_in_vec_32[2] = token_33_32;
    assign in_chan_dep_vld_vec_32[3] = dep_chan_vld_40_32;
    assign in_chan_dep_data_vec_32[703 : 528] = dep_chan_data_40_32;
    assign token_in_vec_32[3] = token_40_32;
    assign in_chan_dep_vld_vec_32[4] = dep_chan_vld_124_32;
    assign in_chan_dep_data_vec_32[879 : 704] = dep_chan_data_124_32;
    assign token_in_vec_32[4] = token_124_32;
    assign dep_chan_vld_32_31 = out_chan_dep_vld_vec_32[0];
    assign dep_chan_data_32_31 = out_chan_dep_data_32;
    assign token_32_31 = token_out_vec_32[0];
    assign dep_chan_vld_32_33 = out_chan_dep_vld_vec_32[1];
    assign dep_chan_data_32_33 = out_chan_dep_data_32;
    assign token_32_33 = token_out_vec_32[1];
    assign dep_chan_vld_32_24 = out_chan_dep_vld_vec_32[2];
    assign dep_chan_data_32_24 = out_chan_dep_data_32;
    assign token_32_24 = token_out_vec_32[2];
    assign dep_chan_vld_32_40 = out_chan_dep_vld_vec_32[3];
    assign dep_chan_data_32_40 = out_chan_dep_data_32;
    assign token_32_40 = token_out_vec_32[3];
    assign dep_chan_vld_32_124 = out_chan_dep_vld_vec_32[4];
    assign dep_chan_data_32_124 = out_chan_dep_data_32;
    assign token_32_124 = token_out_vec_32[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 33, 5, 5) top_hls_deadlock_detect_unit_33 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_33),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_33),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_33),
        .token_in_vec(token_in_vec_33),
        .dl_detect_in(dl_detect_out),
        .origin(origin[33]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_33),
        .out_chan_dep_data(out_chan_dep_data_33),
        .token_out_vec(token_out_vec_33),
        .dl_detect_out(dl_in_vec[33]));

    assign proc_33_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_3_x0_U0.fifo_A_PE_1_3_x032_blk_n);
    assign proc_33_data_PIPO_blk[0] = 1'b0;
    assign proc_33_start_FIFO_blk[0] = 1'b0;
    assign proc_33_TLF_FIFO_blk[0] = 1'b0;
    assign proc_33_input_sync_blk[0] = 1'b0;
    assign proc_33_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_33[0] = dl_detect_out ? proc_dep_vld_vec_33_reg[0] : (proc_33_data_FIFO_blk[0] | proc_33_data_PIPO_blk[0] | proc_33_start_FIFO_blk[0] | proc_33_TLF_FIFO_blk[0] | proc_33_input_sync_blk[0] | proc_33_output_sync_blk[0]);
    assign proc_33_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_3_x0_U0.fifo_A_PE_1_4_x033_blk_n);
    assign proc_33_data_PIPO_blk[1] = 1'b0;
    assign proc_33_start_FIFO_blk[1] = 1'b0;
    assign proc_33_TLF_FIFO_blk[1] = 1'b0;
    assign proc_33_input_sync_blk[1] = 1'b0;
    assign proc_33_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_33[1] = dl_detect_out ? proc_dep_vld_vec_33_reg[1] : (proc_33_data_FIFO_blk[1] | proc_33_data_PIPO_blk[1] | proc_33_start_FIFO_blk[1] | proc_33_TLF_FIFO_blk[1] | proc_33_input_sync_blk[1] | proc_33_output_sync_blk[1]);
    assign proc_33_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_3_x0_U0.fifo_B_PE_1_3_x0120_blk_n);
    assign proc_33_data_PIPO_blk[2] = 1'b0;
    assign proc_33_start_FIFO_blk[2] = 1'b0;
    assign proc_33_TLF_FIFO_blk[2] = 1'b0;
    assign proc_33_input_sync_blk[2] = 1'b0;
    assign proc_33_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_33[2] = dl_detect_out ? proc_dep_vld_vec_33_reg[2] : (proc_33_data_FIFO_blk[2] | proc_33_data_PIPO_blk[2] | proc_33_start_FIFO_blk[2] | proc_33_TLF_FIFO_blk[2] | proc_33_input_sync_blk[2] | proc_33_output_sync_blk[2]);
    assign proc_33_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_3_x0_U0.fifo_B_PE_2_3_x0121_blk_n);
    assign proc_33_data_PIPO_blk[3] = 1'b0;
    assign proc_33_start_FIFO_blk[3] = 1'b0;
    assign proc_33_TLF_FIFO_blk[3] = 1'b0;
    assign proc_33_input_sync_blk[3] = 1'b0;
    assign proc_33_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_33[3] = dl_detect_out ? proc_dep_vld_vec_33_reg[3] : (proc_33_data_FIFO_blk[3] | proc_33_data_PIPO_blk[3] | proc_33_start_FIFO_blk[3] | proc_33_TLF_FIFO_blk[3] | proc_33_input_sync_blk[3] | proc_33_output_sync_blk[3]);
    assign proc_33_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_3_x0_U0.fifo_C_drain_PE_1_3_x0189_blk_n);
    assign proc_33_data_PIPO_blk[4] = 1'b0;
    assign proc_33_start_FIFO_blk[4] = 1'b0;
    assign proc_33_TLF_FIFO_blk[4] = 1'b0;
    assign proc_33_input_sync_blk[4] = 1'b0;
    assign proc_33_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_33[4] = dl_detect_out ? proc_dep_vld_vec_33_reg[4] : (proc_33_data_FIFO_blk[4] | proc_33_data_PIPO_blk[4] | proc_33_start_FIFO_blk[4] | proc_33_TLF_FIFO_blk[4] | proc_33_input_sync_blk[4] | proc_33_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_33_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_33_reg <= proc_dep_vld_vec_33;
        end
    end
    assign in_chan_dep_vld_vec_33[0] = dep_chan_vld_25_33;
    assign in_chan_dep_data_vec_33[175 : 0] = dep_chan_data_25_33;
    assign token_in_vec_33[0] = token_25_33;
    assign in_chan_dep_vld_vec_33[1] = dep_chan_vld_32_33;
    assign in_chan_dep_data_vec_33[351 : 176] = dep_chan_data_32_33;
    assign token_in_vec_33[1] = token_32_33;
    assign in_chan_dep_vld_vec_33[2] = dep_chan_vld_34_33;
    assign in_chan_dep_data_vec_33[527 : 352] = dep_chan_data_34_33;
    assign token_in_vec_33[2] = token_34_33;
    assign in_chan_dep_vld_vec_33[3] = dep_chan_vld_41_33;
    assign in_chan_dep_data_vec_33[703 : 528] = dep_chan_data_41_33;
    assign token_in_vec_33[3] = token_41_33;
    assign in_chan_dep_vld_vec_33[4] = dep_chan_vld_132_33;
    assign in_chan_dep_data_vec_33[879 : 704] = dep_chan_data_132_33;
    assign token_in_vec_33[4] = token_132_33;
    assign dep_chan_vld_33_32 = out_chan_dep_vld_vec_33[0];
    assign dep_chan_data_33_32 = out_chan_dep_data_33;
    assign token_33_32 = token_out_vec_33[0];
    assign dep_chan_vld_33_34 = out_chan_dep_vld_vec_33[1];
    assign dep_chan_data_33_34 = out_chan_dep_data_33;
    assign token_33_34 = token_out_vec_33[1];
    assign dep_chan_vld_33_25 = out_chan_dep_vld_vec_33[2];
    assign dep_chan_data_33_25 = out_chan_dep_data_33;
    assign token_33_25 = token_out_vec_33[2];
    assign dep_chan_vld_33_41 = out_chan_dep_vld_vec_33[3];
    assign dep_chan_data_33_41 = out_chan_dep_data_33;
    assign token_33_41 = token_out_vec_33[3];
    assign dep_chan_vld_33_132 = out_chan_dep_vld_vec_33[4];
    assign dep_chan_data_33_132 = out_chan_dep_data_33;
    assign token_33_132 = token_out_vec_33[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 34, 5, 5) top_hls_deadlock_detect_unit_34 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_34),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_34),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_34),
        .token_in_vec(token_in_vec_34),
        .dl_detect_in(dl_detect_out),
        .origin(origin[34]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_34),
        .out_chan_dep_data(out_chan_dep_data_34),
        .token_out_vec(token_out_vec_34),
        .dl_detect_out(dl_in_vec[34]));

    assign proc_34_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_4_x0_U0.fifo_A_PE_1_4_x033_blk_n);
    assign proc_34_data_PIPO_blk[0] = 1'b0;
    assign proc_34_start_FIFO_blk[0] = 1'b0;
    assign proc_34_TLF_FIFO_blk[0] = 1'b0;
    assign proc_34_input_sync_blk[0] = 1'b0;
    assign proc_34_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_34[0] = dl_detect_out ? proc_dep_vld_vec_34_reg[0] : (proc_34_data_FIFO_blk[0] | proc_34_data_PIPO_blk[0] | proc_34_start_FIFO_blk[0] | proc_34_TLF_FIFO_blk[0] | proc_34_input_sync_blk[0] | proc_34_output_sync_blk[0]);
    assign proc_34_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_4_x0_U0.fifo_A_PE_1_5_x034_blk_n);
    assign proc_34_data_PIPO_blk[1] = 1'b0;
    assign proc_34_start_FIFO_blk[1] = 1'b0;
    assign proc_34_TLF_FIFO_blk[1] = 1'b0;
    assign proc_34_input_sync_blk[1] = 1'b0;
    assign proc_34_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_34[1] = dl_detect_out ? proc_dep_vld_vec_34_reg[1] : (proc_34_data_FIFO_blk[1] | proc_34_data_PIPO_blk[1] | proc_34_start_FIFO_blk[1] | proc_34_TLF_FIFO_blk[1] | proc_34_input_sync_blk[1] | proc_34_output_sync_blk[1]);
    assign proc_34_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_4_x0_U0.fifo_B_PE_1_4_x0129_blk_n);
    assign proc_34_data_PIPO_blk[2] = 1'b0;
    assign proc_34_start_FIFO_blk[2] = 1'b0;
    assign proc_34_TLF_FIFO_blk[2] = 1'b0;
    assign proc_34_input_sync_blk[2] = 1'b0;
    assign proc_34_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_34[2] = dl_detect_out ? proc_dep_vld_vec_34_reg[2] : (proc_34_data_FIFO_blk[2] | proc_34_data_PIPO_blk[2] | proc_34_start_FIFO_blk[2] | proc_34_TLF_FIFO_blk[2] | proc_34_input_sync_blk[2] | proc_34_output_sync_blk[2]);
    assign proc_34_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_4_x0_U0.fifo_B_PE_2_4_x0130_blk_n);
    assign proc_34_data_PIPO_blk[3] = 1'b0;
    assign proc_34_start_FIFO_blk[3] = 1'b0;
    assign proc_34_TLF_FIFO_blk[3] = 1'b0;
    assign proc_34_input_sync_blk[3] = 1'b0;
    assign proc_34_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_34[3] = dl_detect_out ? proc_dep_vld_vec_34_reg[3] : (proc_34_data_FIFO_blk[3] | proc_34_data_PIPO_blk[3] | proc_34_start_FIFO_blk[3] | proc_34_TLF_FIFO_blk[3] | proc_34_input_sync_blk[3] | proc_34_output_sync_blk[3]);
    assign proc_34_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_4_x0_U0.fifo_C_drain_PE_1_4_x0197_blk_n);
    assign proc_34_data_PIPO_blk[4] = 1'b0;
    assign proc_34_start_FIFO_blk[4] = 1'b0;
    assign proc_34_TLF_FIFO_blk[4] = 1'b0;
    assign proc_34_input_sync_blk[4] = 1'b0;
    assign proc_34_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_34[4] = dl_detect_out ? proc_dep_vld_vec_34_reg[4] : (proc_34_data_FIFO_blk[4] | proc_34_data_PIPO_blk[4] | proc_34_start_FIFO_blk[4] | proc_34_TLF_FIFO_blk[4] | proc_34_input_sync_blk[4] | proc_34_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_34_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_34_reg <= proc_dep_vld_vec_34;
        end
    end
    assign in_chan_dep_vld_vec_34[0] = dep_chan_vld_26_34;
    assign in_chan_dep_data_vec_34[175 : 0] = dep_chan_data_26_34;
    assign token_in_vec_34[0] = token_26_34;
    assign in_chan_dep_vld_vec_34[1] = dep_chan_vld_33_34;
    assign in_chan_dep_data_vec_34[351 : 176] = dep_chan_data_33_34;
    assign token_in_vec_34[1] = token_33_34;
    assign in_chan_dep_vld_vec_34[2] = dep_chan_vld_35_34;
    assign in_chan_dep_data_vec_34[527 : 352] = dep_chan_data_35_34;
    assign token_in_vec_34[2] = token_35_34;
    assign in_chan_dep_vld_vec_34[3] = dep_chan_vld_42_34;
    assign in_chan_dep_data_vec_34[703 : 528] = dep_chan_data_42_34;
    assign token_in_vec_34[3] = token_42_34;
    assign in_chan_dep_vld_vec_34[4] = dep_chan_vld_140_34;
    assign in_chan_dep_data_vec_34[879 : 704] = dep_chan_data_140_34;
    assign token_in_vec_34[4] = token_140_34;
    assign dep_chan_vld_34_33 = out_chan_dep_vld_vec_34[0];
    assign dep_chan_data_34_33 = out_chan_dep_data_34;
    assign token_34_33 = token_out_vec_34[0];
    assign dep_chan_vld_34_35 = out_chan_dep_vld_vec_34[1];
    assign dep_chan_data_34_35 = out_chan_dep_data_34;
    assign token_34_35 = token_out_vec_34[1];
    assign dep_chan_vld_34_26 = out_chan_dep_vld_vec_34[2];
    assign dep_chan_data_34_26 = out_chan_dep_data_34;
    assign token_34_26 = token_out_vec_34[2];
    assign dep_chan_vld_34_42 = out_chan_dep_vld_vec_34[3];
    assign dep_chan_data_34_42 = out_chan_dep_data_34;
    assign token_34_42 = token_out_vec_34[3];
    assign dep_chan_vld_34_140 = out_chan_dep_vld_vec_34[4];
    assign dep_chan_data_34_140 = out_chan_dep_data_34;
    assign token_34_140 = token_out_vec_34[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 35, 5, 5) top_hls_deadlock_detect_unit_35 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_35),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_35),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_35),
        .token_in_vec(token_in_vec_35),
        .dl_detect_in(dl_detect_out),
        .origin(origin[35]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_35),
        .out_chan_dep_data(out_chan_dep_data_35),
        .token_out_vec(token_out_vec_35),
        .dl_detect_out(dl_in_vec[35]));

    assign proc_35_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_5_x0_U0.fifo_A_PE_1_5_x034_blk_n);
    assign proc_35_data_PIPO_blk[0] = 1'b0;
    assign proc_35_start_FIFO_blk[0] = 1'b0;
    assign proc_35_TLF_FIFO_blk[0] = 1'b0;
    assign proc_35_input_sync_blk[0] = 1'b0;
    assign proc_35_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_35[0] = dl_detect_out ? proc_dep_vld_vec_35_reg[0] : (proc_35_data_FIFO_blk[0] | proc_35_data_PIPO_blk[0] | proc_35_start_FIFO_blk[0] | proc_35_TLF_FIFO_blk[0] | proc_35_input_sync_blk[0] | proc_35_output_sync_blk[0]);
    assign proc_35_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_5_x0_U0.fifo_A_PE_1_6_x035_blk_n);
    assign proc_35_data_PIPO_blk[1] = 1'b0;
    assign proc_35_start_FIFO_blk[1] = 1'b0;
    assign proc_35_TLF_FIFO_blk[1] = 1'b0;
    assign proc_35_input_sync_blk[1] = 1'b0;
    assign proc_35_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_35[1] = dl_detect_out ? proc_dep_vld_vec_35_reg[1] : (proc_35_data_FIFO_blk[1] | proc_35_data_PIPO_blk[1] | proc_35_start_FIFO_blk[1] | proc_35_TLF_FIFO_blk[1] | proc_35_input_sync_blk[1] | proc_35_output_sync_blk[1]);
    assign proc_35_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_5_x0_U0.fifo_B_PE_1_5_x0138_blk_n);
    assign proc_35_data_PIPO_blk[2] = 1'b0;
    assign proc_35_start_FIFO_blk[2] = 1'b0;
    assign proc_35_TLF_FIFO_blk[2] = 1'b0;
    assign proc_35_input_sync_blk[2] = 1'b0;
    assign proc_35_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_35[2] = dl_detect_out ? proc_dep_vld_vec_35_reg[2] : (proc_35_data_FIFO_blk[2] | proc_35_data_PIPO_blk[2] | proc_35_start_FIFO_blk[2] | proc_35_TLF_FIFO_blk[2] | proc_35_input_sync_blk[2] | proc_35_output_sync_blk[2]);
    assign proc_35_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_5_x0_U0.fifo_B_PE_2_5_x0139_blk_n);
    assign proc_35_data_PIPO_blk[3] = 1'b0;
    assign proc_35_start_FIFO_blk[3] = 1'b0;
    assign proc_35_TLF_FIFO_blk[3] = 1'b0;
    assign proc_35_input_sync_blk[3] = 1'b0;
    assign proc_35_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_35[3] = dl_detect_out ? proc_dep_vld_vec_35_reg[3] : (proc_35_data_FIFO_blk[3] | proc_35_data_PIPO_blk[3] | proc_35_start_FIFO_blk[3] | proc_35_TLF_FIFO_blk[3] | proc_35_input_sync_blk[3] | proc_35_output_sync_blk[3]);
    assign proc_35_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_5_x0_U0.fifo_C_drain_PE_1_5_x0205_blk_n);
    assign proc_35_data_PIPO_blk[4] = 1'b0;
    assign proc_35_start_FIFO_blk[4] = 1'b0;
    assign proc_35_TLF_FIFO_blk[4] = 1'b0;
    assign proc_35_input_sync_blk[4] = 1'b0;
    assign proc_35_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_35[4] = dl_detect_out ? proc_dep_vld_vec_35_reg[4] : (proc_35_data_FIFO_blk[4] | proc_35_data_PIPO_blk[4] | proc_35_start_FIFO_blk[4] | proc_35_TLF_FIFO_blk[4] | proc_35_input_sync_blk[4] | proc_35_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_35_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_35_reg <= proc_dep_vld_vec_35;
        end
    end
    assign in_chan_dep_vld_vec_35[0] = dep_chan_vld_27_35;
    assign in_chan_dep_data_vec_35[175 : 0] = dep_chan_data_27_35;
    assign token_in_vec_35[0] = token_27_35;
    assign in_chan_dep_vld_vec_35[1] = dep_chan_vld_34_35;
    assign in_chan_dep_data_vec_35[351 : 176] = dep_chan_data_34_35;
    assign token_in_vec_35[1] = token_34_35;
    assign in_chan_dep_vld_vec_35[2] = dep_chan_vld_36_35;
    assign in_chan_dep_data_vec_35[527 : 352] = dep_chan_data_36_35;
    assign token_in_vec_35[2] = token_36_35;
    assign in_chan_dep_vld_vec_35[3] = dep_chan_vld_43_35;
    assign in_chan_dep_data_vec_35[703 : 528] = dep_chan_data_43_35;
    assign token_in_vec_35[3] = token_43_35;
    assign in_chan_dep_vld_vec_35[4] = dep_chan_vld_148_35;
    assign in_chan_dep_data_vec_35[879 : 704] = dep_chan_data_148_35;
    assign token_in_vec_35[4] = token_148_35;
    assign dep_chan_vld_35_34 = out_chan_dep_vld_vec_35[0];
    assign dep_chan_data_35_34 = out_chan_dep_data_35;
    assign token_35_34 = token_out_vec_35[0];
    assign dep_chan_vld_35_36 = out_chan_dep_vld_vec_35[1];
    assign dep_chan_data_35_36 = out_chan_dep_data_35;
    assign token_35_36 = token_out_vec_35[1];
    assign dep_chan_vld_35_27 = out_chan_dep_vld_vec_35[2];
    assign dep_chan_data_35_27 = out_chan_dep_data_35;
    assign token_35_27 = token_out_vec_35[2];
    assign dep_chan_vld_35_43 = out_chan_dep_vld_vec_35[3];
    assign dep_chan_data_35_43 = out_chan_dep_data_35;
    assign token_35_43 = token_out_vec_35[3];
    assign dep_chan_vld_35_148 = out_chan_dep_vld_vec_35[4];
    assign dep_chan_data_35_148 = out_chan_dep_data_35;
    assign token_35_148 = token_out_vec_35[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 36, 5, 5) top_hls_deadlock_detect_unit_36 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_36),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_36),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_36),
        .token_in_vec(token_in_vec_36),
        .dl_detect_in(dl_detect_out),
        .origin(origin[36]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_36),
        .out_chan_dep_data(out_chan_dep_data_36),
        .token_out_vec(token_out_vec_36),
        .dl_detect_out(dl_in_vec[36]));

    assign proc_36_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_6_x0_U0.fifo_A_PE_1_6_x035_blk_n);
    assign proc_36_data_PIPO_blk[0] = 1'b0;
    assign proc_36_start_FIFO_blk[0] = 1'b0;
    assign proc_36_TLF_FIFO_blk[0] = 1'b0;
    assign proc_36_input_sync_blk[0] = 1'b0;
    assign proc_36_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_36[0] = dl_detect_out ? proc_dep_vld_vec_36_reg[0] : (proc_36_data_FIFO_blk[0] | proc_36_data_PIPO_blk[0] | proc_36_start_FIFO_blk[0] | proc_36_TLF_FIFO_blk[0] | proc_36_input_sync_blk[0] | proc_36_output_sync_blk[0]);
    assign proc_36_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_6_x0_U0.fifo_A_PE_1_7_x036_blk_n);
    assign proc_36_data_PIPO_blk[1] = 1'b0;
    assign proc_36_start_FIFO_blk[1] = 1'b0;
    assign proc_36_TLF_FIFO_blk[1] = 1'b0;
    assign proc_36_input_sync_blk[1] = 1'b0;
    assign proc_36_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_36[1] = dl_detect_out ? proc_dep_vld_vec_36_reg[1] : (proc_36_data_FIFO_blk[1] | proc_36_data_PIPO_blk[1] | proc_36_start_FIFO_blk[1] | proc_36_TLF_FIFO_blk[1] | proc_36_input_sync_blk[1] | proc_36_output_sync_blk[1]);
    assign proc_36_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_6_x0_U0.fifo_B_PE_1_6_x0147_blk_n);
    assign proc_36_data_PIPO_blk[2] = 1'b0;
    assign proc_36_start_FIFO_blk[2] = 1'b0;
    assign proc_36_TLF_FIFO_blk[2] = 1'b0;
    assign proc_36_input_sync_blk[2] = 1'b0;
    assign proc_36_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_36[2] = dl_detect_out ? proc_dep_vld_vec_36_reg[2] : (proc_36_data_FIFO_blk[2] | proc_36_data_PIPO_blk[2] | proc_36_start_FIFO_blk[2] | proc_36_TLF_FIFO_blk[2] | proc_36_input_sync_blk[2] | proc_36_output_sync_blk[2]);
    assign proc_36_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_6_x0_U0.fifo_B_PE_2_6_x0148_blk_n);
    assign proc_36_data_PIPO_blk[3] = 1'b0;
    assign proc_36_start_FIFO_blk[3] = 1'b0;
    assign proc_36_TLF_FIFO_blk[3] = 1'b0;
    assign proc_36_input_sync_blk[3] = 1'b0;
    assign proc_36_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_36[3] = dl_detect_out ? proc_dep_vld_vec_36_reg[3] : (proc_36_data_FIFO_blk[3] | proc_36_data_PIPO_blk[3] | proc_36_start_FIFO_blk[3] | proc_36_TLF_FIFO_blk[3] | proc_36_input_sync_blk[3] | proc_36_output_sync_blk[3]);
    assign proc_36_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_6_x0_U0.fifo_C_drain_PE_1_6_x0213_blk_n);
    assign proc_36_data_PIPO_blk[4] = 1'b0;
    assign proc_36_start_FIFO_blk[4] = 1'b0;
    assign proc_36_TLF_FIFO_blk[4] = 1'b0;
    assign proc_36_input_sync_blk[4] = 1'b0;
    assign proc_36_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_36[4] = dl_detect_out ? proc_dep_vld_vec_36_reg[4] : (proc_36_data_FIFO_blk[4] | proc_36_data_PIPO_blk[4] | proc_36_start_FIFO_blk[4] | proc_36_TLF_FIFO_blk[4] | proc_36_input_sync_blk[4] | proc_36_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_36_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_36_reg <= proc_dep_vld_vec_36;
        end
    end
    assign in_chan_dep_vld_vec_36[0] = dep_chan_vld_28_36;
    assign in_chan_dep_data_vec_36[175 : 0] = dep_chan_data_28_36;
    assign token_in_vec_36[0] = token_28_36;
    assign in_chan_dep_vld_vec_36[1] = dep_chan_vld_35_36;
    assign in_chan_dep_data_vec_36[351 : 176] = dep_chan_data_35_36;
    assign token_in_vec_36[1] = token_35_36;
    assign in_chan_dep_vld_vec_36[2] = dep_chan_vld_37_36;
    assign in_chan_dep_data_vec_36[527 : 352] = dep_chan_data_37_36;
    assign token_in_vec_36[2] = token_37_36;
    assign in_chan_dep_vld_vec_36[3] = dep_chan_vld_44_36;
    assign in_chan_dep_data_vec_36[703 : 528] = dep_chan_data_44_36;
    assign token_in_vec_36[3] = token_44_36;
    assign in_chan_dep_vld_vec_36[4] = dep_chan_vld_156_36;
    assign in_chan_dep_data_vec_36[879 : 704] = dep_chan_data_156_36;
    assign token_in_vec_36[4] = token_156_36;
    assign dep_chan_vld_36_35 = out_chan_dep_vld_vec_36[0];
    assign dep_chan_data_36_35 = out_chan_dep_data_36;
    assign token_36_35 = token_out_vec_36[0];
    assign dep_chan_vld_36_37 = out_chan_dep_vld_vec_36[1];
    assign dep_chan_data_36_37 = out_chan_dep_data_36;
    assign token_36_37 = token_out_vec_36[1];
    assign dep_chan_vld_36_28 = out_chan_dep_vld_vec_36[2];
    assign dep_chan_data_36_28 = out_chan_dep_data_36;
    assign token_36_28 = token_out_vec_36[2];
    assign dep_chan_vld_36_44 = out_chan_dep_vld_vec_36[3];
    assign dep_chan_data_36_44 = out_chan_dep_data_36;
    assign token_36_44 = token_out_vec_36[3];
    assign dep_chan_vld_36_156 = out_chan_dep_vld_vec_36[4];
    assign dep_chan_data_36_156 = out_chan_dep_data_36;
    assign token_36_156 = token_out_vec_36[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_1_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 37, 5, 5) top_hls_deadlock_detect_unit_37 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_37),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_37),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_37),
        .token_in_vec(token_in_vec_37),
        .dl_detect_in(dl_detect_out),
        .origin(origin[37]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_37),
        .out_chan_dep_data(out_chan_dep_data_37),
        .token_out_vec(token_out_vec_37),
        .dl_detect_out(dl_in_vec[37]));

    assign proc_37_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_7_x0_U0.fifo_A_PE_1_7_x036_blk_n);
    assign proc_37_data_PIPO_blk[0] = 1'b0;
    assign proc_37_start_FIFO_blk[0] = 1'b0;
    assign proc_37_TLF_FIFO_blk[0] = 1'b0;
    assign proc_37_input_sync_blk[0] = 1'b0;
    assign proc_37_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_37[0] = dl_detect_out ? proc_dep_vld_vec_37_reg[0] : (proc_37_data_FIFO_blk[0] | proc_37_data_PIPO_blk[0] | proc_37_start_FIFO_blk[0] | proc_37_TLF_FIFO_blk[0] | proc_37_input_sync_blk[0] | proc_37_output_sync_blk[0]);
    assign proc_37_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_7_x0_U0.fifo_A_PE_1_8_x037_blk_n);
    assign proc_37_data_PIPO_blk[1] = 1'b0;
    assign proc_37_start_FIFO_blk[1] = 1'b0;
    assign proc_37_TLF_FIFO_blk[1] = 1'b0;
    assign proc_37_input_sync_blk[1] = 1'b0;
    assign proc_37_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_37[1] = dl_detect_out ? proc_dep_vld_vec_37_reg[1] : (proc_37_data_FIFO_blk[1] | proc_37_data_PIPO_blk[1] | proc_37_start_FIFO_blk[1] | proc_37_TLF_FIFO_blk[1] | proc_37_input_sync_blk[1] | proc_37_output_sync_blk[1]);
    assign proc_37_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_7_x0_U0.fifo_B_PE_1_7_x0156_blk_n);
    assign proc_37_data_PIPO_blk[2] = 1'b0;
    assign proc_37_start_FIFO_blk[2] = 1'b0;
    assign proc_37_TLF_FIFO_blk[2] = 1'b0;
    assign proc_37_input_sync_blk[2] = 1'b0;
    assign proc_37_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_37[2] = dl_detect_out ? proc_dep_vld_vec_37_reg[2] : (proc_37_data_FIFO_blk[2] | proc_37_data_PIPO_blk[2] | proc_37_start_FIFO_blk[2] | proc_37_TLF_FIFO_blk[2] | proc_37_input_sync_blk[2] | proc_37_output_sync_blk[2]);
    assign proc_37_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_7_x0_U0.fifo_B_PE_2_7_x0157_blk_n);
    assign proc_37_data_PIPO_blk[3] = 1'b0;
    assign proc_37_start_FIFO_blk[3] = 1'b0;
    assign proc_37_TLF_FIFO_blk[3] = 1'b0;
    assign proc_37_input_sync_blk[3] = 1'b0;
    assign proc_37_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_37[3] = dl_detect_out ? proc_dep_vld_vec_37_reg[3] : (proc_37_data_FIFO_blk[3] | proc_37_data_PIPO_blk[3] | proc_37_start_FIFO_blk[3] | proc_37_TLF_FIFO_blk[3] | proc_37_input_sync_blk[3] | proc_37_output_sync_blk[3]);
    assign proc_37_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_1_7_x0_U0.fifo_C_drain_PE_1_7_x0221_blk_n);
    assign proc_37_data_PIPO_blk[4] = 1'b0;
    assign proc_37_start_FIFO_blk[4] = 1'b0;
    assign proc_37_TLF_FIFO_blk[4] = 1'b0;
    assign proc_37_input_sync_blk[4] = 1'b0;
    assign proc_37_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_37[4] = dl_detect_out ? proc_dep_vld_vec_37_reg[4] : (proc_37_data_FIFO_blk[4] | proc_37_data_PIPO_blk[4] | proc_37_start_FIFO_blk[4] | proc_37_TLF_FIFO_blk[4] | proc_37_input_sync_blk[4] | proc_37_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_37_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_37_reg <= proc_dep_vld_vec_37;
        end
    end
    assign in_chan_dep_vld_vec_37[0] = dep_chan_vld_29_37;
    assign in_chan_dep_data_vec_37[175 : 0] = dep_chan_data_29_37;
    assign token_in_vec_37[0] = token_29_37;
    assign in_chan_dep_vld_vec_37[1] = dep_chan_vld_36_37;
    assign in_chan_dep_data_vec_37[351 : 176] = dep_chan_data_36_37;
    assign token_in_vec_37[1] = token_36_37;
    assign in_chan_dep_vld_vec_37[2] = dep_chan_vld_45_37;
    assign in_chan_dep_data_vec_37[527 : 352] = dep_chan_data_45_37;
    assign token_in_vec_37[2] = token_45_37;
    assign in_chan_dep_vld_vec_37[3] = dep_chan_vld_87_37;
    assign in_chan_dep_data_vec_37[703 : 528] = dep_chan_data_87_37;
    assign token_in_vec_37[3] = token_87_37;
    assign in_chan_dep_vld_vec_37[4] = dep_chan_vld_164_37;
    assign in_chan_dep_data_vec_37[879 : 704] = dep_chan_data_164_37;
    assign token_in_vec_37[4] = token_164_37;
    assign dep_chan_vld_37_36 = out_chan_dep_vld_vec_37[0];
    assign dep_chan_data_37_36 = out_chan_dep_data_37;
    assign token_37_36 = token_out_vec_37[0];
    assign dep_chan_vld_37_87 = out_chan_dep_vld_vec_37[1];
    assign dep_chan_data_37_87 = out_chan_dep_data_37;
    assign token_37_87 = token_out_vec_37[1];
    assign dep_chan_vld_37_29 = out_chan_dep_vld_vec_37[2];
    assign dep_chan_data_37_29 = out_chan_dep_data_37;
    assign token_37_29 = token_out_vec_37[2];
    assign dep_chan_vld_37_45 = out_chan_dep_vld_vec_37[3];
    assign dep_chan_data_37_45 = out_chan_dep_data_37;
    assign token_37_45 = token_out_vec_37[3];
    assign dep_chan_vld_37_164 = out_chan_dep_vld_vec_37[4];
    assign dep_chan_data_37_164 = out_chan_dep_data_37;
    assign token_37_164 = token_out_vec_37[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 38, 5, 5) top_hls_deadlock_detect_unit_38 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_38),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_38),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_38),
        .token_in_vec(token_in_vec_38),
        .dl_detect_in(dl_detect_out),
        .origin(origin[38]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_38),
        .out_chan_dep_data(out_chan_dep_data_38),
        .token_out_vec(token_out_vec_38),
        .dl_detect_out(dl_in_vec[38]));

    assign proc_38_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_0_x038_blk_n);
    assign proc_38_data_PIPO_blk[0] = 1'b0;
    assign proc_38_start_FIFO_blk[0] = 1'b0;
    assign proc_38_TLF_FIFO_blk[0] = 1'b0;
    assign proc_38_input_sync_blk[0] = 1'b0;
    assign proc_38_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_38[0] = dl_detect_out ? proc_dep_vld_vec_38_reg[0] : (proc_38_data_FIFO_blk[0] | proc_38_data_PIPO_blk[0] | proc_38_start_FIFO_blk[0] | proc_38_TLF_FIFO_blk[0] | proc_38_input_sync_blk[0] | proc_38_output_sync_blk[0]);
    assign proc_38_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_1_x039_blk_n);
    assign proc_38_data_PIPO_blk[1] = 1'b0;
    assign proc_38_start_FIFO_blk[1] = 1'b0;
    assign proc_38_TLF_FIFO_blk[1] = 1'b0;
    assign proc_38_input_sync_blk[1] = 1'b0;
    assign proc_38_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_38[1] = dl_detect_out ? proc_dep_vld_vec_38_reg[1] : (proc_38_data_FIFO_blk[1] | proc_38_data_PIPO_blk[1] | proc_38_start_FIFO_blk[1] | proc_38_TLF_FIFO_blk[1] | proc_38_input_sync_blk[1] | proc_38_output_sync_blk[1]);
    assign proc_38_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_0_x0_U0.fifo_B_PE_2_0_x094_blk_n);
    assign proc_38_data_PIPO_blk[2] = 1'b0;
    assign proc_38_start_FIFO_blk[2] = 1'b0;
    assign proc_38_TLF_FIFO_blk[2] = 1'b0;
    assign proc_38_input_sync_blk[2] = 1'b0;
    assign proc_38_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_38[2] = dl_detect_out ? proc_dep_vld_vec_38_reg[2] : (proc_38_data_FIFO_blk[2] | proc_38_data_PIPO_blk[2] | proc_38_start_FIFO_blk[2] | proc_38_TLF_FIFO_blk[2] | proc_38_input_sync_blk[2] | proc_38_output_sync_blk[2]);
    assign proc_38_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_0_x0_U0.fifo_B_PE_3_0_x095_blk_n);
    assign proc_38_data_PIPO_blk[3] = 1'b0;
    assign proc_38_start_FIFO_blk[3] = 1'b0;
    assign proc_38_TLF_FIFO_blk[3] = 1'b0;
    assign proc_38_input_sync_blk[3] = 1'b0;
    assign proc_38_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_38[3] = dl_detect_out ? proc_dep_vld_vec_38_reg[3] : (proc_38_data_FIFO_blk[3] | proc_38_data_PIPO_blk[3] | proc_38_start_FIFO_blk[3] | proc_38_TLF_FIFO_blk[3] | proc_38_input_sync_blk[3] | proc_38_output_sync_blk[3]);
    assign proc_38_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_0_x0_U0.fifo_C_drain_PE_2_0_x0166_blk_n);
    assign proc_38_data_PIPO_blk[4] = 1'b0;
    assign proc_38_start_FIFO_blk[4] = 1'b0;
    assign proc_38_TLF_FIFO_blk[4] = 1'b0;
    assign proc_38_input_sync_blk[4] = 1'b0;
    assign proc_38_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_38[4] = dl_detect_out ? proc_dep_vld_vec_38_reg[4] : (proc_38_data_FIFO_blk[4] | proc_38_data_PIPO_blk[4] | proc_38_start_FIFO_blk[4] | proc_38_TLF_FIFO_blk[4] | proc_38_input_sync_blk[4] | proc_38_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_38_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_38_reg <= proc_dep_vld_vec_38;
        end
    end
    assign in_chan_dep_vld_vec_38[0] = dep_chan_vld_6_38;
    assign in_chan_dep_data_vec_38[175 : 0] = dep_chan_data_6_38;
    assign token_in_vec_38[0] = token_6_38;
    assign in_chan_dep_vld_vec_38[1] = dep_chan_vld_30_38;
    assign in_chan_dep_data_vec_38[351 : 176] = dep_chan_data_30_38;
    assign token_in_vec_38[1] = token_30_38;
    assign in_chan_dep_vld_vec_38[2] = dep_chan_vld_39_38;
    assign in_chan_dep_data_vec_38[527 : 352] = dep_chan_data_39_38;
    assign token_in_vec_38[2] = token_39_38;
    assign in_chan_dep_vld_vec_38[3] = dep_chan_vld_46_38;
    assign in_chan_dep_data_vec_38[703 : 528] = dep_chan_data_46_38;
    assign token_in_vec_38[3] = token_46_38;
    assign in_chan_dep_vld_vec_38[4] = dep_chan_vld_107_38;
    assign in_chan_dep_data_vec_38[879 : 704] = dep_chan_data_107_38;
    assign token_in_vec_38[4] = token_107_38;
    assign dep_chan_vld_38_6 = out_chan_dep_vld_vec_38[0];
    assign dep_chan_data_38_6 = out_chan_dep_data_38;
    assign token_38_6 = token_out_vec_38[0];
    assign dep_chan_vld_38_39 = out_chan_dep_vld_vec_38[1];
    assign dep_chan_data_38_39 = out_chan_dep_data_38;
    assign token_38_39 = token_out_vec_38[1];
    assign dep_chan_vld_38_30 = out_chan_dep_vld_vec_38[2];
    assign dep_chan_data_38_30 = out_chan_dep_data_38;
    assign token_38_30 = token_out_vec_38[2];
    assign dep_chan_vld_38_46 = out_chan_dep_vld_vec_38[3];
    assign dep_chan_data_38_46 = out_chan_dep_data_38;
    assign token_38_46 = token_out_vec_38[3];
    assign dep_chan_vld_38_107 = out_chan_dep_vld_vec_38[4];
    assign dep_chan_data_38_107 = out_chan_dep_data_38;
    assign token_38_107 = token_out_vec_38[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 39, 5, 5) top_hls_deadlock_detect_unit_39 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_39),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_39),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_39),
        .token_in_vec(token_in_vec_39),
        .dl_detect_in(dl_detect_out),
        .origin(origin[39]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_39),
        .out_chan_dep_data(out_chan_dep_data_39),
        .token_out_vec(token_out_vec_39),
        .dl_detect_out(dl_in_vec[39]));

    assign proc_39_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_1_x039_blk_n);
    assign proc_39_data_PIPO_blk[0] = 1'b0;
    assign proc_39_start_FIFO_blk[0] = 1'b0;
    assign proc_39_TLF_FIFO_blk[0] = 1'b0;
    assign proc_39_input_sync_blk[0] = 1'b0;
    assign proc_39_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_39[0] = dl_detect_out ? proc_dep_vld_vec_39_reg[0] : (proc_39_data_FIFO_blk[0] | proc_39_data_PIPO_blk[0] | proc_39_start_FIFO_blk[0] | proc_39_TLF_FIFO_blk[0] | proc_39_input_sync_blk[0] | proc_39_output_sync_blk[0]);
    assign proc_39_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_2_x040_blk_n);
    assign proc_39_data_PIPO_blk[1] = 1'b0;
    assign proc_39_start_FIFO_blk[1] = 1'b0;
    assign proc_39_TLF_FIFO_blk[1] = 1'b0;
    assign proc_39_input_sync_blk[1] = 1'b0;
    assign proc_39_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_39[1] = dl_detect_out ? proc_dep_vld_vec_39_reg[1] : (proc_39_data_FIFO_blk[1] | proc_39_data_PIPO_blk[1] | proc_39_start_FIFO_blk[1] | proc_39_TLF_FIFO_blk[1] | proc_39_input_sync_blk[1] | proc_39_output_sync_blk[1]);
    assign proc_39_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_1_x0_U0.fifo_B_PE_2_1_x0103_blk_n);
    assign proc_39_data_PIPO_blk[2] = 1'b0;
    assign proc_39_start_FIFO_blk[2] = 1'b0;
    assign proc_39_TLF_FIFO_blk[2] = 1'b0;
    assign proc_39_input_sync_blk[2] = 1'b0;
    assign proc_39_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_39[2] = dl_detect_out ? proc_dep_vld_vec_39_reg[2] : (proc_39_data_FIFO_blk[2] | proc_39_data_PIPO_blk[2] | proc_39_start_FIFO_blk[2] | proc_39_TLF_FIFO_blk[2] | proc_39_input_sync_blk[2] | proc_39_output_sync_blk[2]);
    assign proc_39_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_1_x0_U0.fifo_B_PE_3_1_x0104_blk_n);
    assign proc_39_data_PIPO_blk[3] = 1'b0;
    assign proc_39_start_FIFO_blk[3] = 1'b0;
    assign proc_39_TLF_FIFO_blk[3] = 1'b0;
    assign proc_39_input_sync_blk[3] = 1'b0;
    assign proc_39_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_39[3] = dl_detect_out ? proc_dep_vld_vec_39_reg[3] : (proc_39_data_FIFO_blk[3] | proc_39_data_PIPO_blk[3] | proc_39_start_FIFO_blk[3] | proc_39_TLF_FIFO_blk[3] | proc_39_input_sync_blk[3] | proc_39_output_sync_blk[3]);
    assign proc_39_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_1_x0_U0.fifo_C_drain_PE_2_1_x0174_blk_n);
    assign proc_39_data_PIPO_blk[4] = 1'b0;
    assign proc_39_start_FIFO_blk[4] = 1'b0;
    assign proc_39_TLF_FIFO_blk[4] = 1'b0;
    assign proc_39_input_sync_blk[4] = 1'b0;
    assign proc_39_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_39[4] = dl_detect_out ? proc_dep_vld_vec_39_reg[4] : (proc_39_data_FIFO_blk[4] | proc_39_data_PIPO_blk[4] | proc_39_start_FIFO_blk[4] | proc_39_TLF_FIFO_blk[4] | proc_39_input_sync_blk[4] | proc_39_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_39_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_39_reg <= proc_dep_vld_vec_39;
        end
    end
    assign in_chan_dep_vld_vec_39[0] = dep_chan_vld_31_39;
    assign in_chan_dep_data_vec_39[175 : 0] = dep_chan_data_31_39;
    assign token_in_vec_39[0] = token_31_39;
    assign in_chan_dep_vld_vec_39[1] = dep_chan_vld_38_39;
    assign in_chan_dep_data_vec_39[351 : 176] = dep_chan_data_38_39;
    assign token_in_vec_39[1] = token_38_39;
    assign in_chan_dep_vld_vec_39[2] = dep_chan_vld_40_39;
    assign in_chan_dep_data_vec_39[527 : 352] = dep_chan_data_40_39;
    assign token_in_vec_39[2] = token_40_39;
    assign in_chan_dep_vld_vec_39[3] = dep_chan_vld_47_39;
    assign in_chan_dep_data_vec_39[703 : 528] = dep_chan_data_47_39;
    assign token_in_vec_39[3] = token_47_39;
    assign in_chan_dep_vld_vec_39[4] = dep_chan_vld_115_39;
    assign in_chan_dep_data_vec_39[879 : 704] = dep_chan_data_115_39;
    assign token_in_vec_39[4] = token_115_39;
    assign dep_chan_vld_39_38 = out_chan_dep_vld_vec_39[0];
    assign dep_chan_data_39_38 = out_chan_dep_data_39;
    assign token_39_38 = token_out_vec_39[0];
    assign dep_chan_vld_39_40 = out_chan_dep_vld_vec_39[1];
    assign dep_chan_data_39_40 = out_chan_dep_data_39;
    assign token_39_40 = token_out_vec_39[1];
    assign dep_chan_vld_39_31 = out_chan_dep_vld_vec_39[2];
    assign dep_chan_data_39_31 = out_chan_dep_data_39;
    assign token_39_31 = token_out_vec_39[2];
    assign dep_chan_vld_39_47 = out_chan_dep_vld_vec_39[3];
    assign dep_chan_data_39_47 = out_chan_dep_data_39;
    assign token_39_47 = token_out_vec_39[3];
    assign dep_chan_vld_39_115 = out_chan_dep_vld_vec_39[4];
    assign dep_chan_data_39_115 = out_chan_dep_data_39;
    assign token_39_115 = token_out_vec_39[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 40, 5, 5) top_hls_deadlock_detect_unit_40 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_40),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_40),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_40),
        .token_in_vec(token_in_vec_40),
        .dl_detect_in(dl_detect_out),
        .origin(origin[40]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_40),
        .out_chan_dep_data(out_chan_dep_data_40),
        .token_out_vec(token_out_vec_40),
        .dl_detect_out(dl_in_vec[40]));

    assign proc_40_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_2_x0_U0.fifo_A_PE_2_2_x040_blk_n);
    assign proc_40_data_PIPO_blk[0] = 1'b0;
    assign proc_40_start_FIFO_blk[0] = 1'b0;
    assign proc_40_TLF_FIFO_blk[0] = 1'b0;
    assign proc_40_input_sync_blk[0] = 1'b0;
    assign proc_40_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_40[0] = dl_detect_out ? proc_dep_vld_vec_40_reg[0] : (proc_40_data_FIFO_blk[0] | proc_40_data_PIPO_blk[0] | proc_40_start_FIFO_blk[0] | proc_40_TLF_FIFO_blk[0] | proc_40_input_sync_blk[0] | proc_40_output_sync_blk[0]);
    assign proc_40_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_2_x0_U0.fifo_A_PE_2_3_x041_blk_n);
    assign proc_40_data_PIPO_blk[1] = 1'b0;
    assign proc_40_start_FIFO_blk[1] = 1'b0;
    assign proc_40_TLF_FIFO_blk[1] = 1'b0;
    assign proc_40_input_sync_blk[1] = 1'b0;
    assign proc_40_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_40[1] = dl_detect_out ? proc_dep_vld_vec_40_reg[1] : (proc_40_data_FIFO_blk[1] | proc_40_data_PIPO_blk[1] | proc_40_start_FIFO_blk[1] | proc_40_TLF_FIFO_blk[1] | proc_40_input_sync_blk[1] | proc_40_output_sync_blk[1]);
    assign proc_40_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_2_x0_U0.fifo_B_PE_2_2_x0112_blk_n);
    assign proc_40_data_PIPO_blk[2] = 1'b0;
    assign proc_40_start_FIFO_blk[2] = 1'b0;
    assign proc_40_TLF_FIFO_blk[2] = 1'b0;
    assign proc_40_input_sync_blk[2] = 1'b0;
    assign proc_40_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_40[2] = dl_detect_out ? proc_dep_vld_vec_40_reg[2] : (proc_40_data_FIFO_blk[2] | proc_40_data_PIPO_blk[2] | proc_40_start_FIFO_blk[2] | proc_40_TLF_FIFO_blk[2] | proc_40_input_sync_blk[2] | proc_40_output_sync_blk[2]);
    assign proc_40_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_2_x0_U0.fifo_B_PE_3_2_x0113_blk_n);
    assign proc_40_data_PIPO_blk[3] = 1'b0;
    assign proc_40_start_FIFO_blk[3] = 1'b0;
    assign proc_40_TLF_FIFO_blk[3] = 1'b0;
    assign proc_40_input_sync_blk[3] = 1'b0;
    assign proc_40_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_40[3] = dl_detect_out ? proc_dep_vld_vec_40_reg[3] : (proc_40_data_FIFO_blk[3] | proc_40_data_PIPO_blk[3] | proc_40_start_FIFO_blk[3] | proc_40_TLF_FIFO_blk[3] | proc_40_input_sync_blk[3] | proc_40_output_sync_blk[3]);
    assign proc_40_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_2_x0_U0.fifo_C_drain_PE_2_2_x0182_blk_n);
    assign proc_40_data_PIPO_blk[4] = 1'b0;
    assign proc_40_start_FIFO_blk[4] = 1'b0;
    assign proc_40_TLF_FIFO_blk[4] = 1'b0;
    assign proc_40_input_sync_blk[4] = 1'b0;
    assign proc_40_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_40[4] = dl_detect_out ? proc_dep_vld_vec_40_reg[4] : (proc_40_data_FIFO_blk[4] | proc_40_data_PIPO_blk[4] | proc_40_start_FIFO_blk[4] | proc_40_TLF_FIFO_blk[4] | proc_40_input_sync_blk[4] | proc_40_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_40_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_40_reg <= proc_dep_vld_vec_40;
        end
    end
    assign in_chan_dep_vld_vec_40[0] = dep_chan_vld_32_40;
    assign in_chan_dep_data_vec_40[175 : 0] = dep_chan_data_32_40;
    assign token_in_vec_40[0] = token_32_40;
    assign in_chan_dep_vld_vec_40[1] = dep_chan_vld_39_40;
    assign in_chan_dep_data_vec_40[351 : 176] = dep_chan_data_39_40;
    assign token_in_vec_40[1] = token_39_40;
    assign in_chan_dep_vld_vec_40[2] = dep_chan_vld_41_40;
    assign in_chan_dep_data_vec_40[527 : 352] = dep_chan_data_41_40;
    assign token_in_vec_40[2] = token_41_40;
    assign in_chan_dep_vld_vec_40[3] = dep_chan_vld_48_40;
    assign in_chan_dep_data_vec_40[703 : 528] = dep_chan_data_48_40;
    assign token_in_vec_40[3] = token_48_40;
    assign in_chan_dep_vld_vec_40[4] = dep_chan_vld_123_40;
    assign in_chan_dep_data_vec_40[879 : 704] = dep_chan_data_123_40;
    assign token_in_vec_40[4] = token_123_40;
    assign dep_chan_vld_40_39 = out_chan_dep_vld_vec_40[0];
    assign dep_chan_data_40_39 = out_chan_dep_data_40;
    assign token_40_39 = token_out_vec_40[0];
    assign dep_chan_vld_40_41 = out_chan_dep_vld_vec_40[1];
    assign dep_chan_data_40_41 = out_chan_dep_data_40;
    assign token_40_41 = token_out_vec_40[1];
    assign dep_chan_vld_40_32 = out_chan_dep_vld_vec_40[2];
    assign dep_chan_data_40_32 = out_chan_dep_data_40;
    assign token_40_32 = token_out_vec_40[2];
    assign dep_chan_vld_40_48 = out_chan_dep_vld_vec_40[3];
    assign dep_chan_data_40_48 = out_chan_dep_data_40;
    assign token_40_48 = token_out_vec_40[3];
    assign dep_chan_vld_40_123 = out_chan_dep_vld_vec_40[4];
    assign dep_chan_data_40_123 = out_chan_dep_data_40;
    assign token_40_123 = token_out_vec_40[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 41, 5, 5) top_hls_deadlock_detect_unit_41 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_41),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_41),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_41),
        .token_in_vec(token_in_vec_41),
        .dl_detect_in(dl_detect_out),
        .origin(origin[41]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_41),
        .out_chan_dep_data(out_chan_dep_data_41),
        .token_out_vec(token_out_vec_41),
        .dl_detect_out(dl_in_vec[41]));

    assign proc_41_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_3_x0_U0.fifo_A_PE_2_3_x041_blk_n);
    assign proc_41_data_PIPO_blk[0] = 1'b0;
    assign proc_41_start_FIFO_blk[0] = 1'b0;
    assign proc_41_TLF_FIFO_blk[0] = 1'b0;
    assign proc_41_input_sync_blk[0] = 1'b0;
    assign proc_41_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_41[0] = dl_detect_out ? proc_dep_vld_vec_41_reg[0] : (proc_41_data_FIFO_blk[0] | proc_41_data_PIPO_blk[0] | proc_41_start_FIFO_blk[0] | proc_41_TLF_FIFO_blk[0] | proc_41_input_sync_blk[0] | proc_41_output_sync_blk[0]);
    assign proc_41_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_3_x0_U0.fifo_A_PE_2_4_x042_blk_n);
    assign proc_41_data_PIPO_blk[1] = 1'b0;
    assign proc_41_start_FIFO_blk[1] = 1'b0;
    assign proc_41_TLF_FIFO_blk[1] = 1'b0;
    assign proc_41_input_sync_blk[1] = 1'b0;
    assign proc_41_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_41[1] = dl_detect_out ? proc_dep_vld_vec_41_reg[1] : (proc_41_data_FIFO_blk[1] | proc_41_data_PIPO_blk[1] | proc_41_start_FIFO_blk[1] | proc_41_TLF_FIFO_blk[1] | proc_41_input_sync_blk[1] | proc_41_output_sync_blk[1]);
    assign proc_41_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_3_x0_U0.fifo_B_PE_2_3_x0121_blk_n);
    assign proc_41_data_PIPO_blk[2] = 1'b0;
    assign proc_41_start_FIFO_blk[2] = 1'b0;
    assign proc_41_TLF_FIFO_blk[2] = 1'b0;
    assign proc_41_input_sync_blk[2] = 1'b0;
    assign proc_41_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_41[2] = dl_detect_out ? proc_dep_vld_vec_41_reg[2] : (proc_41_data_FIFO_blk[2] | proc_41_data_PIPO_blk[2] | proc_41_start_FIFO_blk[2] | proc_41_TLF_FIFO_blk[2] | proc_41_input_sync_blk[2] | proc_41_output_sync_blk[2]);
    assign proc_41_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_3_x0_U0.fifo_B_PE_3_3_x0122_blk_n);
    assign proc_41_data_PIPO_blk[3] = 1'b0;
    assign proc_41_start_FIFO_blk[3] = 1'b0;
    assign proc_41_TLF_FIFO_blk[3] = 1'b0;
    assign proc_41_input_sync_blk[3] = 1'b0;
    assign proc_41_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_41[3] = dl_detect_out ? proc_dep_vld_vec_41_reg[3] : (proc_41_data_FIFO_blk[3] | proc_41_data_PIPO_blk[3] | proc_41_start_FIFO_blk[3] | proc_41_TLF_FIFO_blk[3] | proc_41_input_sync_blk[3] | proc_41_output_sync_blk[3]);
    assign proc_41_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_3_x0_U0.fifo_C_drain_PE_2_3_x0190_blk_n);
    assign proc_41_data_PIPO_blk[4] = 1'b0;
    assign proc_41_start_FIFO_blk[4] = 1'b0;
    assign proc_41_TLF_FIFO_blk[4] = 1'b0;
    assign proc_41_input_sync_blk[4] = 1'b0;
    assign proc_41_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_41[4] = dl_detect_out ? proc_dep_vld_vec_41_reg[4] : (proc_41_data_FIFO_blk[4] | proc_41_data_PIPO_blk[4] | proc_41_start_FIFO_blk[4] | proc_41_TLF_FIFO_blk[4] | proc_41_input_sync_blk[4] | proc_41_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_41_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_41_reg <= proc_dep_vld_vec_41;
        end
    end
    assign in_chan_dep_vld_vec_41[0] = dep_chan_vld_33_41;
    assign in_chan_dep_data_vec_41[175 : 0] = dep_chan_data_33_41;
    assign token_in_vec_41[0] = token_33_41;
    assign in_chan_dep_vld_vec_41[1] = dep_chan_vld_40_41;
    assign in_chan_dep_data_vec_41[351 : 176] = dep_chan_data_40_41;
    assign token_in_vec_41[1] = token_40_41;
    assign in_chan_dep_vld_vec_41[2] = dep_chan_vld_42_41;
    assign in_chan_dep_data_vec_41[527 : 352] = dep_chan_data_42_41;
    assign token_in_vec_41[2] = token_42_41;
    assign in_chan_dep_vld_vec_41[3] = dep_chan_vld_49_41;
    assign in_chan_dep_data_vec_41[703 : 528] = dep_chan_data_49_41;
    assign token_in_vec_41[3] = token_49_41;
    assign in_chan_dep_vld_vec_41[4] = dep_chan_vld_131_41;
    assign in_chan_dep_data_vec_41[879 : 704] = dep_chan_data_131_41;
    assign token_in_vec_41[4] = token_131_41;
    assign dep_chan_vld_41_40 = out_chan_dep_vld_vec_41[0];
    assign dep_chan_data_41_40 = out_chan_dep_data_41;
    assign token_41_40 = token_out_vec_41[0];
    assign dep_chan_vld_41_42 = out_chan_dep_vld_vec_41[1];
    assign dep_chan_data_41_42 = out_chan_dep_data_41;
    assign token_41_42 = token_out_vec_41[1];
    assign dep_chan_vld_41_33 = out_chan_dep_vld_vec_41[2];
    assign dep_chan_data_41_33 = out_chan_dep_data_41;
    assign token_41_33 = token_out_vec_41[2];
    assign dep_chan_vld_41_49 = out_chan_dep_vld_vec_41[3];
    assign dep_chan_data_41_49 = out_chan_dep_data_41;
    assign token_41_49 = token_out_vec_41[3];
    assign dep_chan_vld_41_131 = out_chan_dep_vld_vec_41[4];
    assign dep_chan_data_41_131 = out_chan_dep_data_41;
    assign token_41_131 = token_out_vec_41[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 42, 5, 5) top_hls_deadlock_detect_unit_42 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_42),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_42),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_42),
        .token_in_vec(token_in_vec_42),
        .dl_detect_in(dl_detect_out),
        .origin(origin[42]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_42),
        .out_chan_dep_data(out_chan_dep_data_42),
        .token_out_vec(token_out_vec_42),
        .dl_detect_out(dl_in_vec[42]));

    assign proc_42_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_4_x0_U0.fifo_A_PE_2_4_x042_blk_n);
    assign proc_42_data_PIPO_blk[0] = 1'b0;
    assign proc_42_start_FIFO_blk[0] = 1'b0;
    assign proc_42_TLF_FIFO_blk[0] = 1'b0;
    assign proc_42_input_sync_blk[0] = 1'b0;
    assign proc_42_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_42[0] = dl_detect_out ? proc_dep_vld_vec_42_reg[0] : (proc_42_data_FIFO_blk[0] | proc_42_data_PIPO_blk[0] | proc_42_start_FIFO_blk[0] | proc_42_TLF_FIFO_blk[0] | proc_42_input_sync_blk[0] | proc_42_output_sync_blk[0]);
    assign proc_42_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_4_x0_U0.fifo_A_PE_2_5_x043_blk_n);
    assign proc_42_data_PIPO_blk[1] = 1'b0;
    assign proc_42_start_FIFO_blk[1] = 1'b0;
    assign proc_42_TLF_FIFO_blk[1] = 1'b0;
    assign proc_42_input_sync_blk[1] = 1'b0;
    assign proc_42_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_42[1] = dl_detect_out ? proc_dep_vld_vec_42_reg[1] : (proc_42_data_FIFO_blk[1] | proc_42_data_PIPO_blk[1] | proc_42_start_FIFO_blk[1] | proc_42_TLF_FIFO_blk[1] | proc_42_input_sync_blk[1] | proc_42_output_sync_blk[1]);
    assign proc_42_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_4_x0_U0.fifo_B_PE_2_4_x0130_blk_n);
    assign proc_42_data_PIPO_blk[2] = 1'b0;
    assign proc_42_start_FIFO_blk[2] = 1'b0;
    assign proc_42_TLF_FIFO_blk[2] = 1'b0;
    assign proc_42_input_sync_blk[2] = 1'b0;
    assign proc_42_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_42[2] = dl_detect_out ? proc_dep_vld_vec_42_reg[2] : (proc_42_data_FIFO_blk[2] | proc_42_data_PIPO_blk[2] | proc_42_start_FIFO_blk[2] | proc_42_TLF_FIFO_blk[2] | proc_42_input_sync_blk[2] | proc_42_output_sync_blk[2]);
    assign proc_42_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_4_x0_U0.fifo_B_PE_3_4_x0131_blk_n);
    assign proc_42_data_PIPO_blk[3] = 1'b0;
    assign proc_42_start_FIFO_blk[3] = 1'b0;
    assign proc_42_TLF_FIFO_blk[3] = 1'b0;
    assign proc_42_input_sync_blk[3] = 1'b0;
    assign proc_42_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_42[3] = dl_detect_out ? proc_dep_vld_vec_42_reg[3] : (proc_42_data_FIFO_blk[3] | proc_42_data_PIPO_blk[3] | proc_42_start_FIFO_blk[3] | proc_42_TLF_FIFO_blk[3] | proc_42_input_sync_blk[3] | proc_42_output_sync_blk[3]);
    assign proc_42_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_4_x0_U0.fifo_C_drain_PE_2_4_x0198_blk_n);
    assign proc_42_data_PIPO_blk[4] = 1'b0;
    assign proc_42_start_FIFO_blk[4] = 1'b0;
    assign proc_42_TLF_FIFO_blk[4] = 1'b0;
    assign proc_42_input_sync_blk[4] = 1'b0;
    assign proc_42_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_42[4] = dl_detect_out ? proc_dep_vld_vec_42_reg[4] : (proc_42_data_FIFO_blk[4] | proc_42_data_PIPO_blk[4] | proc_42_start_FIFO_blk[4] | proc_42_TLF_FIFO_blk[4] | proc_42_input_sync_blk[4] | proc_42_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_42_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_42_reg <= proc_dep_vld_vec_42;
        end
    end
    assign in_chan_dep_vld_vec_42[0] = dep_chan_vld_34_42;
    assign in_chan_dep_data_vec_42[175 : 0] = dep_chan_data_34_42;
    assign token_in_vec_42[0] = token_34_42;
    assign in_chan_dep_vld_vec_42[1] = dep_chan_vld_41_42;
    assign in_chan_dep_data_vec_42[351 : 176] = dep_chan_data_41_42;
    assign token_in_vec_42[1] = token_41_42;
    assign in_chan_dep_vld_vec_42[2] = dep_chan_vld_43_42;
    assign in_chan_dep_data_vec_42[527 : 352] = dep_chan_data_43_42;
    assign token_in_vec_42[2] = token_43_42;
    assign in_chan_dep_vld_vec_42[3] = dep_chan_vld_50_42;
    assign in_chan_dep_data_vec_42[703 : 528] = dep_chan_data_50_42;
    assign token_in_vec_42[3] = token_50_42;
    assign in_chan_dep_vld_vec_42[4] = dep_chan_vld_139_42;
    assign in_chan_dep_data_vec_42[879 : 704] = dep_chan_data_139_42;
    assign token_in_vec_42[4] = token_139_42;
    assign dep_chan_vld_42_41 = out_chan_dep_vld_vec_42[0];
    assign dep_chan_data_42_41 = out_chan_dep_data_42;
    assign token_42_41 = token_out_vec_42[0];
    assign dep_chan_vld_42_43 = out_chan_dep_vld_vec_42[1];
    assign dep_chan_data_42_43 = out_chan_dep_data_42;
    assign token_42_43 = token_out_vec_42[1];
    assign dep_chan_vld_42_34 = out_chan_dep_vld_vec_42[2];
    assign dep_chan_data_42_34 = out_chan_dep_data_42;
    assign token_42_34 = token_out_vec_42[2];
    assign dep_chan_vld_42_50 = out_chan_dep_vld_vec_42[3];
    assign dep_chan_data_42_50 = out_chan_dep_data_42;
    assign token_42_50 = token_out_vec_42[3];
    assign dep_chan_vld_42_139 = out_chan_dep_vld_vec_42[4];
    assign dep_chan_data_42_139 = out_chan_dep_data_42;
    assign token_42_139 = token_out_vec_42[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 43, 5, 5) top_hls_deadlock_detect_unit_43 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_43),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_43),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_43),
        .token_in_vec(token_in_vec_43),
        .dl_detect_in(dl_detect_out),
        .origin(origin[43]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_43),
        .out_chan_dep_data(out_chan_dep_data_43),
        .token_out_vec(token_out_vec_43),
        .dl_detect_out(dl_in_vec[43]));

    assign proc_43_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_5_x0_U0.fifo_A_PE_2_5_x043_blk_n);
    assign proc_43_data_PIPO_blk[0] = 1'b0;
    assign proc_43_start_FIFO_blk[0] = 1'b0;
    assign proc_43_TLF_FIFO_blk[0] = 1'b0;
    assign proc_43_input_sync_blk[0] = 1'b0;
    assign proc_43_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_43[0] = dl_detect_out ? proc_dep_vld_vec_43_reg[0] : (proc_43_data_FIFO_blk[0] | proc_43_data_PIPO_blk[0] | proc_43_start_FIFO_blk[0] | proc_43_TLF_FIFO_blk[0] | proc_43_input_sync_blk[0] | proc_43_output_sync_blk[0]);
    assign proc_43_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_5_x0_U0.fifo_A_PE_2_6_x044_blk_n);
    assign proc_43_data_PIPO_blk[1] = 1'b0;
    assign proc_43_start_FIFO_blk[1] = 1'b0;
    assign proc_43_TLF_FIFO_blk[1] = 1'b0;
    assign proc_43_input_sync_blk[1] = 1'b0;
    assign proc_43_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_43[1] = dl_detect_out ? proc_dep_vld_vec_43_reg[1] : (proc_43_data_FIFO_blk[1] | proc_43_data_PIPO_blk[1] | proc_43_start_FIFO_blk[1] | proc_43_TLF_FIFO_blk[1] | proc_43_input_sync_blk[1] | proc_43_output_sync_blk[1]);
    assign proc_43_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_5_x0_U0.fifo_B_PE_2_5_x0139_blk_n);
    assign proc_43_data_PIPO_blk[2] = 1'b0;
    assign proc_43_start_FIFO_blk[2] = 1'b0;
    assign proc_43_TLF_FIFO_blk[2] = 1'b0;
    assign proc_43_input_sync_blk[2] = 1'b0;
    assign proc_43_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_43[2] = dl_detect_out ? proc_dep_vld_vec_43_reg[2] : (proc_43_data_FIFO_blk[2] | proc_43_data_PIPO_blk[2] | proc_43_start_FIFO_blk[2] | proc_43_TLF_FIFO_blk[2] | proc_43_input_sync_blk[2] | proc_43_output_sync_blk[2]);
    assign proc_43_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_5_x0_U0.fifo_B_PE_3_5_x0140_blk_n);
    assign proc_43_data_PIPO_blk[3] = 1'b0;
    assign proc_43_start_FIFO_blk[3] = 1'b0;
    assign proc_43_TLF_FIFO_blk[3] = 1'b0;
    assign proc_43_input_sync_blk[3] = 1'b0;
    assign proc_43_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_43[3] = dl_detect_out ? proc_dep_vld_vec_43_reg[3] : (proc_43_data_FIFO_blk[3] | proc_43_data_PIPO_blk[3] | proc_43_start_FIFO_blk[3] | proc_43_TLF_FIFO_blk[3] | proc_43_input_sync_blk[3] | proc_43_output_sync_blk[3]);
    assign proc_43_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_5_x0_U0.fifo_C_drain_PE_2_5_x0206_blk_n);
    assign proc_43_data_PIPO_blk[4] = 1'b0;
    assign proc_43_start_FIFO_blk[4] = 1'b0;
    assign proc_43_TLF_FIFO_blk[4] = 1'b0;
    assign proc_43_input_sync_blk[4] = 1'b0;
    assign proc_43_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_43[4] = dl_detect_out ? proc_dep_vld_vec_43_reg[4] : (proc_43_data_FIFO_blk[4] | proc_43_data_PIPO_blk[4] | proc_43_start_FIFO_blk[4] | proc_43_TLF_FIFO_blk[4] | proc_43_input_sync_blk[4] | proc_43_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_43_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_43_reg <= proc_dep_vld_vec_43;
        end
    end
    assign in_chan_dep_vld_vec_43[0] = dep_chan_vld_35_43;
    assign in_chan_dep_data_vec_43[175 : 0] = dep_chan_data_35_43;
    assign token_in_vec_43[0] = token_35_43;
    assign in_chan_dep_vld_vec_43[1] = dep_chan_vld_42_43;
    assign in_chan_dep_data_vec_43[351 : 176] = dep_chan_data_42_43;
    assign token_in_vec_43[1] = token_42_43;
    assign in_chan_dep_vld_vec_43[2] = dep_chan_vld_44_43;
    assign in_chan_dep_data_vec_43[527 : 352] = dep_chan_data_44_43;
    assign token_in_vec_43[2] = token_44_43;
    assign in_chan_dep_vld_vec_43[3] = dep_chan_vld_51_43;
    assign in_chan_dep_data_vec_43[703 : 528] = dep_chan_data_51_43;
    assign token_in_vec_43[3] = token_51_43;
    assign in_chan_dep_vld_vec_43[4] = dep_chan_vld_147_43;
    assign in_chan_dep_data_vec_43[879 : 704] = dep_chan_data_147_43;
    assign token_in_vec_43[4] = token_147_43;
    assign dep_chan_vld_43_42 = out_chan_dep_vld_vec_43[0];
    assign dep_chan_data_43_42 = out_chan_dep_data_43;
    assign token_43_42 = token_out_vec_43[0];
    assign dep_chan_vld_43_44 = out_chan_dep_vld_vec_43[1];
    assign dep_chan_data_43_44 = out_chan_dep_data_43;
    assign token_43_44 = token_out_vec_43[1];
    assign dep_chan_vld_43_35 = out_chan_dep_vld_vec_43[2];
    assign dep_chan_data_43_35 = out_chan_dep_data_43;
    assign token_43_35 = token_out_vec_43[2];
    assign dep_chan_vld_43_51 = out_chan_dep_vld_vec_43[3];
    assign dep_chan_data_43_51 = out_chan_dep_data_43;
    assign token_43_51 = token_out_vec_43[3];
    assign dep_chan_vld_43_147 = out_chan_dep_vld_vec_43[4];
    assign dep_chan_data_43_147 = out_chan_dep_data_43;
    assign token_43_147 = token_out_vec_43[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 44, 5, 5) top_hls_deadlock_detect_unit_44 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_44),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_44),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_44),
        .token_in_vec(token_in_vec_44),
        .dl_detect_in(dl_detect_out),
        .origin(origin[44]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_44),
        .out_chan_dep_data(out_chan_dep_data_44),
        .token_out_vec(token_out_vec_44),
        .dl_detect_out(dl_in_vec[44]));

    assign proc_44_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_6_x0_U0.fifo_A_PE_2_6_x044_blk_n);
    assign proc_44_data_PIPO_blk[0] = 1'b0;
    assign proc_44_start_FIFO_blk[0] = 1'b0;
    assign proc_44_TLF_FIFO_blk[0] = 1'b0;
    assign proc_44_input_sync_blk[0] = 1'b0;
    assign proc_44_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_44[0] = dl_detect_out ? proc_dep_vld_vec_44_reg[0] : (proc_44_data_FIFO_blk[0] | proc_44_data_PIPO_blk[0] | proc_44_start_FIFO_blk[0] | proc_44_TLF_FIFO_blk[0] | proc_44_input_sync_blk[0] | proc_44_output_sync_blk[0]);
    assign proc_44_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_6_x0_U0.fifo_A_PE_2_7_x045_blk_n);
    assign proc_44_data_PIPO_blk[1] = 1'b0;
    assign proc_44_start_FIFO_blk[1] = 1'b0;
    assign proc_44_TLF_FIFO_blk[1] = 1'b0;
    assign proc_44_input_sync_blk[1] = 1'b0;
    assign proc_44_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_44[1] = dl_detect_out ? proc_dep_vld_vec_44_reg[1] : (proc_44_data_FIFO_blk[1] | proc_44_data_PIPO_blk[1] | proc_44_start_FIFO_blk[1] | proc_44_TLF_FIFO_blk[1] | proc_44_input_sync_blk[1] | proc_44_output_sync_blk[1]);
    assign proc_44_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_6_x0_U0.fifo_B_PE_2_6_x0148_blk_n);
    assign proc_44_data_PIPO_blk[2] = 1'b0;
    assign proc_44_start_FIFO_blk[2] = 1'b0;
    assign proc_44_TLF_FIFO_blk[2] = 1'b0;
    assign proc_44_input_sync_blk[2] = 1'b0;
    assign proc_44_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_44[2] = dl_detect_out ? proc_dep_vld_vec_44_reg[2] : (proc_44_data_FIFO_blk[2] | proc_44_data_PIPO_blk[2] | proc_44_start_FIFO_blk[2] | proc_44_TLF_FIFO_blk[2] | proc_44_input_sync_blk[2] | proc_44_output_sync_blk[2]);
    assign proc_44_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_6_x0_U0.fifo_B_PE_3_6_x0149_blk_n);
    assign proc_44_data_PIPO_blk[3] = 1'b0;
    assign proc_44_start_FIFO_blk[3] = 1'b0;
    assign proc_44_TLF_FIFO_blk[3] = 1'b0;
    assign proc_44_input_sync_blk[3] = 1'b0;
    assign proc_44_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_44[3] = dl_detect_out ? proc_dep_vld_vec_44_reg[3] : (proc_44_data_FIFO_blk[3] | proc_44_data_PIPO_blk[3] | proc_44_start_FIFO_blk[3] | proc_44_TLF_FIFO_blk[3] | proc_44_input_sync_blk[3] | proc_44_output_sync_blk[3]);
    assign proc_44_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_6_x0_U0.fifo_C_drain_PE_2_6_x0214_blk_n);
    assign proc_44_data_PIPO_blk[4] = 1'b0;
    assign proc_44_start_FIFO_blk[4] = 1'b0;
    assign proc_44_TLF_FIFO_blk[4] = 1'b0;
    assign proc_44_input_sync_blk[4] = 1'b0;
    assign proc_44_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_44[4] = dl_detect_out ? proc_dep_vld_vec_44_reg[4] : (proc_44_data_FIFO_blk[4] | proc_44_data_PIPO_blk[4] | proc_44_start_FIFO_blk[4] | proc_44_TLF_FIFO_blk[4] | proc_44_input_sync_blk[4] | proc_44_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_44_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_44_reg <= proc_dep_vld_vec_44;
        end
    end
    assign in_chan_dep_vld_vec_44[0] = dep_chan_vld_36_44;
    assign in_chan_dep_data_vec_44[175 : 0] = dep_chan_data_36_44;
    assign token_in_vec_44[0] = token_36_44;
    assign in_chan_dep_vld_vec_44[1] = dep_chan_vld_43_44;
    assign in_chan_dep_data_vec_44[351 : 176] = dep_chan_data_43_44;
    assign token_in_vec_44[1] = token_43_44;
    assign in_chan_dep_vld_vec_44[2] = dep_chan_vld_45_44;
    assign in_chan_dep_data_vec_44[527 : 352] = dep_chan_data_45_44;
    assign token_in_vec_44[2] = token_45_44;
    assign in_chan_dep_vld_vec_44[3] = dep_chan_vld_52_44;
    assign in_chan_dep_data_vec_44[703 : 528] = dep_chan_data_52_44;
    assign token_in_vec_44[3] = token_52_44;
    assign in_chan_dep_vld_vec_44[4] = dep_chan_vld_155_44;
    assign in_chan_dep_data_vec_44[879 : 704] = dep_chan_data_155_44;
    assign token_in_vec_44[4] = token_155_44;
    assign dep_chan_vld_44_43 = out_chan_dep_vld_vec_44[0];
    assign dep_chan_data_44_43 = out_chan_dep_data_44;
    assign token_44_43 = token_out_vec_44[0];
    assign dep_chan_vld_44_45 = out_chan_dep_vld_vec_44[1];
    assign dep_chan_data_44_45 = out_chan_dep_data_44;
    assign token_44_45 = token_out_vec_44[1];
    assign dep_chan_vld_44_36 = out_chan_dep_vld_vec_44[2];
    assign dep_chan_data_44_36 = out_chan_dep_data_44;
    assign token_44_36 = token_out_vec_44[2];
    assign dep_chan_vld_44_52 = out_chan_dep_vld_vec_44[3];
    assign dep_chan_data_44_52 = out_chan_dep_data_44;
    assign token_44_52 = token_out_vec_44[3];
    assign dep_chan_vld_44_155 = out_chan_dep_vld_vec_44[4];
    assign dep_chan_data_44_155 = out_chan_dep_data_44;
    assign token_44_155 = token_out_vec_44[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_2_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 45, 5, 5) top_hls_deadlock_detect_unit_45 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_45),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_45),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_45),
        .token_in_vec(token_in_vec_45),
        .dl_detect_in(dl_detect_out),
        .origin(origin[45]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_45),
        .out_chan_dep_data(out_chan_dep_data_45),
        .token_out_vec(token_out_vec_45),
        .dl_detect_out(dl_in_vec[45]));

    assign proc_45_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_7_x0_U0.fifo_A_PE_2_7_x045_blk_n);
    assign proc_45_data_PIPO_blk[0] = 1'b0;
    assign proc_45_start_FIFO_blk[0] = 1'b0;
    assign proc_45_TLF_FIFO_blk[0] = 1'b0;
    assign proc_45_input_sync_blk[0] = 1'b0;
    assign proc_45_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_45[0] = dl_detect_out ? proc_dep_vld_vec_45_reg[0] : (proc_45_data_FIFO_blk[0] | proc_45_data_PIPO_blk[0] | proc_45_start_FIFO_blk[0] | proc_45_TLF_FIFO_blk[0] | proc_45_input_sync_blk[0] | proc_45_output_sync_blk[0]);
    assign proc_45_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_7_x0_U0.fifo_A_PE_2_8_x046_blk_n);
    assign proc_45_data_PIPO_blk[1] = 1'b0;
    assign proc_45_start_FIFO_blk[1] = 1'b0;
    assign proc_45_TLF_FIFO_blk[1] = 1'b0;
    assign proc_45_input_sync_blk[1] = 1'b0;
    assign proc_45_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_45[1] = dl_detect_out ? proc_dep_vld_vec_45_reg[1] : (proc_45_data_FIFO_blk[1] | proc_45_data_PIPO_blk[1] | proc_45_start_FIFO_blk[1] | proc_45_TLF_FIFO_blk[1] | proc_45_input_sync_blk[1] | proc_45_output_sync_blk[1]);
    assign proc_45_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_7_x0_U0.fifo_B_PE_2_7_x0157_blk_n);
    assign proc_45_data_PIPO_blk[2] = 1'b0;
    assign proc_45_start_FIFO_blk[2] = 1'b0;
    assign proc_45_TLF_FIFO_blk[2] = 1'b0;
    assign proc_45_input_sync_blk[2] = 1'b0;
    assign proc_45_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_45[2] = dl_detect_out ? proc_dep_vld_vec_45_reg[2] : (proc_45_data_FIFO_blk[2] | proc_45_data_PIPO_blk[2] | proc_45_start_FIFO_blk[2] | proc_45_TLF_FIFO_blk[2] | proc_45_input_sync_blk[2] | proc_45_output_sync_blk[2]);
    assign proc_45_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_7_x0_U0.fifo_B_PE_3_7_x0158_blk_n);
    assign proc_45_data_PIPO_blk[3] = 1'b0;
    assign proc_45_start_FIFO_blk[3] = 1'b0;
    assign proc_45_TLF_FIFO_blk[3] = 1'b0;
    assign proc_45_input_sync_blk[3] = 1'b0;
    assign proc_45_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_45[3] = dl_detect_out ? proc_dep_vld_vec_45_reg[3] : (proc_45_data_FIFO_blk[3] | proc_45_data_PIPO_blk[3] | proc_45_start_FIFO_blk[3] | proc_45_TLF_FIFO_blk[3] | proc_45_input_sync_blk[3] | proc_45_output_sync_blk[3]);
    assign proc_45_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_2_7_x0_U0.fifo_C_drain_PE_2_7_x0222_blk_n);
    assign proc_45_data_PIPO_blk[4] = 1'b0;
    assign proc_45_start_FIFO_blk[4] = 1'b0;
    assign proc_45_TLF_FIFO_blk[4] = 1'b0;
    assign proc_45_input_sync_blk[4] = 1'b0;
    assign proc_45_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_45[4] = dl_detect_out ? proc_dep_vld_vec_45_reg[4] : (proc_45_data_FIFO_blk[4] | proc_45_data_PIPO_blk[4] | proc_45_start_FIFO_blk[4] | proc_45_TLF_FIFO_blk[4] | proc_45_input_sync_blk[4] | proc_45_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_45_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_45_reg <= proc_dep_vld_vec_45;
        end
    end
    assign in_chan_dep_vld_vec_45[0] = dep_chan_vld_37_45;
    assign in_chan_dep_data_vec_45[175 : 0] = dep_chan_data_37_45;
    assign token_in_vec_45[0] = token_37_45;
    assign in_chan_dep_vld_vec_45[1] = dep_chan_vld_44_45;
    assign in_chan_dep_data_vec_45[351 : 176] = dep_chan_data_44_45;
    assign token_in_vec_45[1] = token_44_45;
    assign in_chan_dep_vld_vec_45[2] = dep_chan_vld_53_45;
    assign in_chan_dep_data_vec_45[527 : 352] = dep_chan_data_53_45;
    assign token_in_vec_45[2] = token_53_45;
    assign in_chan_dep_vld_vec_45[3] = dep_chan_vld_88_45;
    assign in_chan_dep_data_vec_45[703 : 528] = dep_chan_data_88_45;
    assign token_in_vec_45[3] = token_88_45;
    assign in_chan_dep_vld_vec_45[4] = dep_chan_vld_163_45;
    assign in_chan_dep_data_vec_45[879 : 704] = dep_chan_data_163_45;
    assign token_in_vec_45[4] = token_163_45;
    assign dep_chan_vld_45_44 = out_chan_dep_vld_vec_45[0];
    assign dep_chan_data_45_44 = out_chan_dep_data_45;
    assign token_45_44 = token_out_vec_45[0];
    assign dep_chan_vld_45_88 = out_chan_dep_vld_vec_45[1];
    assign dep_chan_data_45_88 = out_chan_dep_data_45;
    assign token_45_88 = token_out_vec_45[1];
    assign dep_chan_vld_45_37 = out_chan_dep_vld_vec_45[2];
    assign dep_chan_data_45_37 = out_chan_dep_data_45;
    assign token_45_37 = token_out_vec_45[2];
    assign dep_chan_vld_45_53 = out_chan_dep_vld_vec_45[3];
    assign dep_chan_data_45_53 = out_chan_dep_data_45;
    assign token_45_53 = token_out_vec_45[3];
    assign dep_chan_vld_45_163 = out_chan_dep_vld_vec_45[4];
    assign dep_chan_data_45_163 = out_chan_dep_data_45;
    assign token_45_163 = token_out_vec_45[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 46, 5, 5) top_hls_deadlock_detect_unit_46 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_46),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_46),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_46),
        .token_in_vec(token_in_vec_46),
        .dl_detect_in(dl_detect_out),
        .origin(origin[46]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_46),
        .out_chan_dep_data(out_chan_dep_data_46),
        .token_out_vec(token_out_vec_46),
        .dl_detect_out(dl_in_vec[46]));

    assign proc_46_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_0_x047_blk_n);
    assign proc_46_data_PIPO_blk[0] = 1'b0;
    assign proc_46_start_FIFO_blk[0] = 1'b0;
    assign proc_46_TLF_FIFO_blk[0] = 1'b0;
    assign proc_46_input_sync_blk[0] = 1'b0;
    assign proc_46_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_46[0] = dl_detect_out ? proc_dep_vld_vec_46_reg[0] : (proc_46_data_FIFO_blk[0] | proc_46_data_PIPO_blk[0] | proc_46_start_FIFO_blk[0] | proc_46_TLF_FIFO_blk[0] | proc_46_input_sync_blk[0] | proc_46_output_sync_blk[0]);
    assign proc_46_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_1_x048_blk_n);
    assign proc_46_data_PIPO_blk[1] = 1'b0;
    assign proc_46_start_FIFO_blk[1] = 1'b0;
    assign proc_46_TLF_FIFO_blk[1] = 1'b0;
    assign proc_46_input_sync_blk[1] = 1'b0;
    assign proc_46_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_46[1] = dl_detect_out ? proc_dep_vld_vec_46_reg[1] : (proc_46_data_FIFO_blk[1] | proc_46_data_PIPO_blk[1] | proc_46_start_FIFO_blk[1] | proc_46_TLF_FIFO_blk[1] | proc_46_input_sync_blk[1] | proc_46_output_sync_blk[1]);
    assign proc_46_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_0_x0_U0.fifo_B_PE_3_0_x095_blk_n);
    assign proc_46_data_PIPO_blk[2] = 1'b0;
    assign proc_46_start_FIFO_blk[2] = 1'b0;
    assign proc_46_TLF_FIFO_blk[2] = 1'b0;
    assign proc_46_input_sync_blk[2] = 1'b0;
    assign proc_46_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_46[2] = dl_detect_out ? proc_dep_vld_vec_46_reg[2] : (proc_46_data_FIFO_blk[2] | proc_46_data_PIPO_blk[2] | proc_46_start_FIFO_blk[2] | proc_46_TLF_FIFO_blk[2] | proc_46_input_sync_blk[2] | proc_46_output_sync_blk[2]);
    assign proc_46_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_0_x0_U0.fifo_B_PE_4_0_x096_blk_n);
    assign proc_46_data_PIPO_blk[3] = 1'b0;
    assign proc_46_start_FIFO_blk[3] = 1'b0;
    assign proc_46_TLF_FIFO_blk[3] = 1'b0;
    assign proc_46_input_sync_blk[3] = 1'b0;
    assign proc_46_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_46[3] = dl_detect_out ? proc_dep_vld_vec_46_reg[3] : (proc_46_data_FIFO_blk[3] | proc_46_data_PIPO_blk[3] | proc_46_start_FIFO_blk[3] | proc_46_TLF_FIFO_blk[3] | proc_46_input_sync_blk[3] | proc_46_output_sync_blk[3]);
    assign proc_46_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_0_x0_U0.fifo_C_drain_PE_3_0_x0167_blk_n);
    assign proc_46_data_PIPO_blk[4] = 1'b0;
    assign proc_46_start_FIFO_blk[4] = 1'b0;
    assign proc_46_TLF_FIFO_blk[4] = 1'b0;
    assign proc_46_input_sync_blk[4] = 1'b0;
    assign proc_46_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_46[4] = dl_detect_out ? proc_dep_vld_vec_46_reg[4] : (proc_46_data_FIFO_blk[4] | proc_46_data_PIPO_blk[4] | proc_46_start_FIFO_blk[4] | proc_46_TLF_FIFO_blk[4] | proc_46_input_sync_blk[4] | proc_46_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_46_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_46_reg <= proc_dep_vld_vec_46;
        end
    end
    assign in_chan_dep_vld_vec_46[0] = dep_chan_vld_7_46;
    assign in_chan_dep_data_vec_46[175 : 0] = dep_chan_data_7_46;
    assign token_in_vec_46[0] = token_7_46;
    assign in_chan_dep_vld_vec_46[1] = dep_chan_vld_38_46;
    assign in_chan_dep_data_vec_46[351 : 176] = dep_chan_data_38_46;
    assign token_in_vec_46[1] = token_38_46;
    assign in_chan_dep_vld_vec_46[2] = dep_chan_vld_47_46;
    assign in_chan_dep_data_vec_46[527 : 352] = dep_chan_data_47_46;
    assign token_in_vec_46[2] = token_47_46;
    assign in_chan_dep_vld_vec_46[3] = dep_chan_vld_54_46;
    assign in_chan_dep_data_vec_46[703 : 528] = dep_chan_data_54_46;
    assign token_in_vec_46[3] = token_54_46;
    assign in_chan_dep_vld_vec_46[4] = dep_chan_vld_106_46;
    assign in_chan_dep_data_vec_46[879 : 704] = dep_chan_data_106_46;
    assign token_in_vec_46[4] = token_106_46;
    assign dep_chan_vld_46_7 = out_chan_dep_vld_vec_46[0];
    assign dep_chan_data_46_7 = out_chan_dep_data_46;
    assign token_46_7 = token_out_vec_46[0];
    assign dep_chan_vld_46_47 = out_chan_dep_vld_vec_46[1];
    assign dep_chan_data_46_47 = out_chan_dep_data_46;
    assign token_46_47 = token_out_vec_46[1];
    assign dep_chan_vld_46_38 = out_chan_dep_vld_vec_46[2];
    assign dep_chan_data_46_38 = out_chan_dep_data_46;
    assign token_46_38 = token_out_vec_46[2];
    assign dep_chan_vld_46_54 = out_chan_dep_vld_vec_46[3];
    assign dep_chan_data_46_54 = out_chan_dep_data_46;
    assign token_46_54 = token_out_vec_46[3];
    assign dep_chan_vld_46_106 = out_chan_dep_vld_vec_46[4];
    assign dep_chan_data_46_106 = out_chan_dep_data_46;
    assign token_46_106 = token_out_vec_46[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 47, 5, 5) top_hls_deadlock_detect_unit_47 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_47),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_47),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_47),
        .token_in_vec(token_in_vec_47),
        .dl_detect_in(dl_detect_out),
        .origin(origin[47]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_47),
        .out_chan_dep_data(out_chan_dep_data_47),
        .token_out_vec(token_out_vec_47),
        .dl_detect_out(dl_in_vec[47]));

    assign proc_47_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_1_x048_blk_n);
    assign proc_47_data_PIPO_blk[0] = 1'b0;
    assign proc_47_start_FIFO_blk[0] = 1'b0;
    assign proc_47_TLF_FIFO_blk[0] = 1'b0;
    assign proc_47_input_sync_blk[0] = 1'b0;
    assign proc_47_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_47[0] = dl_detect_out ? proc_dep_vld_vec_47_reg[0] : (proc_47_data_FIFO_blk[0] | proc_47_data_PIPO_blk[0] | proc_47_start_FIFO_blk[0] | proc_47_TLF_FIFO_blk[0] | proc_47_input_sync_blk[0] | proc_47_output_sync_blk[0]);
    assign proc_47_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_2_x049_blk_n);
    assign proc_47_data_PIPO_blk[1] = 1'b0;
    assign proc_47_start_FIFO_blk[1] = 1'b0;
    assign proc_47_TLF_FIFO_blk[1] = 1'b0;
    assign proc_47_input_sync_blk[1] = 1'b0;
    assign proc_47_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_47[1] = dl_detect_out ? proc_dep_vld_vec_47_reg[1] : (proc_47_data_FIFO_blk[1] | proc_47_data_PIPO_blk[1] | proc_47_start_FIFO_blk[1] | proc_47_TLF_FIFO_blk[1] | proc_47_input_sync_blk[1] | proc_47_output_sync_blk[1]);
    assign proc_47_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_1_x0_U0.fifo_B_PE_3_1_x0104_blk_n);
    assign proc_47_data_PIPO_blk[2] = 1'b0;
    assign proc_47_start_FIFO_blk[2] = 1'b0;
    assign proc_47_TLF_FIFO_blk[2] = 1'b0;
    assign proc_47_input_sync_blk[2] = 1'b0;
    assign proc_47_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_47[2] = dl_detect_out ? proc_dep_vld_vec_47_reg[2] : (proc_47_data_FIFO_blk[2] | proc_47_data_PIPO_blk[2] | proc_47_start_FIFO_blk[2] | proc_47_TLF_FIFO_blk[2] | proc_47_input_sync_blk[2] | proc_47_output_sync_blk[2]);
    assign proc_47_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_1_x0_U0.fifo_B_PE_4_1_x0105_blk_n);
    assign proc_47_data_PIPO_blk[3] = 1'b0;
    assign proc_47_start_FIFO_blk[3] = 1'b0;
    assign proc_47_TLF_FIFO_blk[3] = 1'b0;
    assign proc_47_input_sync_blk[3] = 1'b0;
    assign proc_47_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_47[3] = dl_detect_out ? proc_dep_vld_vec_47_reg[3] : (proc_47_data_FIFO_blk[3] | proc_47_data_PIPO_blk[3] | proc_47_start_FIFO_blk[3] | proc_47_TLF_FIFO_blk[3] | proc_47_input_sync_blk[3] | proc_47_output_sync_blk[3]);
    assign proc_47_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_1_x0_U0.fifo_C_drain_PE_3_1_x0175_blk_n);
    assign proc_47_data_PIPO_blk[4] = 1'b0;
    assign proc_47_start_FIFO_blk[4] = 1'b0;
    assign proc_47_TLF_FIFO_blk[4] = 1'b0;
    assign proc_47_input_sync_blk[4] = 1'b0;
    assign proc_47_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_47[4] = dl_detect_out ? proc_dep_vld_vec_47_reg[4] : (proc_47_data_FIFO_blk[4] | proc_47_data_PIPO_blk[4] | proc_47_start_FIFO_blk[4] | proc_47_TLF_FIFO_blk[4] | proc_47_input_sync_blk[4] | proc_47_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_47_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_47_reg <= proc_dep_vld_vec_47;
        end
    end
    assign in_chan_dep_vld_vec_47[0] = dep_chan_vld_39_47;
    assign in_chan_dep_data_vec_47[175 : 0] = dep_chan_data_39_47;
    assign token_in_vec_47[0] = token_39_47;
    assign in_chan_dep_vld_vec_47[1] = dep_chan_vld_46_47;
    assign in_chan_dep_data_vec_47[351 : 176] = dep_chan_data_46_47;
    assign token_in_vec_47[1] = token_46_47;
    assign in_chan_dep_vld_vec_47[2] = dep_chan_vld_48_47;
    assign in_chan_dep_data_vec_47[527 : 352] = dep_chan_data_48_47;
    assign token_in_vec_47[2] = token_48_47;
    assign in_chan_dep_vld_vec_47[3] = dep_chan_vld_55_47;
    assign in_chan_dep_data_vec_47[703 : 528] = dep_chan_data_55_47;
    assign token_in_vec_47[3] = token_55_47;
    assign in_chan_dep_vld_vec_47[4] = dep_chan_vld_114_47;
    assign in_chan_dep_data_vec_47[879 : 704] = dep_chan_data_114_47;
    assign token_in_vec_47[4] = token_114_47;
    assign dep_chan_vld_47_46 = out_chan_dep_vld_vec_47[0];
    assign dep_chan_data_47_46 = out_chan_dep_data_47;
    assign token_47_46 = token_out_vec_47[0];
    assign dep_chan_vld_47_48 = out_chan_dep_vld_vec_47[1];
    assign dep_chan_data_47_48 = out_chan_dep_data_47;
    assign token_47_48 = token_out_vec_47[1];
    assign dep_chan_vld_47_39 = out_chan_dep_vld_vec_47[2];
    assign dep_chan_data_47_39 = out_chan_dep_data_47;
    assign token_47_39 = token_out_vec_47[2];
    assign dep_chan_vld_47_55 = out_chan_dep_vld_vec_47[3];
    assign dep_chan_data_47_55 = out_chan_dep_data_47;
    assign token_47_55 = token_out_vec_47[3];
    assign dep_chan_vld_47_114 = out_chan_dep_vld_vec_47[4];
    assign dep_chan_data_47_114 = out_chan_dep_data_47;
    assign token_47_114 = token_out_vec_47[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 48, 5, 5) top_hls_deadlock_detect_unit_48 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_48),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_48),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_48),
        .token_in_vec(token_in_vec_48),
        .dl_detect_in(dl_detect_out),
        .origin(origin[48]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_48),
        .out_chan_dep_data(out_chan_dep_data_48),
        .token_out_vec(token_out_vec_48),
        .dl_detect_out(dl_in_vec[48]));

    assign proc_48_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_2_x0_U0.fifo_A_PE_3_2_x049_blk_n);
    assign proc_48_data_PIPO_blk[0] = 1'b0;
    assign proc_48_start_FIFO_blk[0] = 1'b0;
    assign proc_48_TLF_FIFO_blk[0] = 1'b0;
    assign proc_48_input_sync_blk[0] = 1'b0;
    assign proc_48_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_48[0] = dl_detect_out ? proc_dep_vld_vec_48_reg[0] : (proc_48_data_FIFO_blk[0] | proc_48_data_PIPO_blk[0] | proc_48_start_FIFO_blk[0] | proc_48_TLF_FIFO_blk[0] | proc_48_input_sync_blk[0] | proc_48_output_sync_blk[0]);
    assign proc_48_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_2_x0_U0.fifo_A_PE_3_3_x050_blk_n);
    assign proc_48_data_PIPO_blk[1] = 1'b0;
    assign proc_48_start_FIFO_blk[1] = 1'b0;
    assign proc_48_TLF_FIFO_blk[1] = 1'b0;
    assign proc_48_input_sync_blk[1] = 1'b0;
    assign proc_48_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_48[1] = dl_detect_out ? proc_dep_vld_vec_48_reg[1] : (proc_48_data_FIFO_blk[1] | proc_48_data_PIPO_blk[1] | proc_48_start_FIFO_blk[1] | proc_48_TLF_FIFO_blk[1] | proc_48_input_sync_blk[1] | proc_48_output_sync_blk[1]);
    assign proc_48_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_2_x0_U0.fifo_B_PE_3_2_x0113_blk_n);
    assign proc_48_data_PIPO_blk[2] = 1'b0;
    assign proc_48_start_FIFO_blk[2] = 1'b0;
    assign proc_48_TLF_FIFO_blk[2] = 1'b0;
    assign proc_48_input_sync_blk[2] = 1'b0;
    assign proc_48_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_48[2] = dl_detect_out ? proc_dep_vld_vec_48_reg[2] : (proc_48_data_FIFO_blk[2] | proc_48_data_PIPO_blk[2] | proc_48_start_FIFO_blk[2] | proc_48_TLF_FIFO_blk[2] | proc_48_input_sync_blk[2] | proc_48_output_sync_blk[2]);
    assign proc_48_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_2_x0_U0.fifo_B_PE_4_2_x0114_blk_n);
    assign proc_48_data_PIPO_blk[3] = 1'b0;
    assign proc_48_start_FIFO_blk[3] = 1'b0;
    assign proc_48_TLF_FIFO_blk[3] = 1'b0;
    assign proc_48_input_sync_blk[3] = 1'b0;
    assign proc_48_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_48[3] = dl_detect_out ? proc_dep_vld_vec_48_reg[3] : (proc_48_data_FIFO_blk[3] | proc_48_data_PIPO_blk[3] | proc_48_start_FIFO_blk[3] | proc_48_TLF_FIFO_blk[3] | proc_48_input_sync_blk[3] | proc_48_output_sync_blk[3]);
    assign proc_48_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_2_x0_U0.fifo_C_drain_PE_3_2_x0183_blk_n);
    assign proc_48_data_PIPO_blk[4] = 1'b0;
    assign proc_48_start_FIFO_blk[4] = 1'b0;
    assign proc_48_TLF_FIFO_blk[4] = 1'b0;
    assign proc_48_input_sync_blk[4] = 1'b0;
    assign proc_48_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_48[4] = dl_detect_out ? proc_dep_vld_vec_48_reg[4] : (proc_48_data_FIFO_blk[4] | proc_48_data_PIPO_blk[4] | proc_48_start_FIFO_blk[4] | proc_48_TLF_FIFO_blk[4] | proc_48_input_sync_blk[4] | proc_48_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_48_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_48_reg <= proc_dep_vld_vec_48;
        end
    end
    assign in_chan_dep_vld_vec_48[0] = dep_chan_vld_40_48;
    assign in_chan_dep_data_vec_48[175 : 0] = dep_chan_data_40_48;
    assign token_in_vec_48[0] = token_40_48;
    assign in_chan_dep_vld_vec_48[1] = dep_chan_vld_47_48;
    assign in_chan_dep_data_vec_48[351 : 176] = dep_chan_data_47_48;
    assign token_in_vec_48[1] = token_47_48;
    assign in_chan_dep_vld_vec_48[2] = dep_chan_vld_49_48;
    assign in_chan_dep_data_vec_48[527 : 352] = dep_chan_data_49_48;
    assign token_in_vec_48[2] = token_49_48;
    assign in_chan_dep_vld_vec_48[3] = dep_chan_vld_56_48;
    assign in_chan_dep_data_vec_48[703 : 528] = dep_chan_data_56_48;
    assign token_in_vec_48[3] = token_56_48;
    assign in_chan_dep_vld_vec_48[4] = dep_chan_vld_122_48;
    assign in_chan_dep_data_vec_48[879 : 704] = dep_chan_data_122_48;
    assign token_in_vec_48[4] = token_122_48;
    assign dep_chan_vld_48_47 = out_chan_dep_vld_vec_48[0];
    assign dep_chan_data_48_47 = out_chan_dep_data_48;
    assign token_48_47 = token_out_vec_48[0];
    assign dep_chan_vld_48_49 = out_chan_dep_vld_vec_48[1];
    assign dep_chan_data_48_49 = out_chan_dep_data_48;
    assign token_48_49 = token_out_vec_48[1];
    assign dep_chan_vld_48_40 = out_chan_dep_vld_vec_48[2];
    assign dep_chan_data_48_40 = out_chan_dep_data_48;
    assign token_48_40 = token_out_vec_48[2];
    assign dep_chan_vld_48_56 = out_chan_dep_vld_vec_48[3];
    assign dep_chan_data_48_56 = out_chan_dep_data_48;
    assign token_48_56 = token_out_vec_48[3];
    assign dep_chan_vld_48_122 = out_chan_dep_vld_vec_48[4];
    assign dep_chan_data_48_122 = out_chan_dep_data_48;
    assign token_48_122 = token_out_vec_48[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 49, 5, 5) top_hls_deadlock_detect_unit_49 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_49),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_49),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_49),
        .token_in_vec(token_in_vec_49),
        .dl_detect_in(dl_detect_out),
        .origin(origin[49]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_49),
        .out_chan_dep_data(out_chan_dep_data_49),
        .token_out_vec(token_out_vec_49),
        .dl_detect_out(dl_in_vec[49]));

    assign proc_49_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_3_x0_U0.fifo_A_PE_3_3_x050_blk_n);
    assign proc_49_data_PIPO_blk[0] = 1'b0;
    assign proc_49_start_FIFO_blk[0] = 1'b0;
    assign proc_49_TLF_FIFO_blk[0] = 1'b0;
    assign proc_49_input_sync_blk[0] = 1'b0;
    assign proc_49_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_49[0] = dl_detect_out ? proc_dep_vld_vec_49_reg[0] : (proc_49_data_FIFO_blk[0] | proc_49_data_PIPO_blk[0] | proc_49_start_FIFO_blk[0] | proc_49_TLF_FIFO_blk[0] | proc_49_input_sync_blk[0] | proc_49_output_sync_blk[0]);
    assign proc_49_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_3_x0_U0.fifo_A_PE_3_4_x051_blk_n);
    assign proc_49_data_PIPO_blk[1] = 1'b0;
    assign proc_49_start_FIFO_blk[1] = 1'b0;
    assign proc_49_TLF_FIFO_blk[1] = 1'b0;
    assign proc_49_input_sync_blk[1] = 1'b0;
    assign proc_49_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_49[1] = dl_detect_out ? proc_dep_vld_vec_49_reg[1] : (proc_49_data_FIFO_blk[1] | proc_49_data_PIPO_blk[1] | proc_49_start_FIFO_blk[1] | proc_49_TLF_FIFO_blk[1] | proc_49_input_sync_blk[1] | proc_49_output_sync_blk[1]);
    assign proc_49_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_3_x0_U0.fifo_B_PE_3_3_x0122_blk_n);
    assign proc_49_data_PIPO_blk[2] = 1'b0;
    assign proc_49_start_FIFO_blk[2] = 1'b0;
    assign proc_49_TLF_FIFO_blk[2] = 1'b0;
    assign proc_49_input_sync_blk[2] = 1'b0;
    assign proc_49_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_49[2] = dl_detect_out ? proc_dep_vld_vec_49_reg[2] : (proc_49_data_FIFO_blk[2] | proc_49_data_PIPO_blk[2] | proc_49_start_FIFO_blk[2] | proc_49_TLF_FIFO_blk[2] | proc_49_input_sync_blk[2] | proc_49_output_sync_blk[2]);
    assign proc_49_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_3_x0_U0.fifo_B_PE_4_3_x0123_blk_n);
    assign proc_49_data_PIPO_blk[3] = 1'b0;
    assign proc_49_start_FIFO_blk[3] = 1'b0;
    assign proc_49_TLF_FIFO_blk[3] = 1'b0;
    assign proc_49_input_sync_blk[3] = 1'b0;
    assign proc_49_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_49[3] = dl_detect_out ? proc_dep_vld_vec_49_reg[3] : (proc_49_data_FIFO_blk[3] | proc_49_data_PIPO_blk[3] | proc_49_start_FIFO_blk[3] | proc_49_TLF_FIFO_blk[3] | proc_49_input_sync_blk[3] | proc_49_output_sync_blk[3]);
    assign proc_49_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_3_x0_U0.fifo_C_drain_PE_3_3_x0191_blk_n);
    assign proc_49_data_PIPO_blk[4] = 1'b0;
    assign proc_49_start_FIFO_blk[4] = 1'b0;
    assign proc_49_TLF_FIFO_blk[4] = 1'b0;
    assign proc_49_input_sync_blk[4] = 1'b0;
    assign proc_49_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_49[4] = dl_detect_out ? proc_dep_vld_vec_49_reg[4] : (proc_49_data_FIFO_blk[4] | proc_49_data_PIPO_blk[4] | proc_49_start_FIFO_blk[4] | proc_49_TLF_FIFO_blk[4] | proc_49_input_sync_blk[4] | proc_49_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_49_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_49_reg <= proc_dep_vld_vec_49;
        end
    end
    assign in_chan_dep_vld_vec_49[0] = dep_chan_vld_41_49;
    assign in_chan_dep_data_vec_49[175 : 0] = dep_chan_data_41_49;
    assign token_in_vec_49[0] = token_41_49;
    assign in_chan_dep_vld_vec_49[1] = dep_chan_vld_48_49;
    assign in_chan_dep_data_vec_49[351 : 176] = dep_chan_data_48_49;
    assign token_in_vec_49[1] = token_48_49;
    assign in_chan_dep_vld_vec_49[2] = dep_chan_vld_50_49;
    assign in_chan_dep_data_vec_49[527 : 352] = dep_chan_data_50_49;
    assign token_in_vec_49[2] = token_50_49;
    assign in_chan_dep_vld_vec_49[3] = dep_chan_vld_57_49;
    assign in_chan_dep_data_vec_49[703 : 528] = dep_chan_data_57_49;
    assign token_in_vec_49[3] = token_57_49;
    assign in_chan_dep_vld_vec_49[4] = dep_chan_vld_130_49;
    assign in_chan_dep_data_vec_49[879 : 704] = dep_chan_data_130_49;
    assign token_in_vec_49[4] = token_130_49;
    assign dep_chan_vld_49_48 = out_chan_dep_vld_vec_49[0];
    assign dep_chan_data_49_48 = out_chan_dep_data_49;
    assign token_49_48 = token_out_vec_49[0];
    assign dep_chan_vld_49_50 = out_chan_dep_vld_vec_49[1];
    assign dep_chan_data_49_50 = out_chan_dep_data_49;
    assign token_49_50 = token_out_vec_49[1];
    assign dep_chan_vld_49_41 = out_chan_dep_vld_vec_49[2];
    assign dep_chan_data_49_41 = out_chan_dep_data_49;
    assign token_49_41 = token_out_vec_49[2];
    assign dep_chan_vld_49_57 = out_chan_dep_vld_vec_49[3];
    assign dep_chan_data_49_57 = out_chan_dep_data_49;
    assign token_49_57 = token_out_vec_49[3];
    assign dep_chan_vld_49_130 = out_chan_dep_vld_vec_49[4];
    assign dep_chan_data_49_130 = out_chan_dep_data_49;
    assign token_49_130 = token_out_vec_49[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 50, 5, 5) top_hls_deadlock_detect_unit_50 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_50),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_50),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_50),
        .token_in_vec(token_in_vec_50),
        .dl_detect_in(dl_detect_out),
        .origin(origin[50]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_50),
        .out_chan_dep_data(out_chan_dep_data_50),
        .token_out_vec(token_out_vec_50),
        .dl_detect_out(dl_in_vec[50]));

    assign proc_50_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_4_x0_U0.fifo_A_PE_3_4_x051_blk_n);
    assign proc_50_data_PIPO_blk[0] = 1'b0;
    assign proc_50_start_FIFO_blk[0] = 1'b0;
    assign proc_50_TLF_FIFO_blk[0] = 1'b0;
    assign proc_50_input_sync_blk[0] = 1'b0;
    assign proc_50_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_50[0] = dl_detect_out ? proc_dep_vld_vec_50_reg[0] : (proc_50_data_FIFO_blk[0] | proc_50_data_PIPO_blk[0] | proc_50_start_FIFO_blk[0] | proc_50_TLF_FIFO_blk[0] | proc_50_input_sync_blk[0] | proc_50_output_sync_blk[0]);
    assign proc_50_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_4_x0_U0.fifo_A_PE_3_5_x052_blk_n);
    assign proc_50_data_PIPO_blk[1] = 1'b0;
    assign proc_50_start_FIFO_blk[1] = 1'b0;
    assign proc_50_TLF_FIFO_blk[1] = 1'b0;
    assign proc_50_input_sync_blk[1] = 1'b0;
    assign proc_50_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_50[1] = dl_detect_out ? proc_dep_vld_vec_50_reg[1] : (proc_50_data_FIFO_blk[1] | proc_50_data_PIPO_blk[1] | proc_50_start_FIFO_blk[1] | proc_50_TLF_FIFO_blk[1] | proc_50_input_sync_blk[1] | proc_50_output_sync_blk[1]);
    assign proc_50_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_4_x0_U0.fifo_B_PE_3_4_x0131_blk_n);
    assign proc_50_data_PIPO_blk[2] = 1'b0;
    assign proc_50_start_FIFO_blk[2] = 1'b0;
    assign proc_50_TLF_FIFO_blk[2] = 1'b0;
    assign proc_50_input_sync_blk[2] = 1'b0;
    assign proc_50_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_50[2] = dl_detect_out ? proc_dep_vld_vec_50_reg[2] : (proc_50_data_FIFO_blk[2] | proc_50_data_PIPO_blk[2] | proc_50_start_FIFO_blk[2] | proc_50_TLF_FIFO_blk[2] | proc_50_input_sync_blk[2] | proc_50_output_sync_blk[2]);
    assign proc_50_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_4_x0_U0.fifo_B_PE_4_4_x0132_blk_n);
    assign proc_50_data_PIPO_blk[3] = 1'b0;
    assign proc_50_start_FIFO_blk[3] = 1'b0;
    assign proc_50_TLF_FIFO_blk[3] = 1'b0;
    assign proc_50_input_sync_blk[3] = 1'b0;
    assign proc_50_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_50[3] = dl_detect_out ? proc_dep_vld_vec_50_reg[3] : (proc_50_data_FIFO_blk[3] | proc_50_data_PIPO_blk[3] | proc_50_start_FIFO_blk[3] | proc_50_TLF_FIFO_blk[3] | proc_50_input_sync_blk[3] | proc_50_output_sync_blk[3]);
    assign proc_50_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_4_x0_U0.fifo_C_drain_PE_3_4_x0199_blk_n);
    assign proc_50_data_PIPO_blk[4] = 1'b0;
    assign proc_50_start_FIFO_blk[4] = 1'b0;
    assign proc_50_TLF_FIFO_blk[4] = 1'b0;
    assign proc_50_input_sync_blk[4] = 1'b0;
    assign proc_50_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_50[4] = dl_detect_out ? proc_dep_vld_vec_50_reg[4] : (proc_50_data_FIFO_blk[4] | proc_50_data_PIPO_blk[4] | proc_50_start_FIFO_blk[4] | proc_50_TLF_FIFO_blk[4] | proc_50_input_sync_blk[4] | proc_50_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_50_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_50_reg <= proc_dep_vld_vec_50;
        end
    end
    assign in_chan_dep_vld_vec_50[0] = dep_chan_vld_42_50;
    assign in_chan_dep_data_vec_50[175 : 0] = dep_chan_data_42_50;
    assign token_in_vec_50[0] = token_42_50;
    assign in_chan_dep_vld_vec_50[1] = dep_chan_vld_49_50;
    assign in_chan_dep_data_vec_50[351 : 176] = dep_chan_data_49_50;
    assign token_in_vec_50[1] = token_49_50;
    assign in_chan_dep_vld_vec_50[2] = dep_chan_vld_51_50;
    assign in_chan_dep_data_vec_50[527 : 352] = dep_chan_data_51_50;
    assign token_in_vec_50[2] = token_51_50;
    assign in_chan_dep_vld_vec_50[3] = dep_chan_vld_58_50;
    assign in_chan_dep_data_vec_50[703 : 528] = dep_chan_data_58_50;
    assign token_in_vec_50[3] = token_58_50;
    assign in_chan_dep_vld_vec_50[4] = dep_chan_vld_138_50;
    assign in_chan_dep_data_vec_50[879 : 704] = dep_chan_data_138_50;
    assign token_in_vec_50[4] = token_138_50;
    assign dep_chan_vld_50_49 = out_chan_dep_vld_vec_50[0];
    assign dep_chan_data_50_49 = out_chan_dep_data_50;
    assign token_50_49 = token_out_vec_50[0];
    assign dep_chan_vld_50_51 = out_chan_dep_vld_vec_50[1];
    assign dep_chan_data_50_51 = out_chan_dep_data_50;
    assign token_50_51 = token_out_vec_50[1];
    assign dep_chan_vld_50_42 = out_chan_dep_vld_vec_50[2];
    assign dep_chan_data_50_42 = out_chan_dep_data_50;
    assign token_50_42 = token_out_vec_50[2];
    assign dep_chan_vld_50_58 = out_chan_dep_vld_vec_50[3];
    assign dep_chan_data_50_58 = out_chan_dep_data_50;
    assign token_50_58 = token_out_vec_50[3];
    assign dep_chan_vld_50_138 = out_chan_dep_vld_vec_50[4];
    assign dep_chan_data_50_138 = out_chan_dep_data_50;
    assign token_50_138 = token_out_vec_50[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 51, 5, 5) top_hls_deadlock_detect_unit_51 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_51),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_51),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_51),
        .token_in_vec(token_in_vec_51),
        .dl_detect_in(dl_detect_out),
        .origin(origin[51]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_51),
        .out_chan_dep_data(out_chan_dep_data_51),
        .token_out_vec(token_out_vec_51),
        .dl_detect_out(dl_in_vec[51]));

    assign proc_51_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_5_x0_U0.fifo_A_PE_3_5_x052_blk_n);
    assign proc_51_data_PIPO_blk[0] = 1'b0;
    assign proc_51_start_FIFO_blk[0] = 1'b0;
    assign proc_51_TLF_FIFO_blk[0] = 1'b0;
    assign proc_51_input_sync_blk[0] = 1'b0;
    assign proc_51_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_51[0] = dl_detect_out ? proc_dep_vld_vec_51_reg[0] : (proc_51_data_FIFO_blk[0] | proc_51_data_PIPO_blk[0] | proc_51_start_FIFO_blk[0] | proc_51_TLF_FIFO_blk[0] | proc_51_input_sync_blk[0] | proc_51_output_sync_blk[0]);
    assign proc_51_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_5_x0_U0.fifo_A_PE_3_6_x053_blk_n);
    assign proc_51_data_PIPO_blk[1] = 1'b0;
    assign proc_51_start_FIFO_blk[1] = 1'b0;
    assign proc_51_TLF_FIFO_blk[1] = 1'b0;
    assign proc_51_input_sync_blk[1] = 1'b0;
    assign proc_51_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_51[1] = dl_detect_out ? proc_dep_vld_vec_51_reg[1] : (proc_51_data_FIFO_blk[1] | proc_51_data_PIPO_blk[1] | proc_51_start_FIFO_blk[1] | proc_51_TLF_FIFO_blk[1] | proc_51_input_sync_blk[1] | proc_51_output_sync_blk[1]);
    assign proc_51_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_5_x0_U0.fifo_B_PE_3_5_x0140_blk_n);
    assign proc_51_data_PIPO_blk[2] = 1'b0;
    assign proc_51_start_FIFO_blk[2] = 1'b0;
    assign proc_51_TLF_FIFO_blk[2] = 1'b0;
    assign proc_51_input_sync_blk[2] = 1'b0;
    assign proc_51_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_51[2] = dl_detect_out ? proc_dep_vld_vec_51_reg[2] : (proc_51_data_FIFO_blk[2] | proc_51_data_PIPO_blk[2] | proc_51_start_FIFO_blk[2] | proc_51_TLF_FIFO_blk[2] | proc_51_input_sync_blk[2] | proc_51_output_sync_blk[2]);
    assign proc_51_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_5_x0_U0.fifo_B_PE_4_5_x0141_blk_n);
    assign proc_51_data_PIPO_blk[3] = 1'b0;
    assign proc_51_start_FIFO_blk[3] = 1'b0;
    assign proc_51_TLF_FIFO_blk[3] = 1'b0;
    assign proc_51_input_sync_blk[3] = 1'b0;
    assign proc_51_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_51[3] = dl_detect_out ? proc_dep_vld_vec_51_reg[3] : (proc_51_data_FIFO_blk[3] | proc_51_data_PIPO_blk[3] | proc_51_start_FIFO_blk[3] | proc_51_TLF_FIFO_blk[3] | proc_51_input_sync_blk[3] | proc_51_output_sync_blk[3]);
    assign proc_51_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_5_x0_U0.fifo_C_drain_PE_3_5_x0207_blk_n);
    assign proc_51_data_PIPO_blk[4] = 1'b0;
    assign proc_51_start_FIFO_blk[4] = 1'b0;
    assign proc_51_TLF_FIFO_blk[4] = 1'b0;
    assign proc_51_input_sync_blk[4] = 1'b0;
    assign proc_51_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_51[4] = dl_detect_out ? proc_dep_vld_vec_51_reg[4] : (proc_51_data_FIFO_blk[4] | proc_51_data_PIPO_blk[4] | proc_51_start_FIFO_blk[4] | proc_51_TLF_FIFO_blk[4] | proc_51_input_sync_blk[4] | proc_51_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_51_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_51_reg <= proc_dep_vld_vec_51;
        end
    end
    assign in_chan_dep_vld_vec_51[0] = dep_chan_vld_43_51;
    assign in_chan_dep_data_vec_51[175 : 0] = dep_chan_data_43_51;
    assign token_in_vec_51[0] = token_43_51;
    assign in_chan_dep_vld_vec_51[1] = dep_chan_vld_50_51;
    assign in_chan_dep_data_vec_51[351 : 176] = dep_chan_data_50_51;
    assign token_in_vec_51[1] = token_50_51;
    assign in_chan_dep_vld_vec_51[2] = dep_chan_vld_52_51;
    assign in_chan_dep_data_vec_51[527 : 352] = dep_chan_data_52_51;
    assign token_in_vec_51[2] = token_52_51;
    assign in_chan_dep_vld_vec_51[3] = dep_chan_vld_59_51;
    assign in_chan_dep_data_vec_51[703 : 528] = dep_chan_data_59_51;
    assign token_in_vec_51[3] = token_59_51;
    assign in_chan_dep_vld_vec_51[4] = dep_chan_vld_146_51;
    assign in_chan_dep_data_vec_51[879 : 704] = dep_chan_data_146_51;
    assign token_in_vec_51[4] = token_146_51;
    assign dep_chan_vld_51_50 = out_chan_dep_vld_vec_51[0];
    assign dep_chan_data_51_50 = out_chan_dep_data_51;
    assign token_51_50 = token_out_vec_51[0];
    assign dep_chan_vld_51_52 = out_chan_dep_vld_vec_51[1];
    assign dep_chan_data_51_52 = out_chan_dep_data_51;
    assign token_51_52 = token_out_vec_51[1];
    assign dep_chan_vld_51_43 = out_chan_dep_vld_vec_51[2];
    assign dep_chan_data_51_43 = out_chan_dep_data_51;
    assign token_51_43 = token_out_vec_51[2];
    assign dep_chan_vld_51_59 = out_chan_dep_vld_vec_51[3];
    assign dep_chan_data_51_59 = out_chan_dep_data_51;
    assign token_51_59 = token_out_vec_51[3];
    assign dep_chan_vld_51_146 = out_chan_dep_vld_vec_51[4];
    assign dep_chan_data_51_146 = out_chan_dep_data_51;
    assign token_51_146 = token_out_vec_51[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 52, 5, 5) top_hls_deadlock_detect_unit_52 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_52),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_52),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_52),
        .token_in_vec(token_in_vec_52),
        .dl_detect_in(dl_detect_out),
        .origin(origin[52]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_52),
        .out_chan_dep_data(out_chan_dep_data_52),
        .token_out_vec(token_out_vec_52),
        .dl_detect_out(dl_in_vec[52]));

    assign proc_52_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_6_x0_U0.fifo_A_PE_3_6_x053_blk_n);
    assign proc_52_data_PIPO_blk[0] = 1'b0;
    assign proc_52_start_FIFO_blk[0] = 1'b0;
    assign proc_52_TLF_FIFO_blk[0] = 1'b0;
    assign proc_52_input_sync_blk[0] = 1'b0;
    assign proc_52_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_52[0] = dl_detect_out ? proc_dep_vld_vec_52_reg[0] : (proc_52_data_FIFO_blk[0] | proc_52_data_PIPO_blk[0] | proc_52_start_FIFO_blk[0] | proc_52_TLF_FIFO_blk[0] | proc_52_input_sync_blk[0] | proc_52_output_sync_blk[0]);
    assign proc_52_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_6_x0_U0.fifo_A_PE_3_7_x054_blk_n);
    assign proc_52_data_PIPO_blk[1] = 1'b0;
    assign proc_52_start_FIFO_blk[1] = 1'b0;
    assign proc_52_TLF_FIFO_blk[1] = 1'b0;
    assign proc_52_input_sync_blk[1] = 1'b0;
    assign proc_52_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_52[1] = dl_detect_out ? proc_dep_vld_vec_52_reg[1] : (proc_52_data_FIFO_blk[1] | proc_52_data_PIPO_blk[1] | proc_52_start_FIFO_blk[1] | proc_52_TLF_FIFO_blk[1] | proc_52_input_sync_blk[1] | proc_52_output_sync_blk[1]);
    assign proc_52_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_6_x0_U0.fifo_B_PE_3_6_x0149_blk_n);
    assign proc_52_data_PIPO_blk[2] = 1'b0;
    assign proc_52_start_FIFO_blk[2] = 1'b0;
    assign proc_52_TLF_FIFO_blk[2] = 1'b0;
    assign proc_52_input_sync_blk[2] = 1'b0;
    assign proc_52_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_52[2] = dl_detect_out ? proc_dep_vld_vec_52_reg[2] : (proc_52_data_FIFO_blk[2] | proc_52_data_PIPO_blk[2] | proc_52_start_FIFO_blk[2] | proc_52_TLF_FIFO_blk[2] | proc_52_input_sync_blk[2] | proc_52_output_sync_blk[2]);
    assign proc_52_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_6_x0_U0.fifo_B_PE_4_6_x0150_blk_n);
    assign proc_52_data_PIPO_blk[3] = 1'b0;
    assign proc_52_start_FIFO_blk[3] = 1'b0;
    assign proc_52_TLF_FIFO_blk[3] = 1'b0;
    assign proc_52_input_sync_blk[3] = 1'b0;
    assign proc_52_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_52[3] = dl_detect_out ? proc_dep_vld_vec_52_reg[3] : (proc_52_data_FIFO_blk[3] | proc_52_data_PIPO_blk[3] | proc_52_start_FIFO_blk[3] | proc_52_TLF_FIFO_blk[3] | proc_52_input_sync_blk[3] | proc_52_output_sync_blk[3]);
    assign proc_52_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_6_x0_U0.fifo_C_drain_PE_3_6_x0215_blk_n);
    assign proc_52_data_PIPO_blk[4] = 1'b0;
    assign proc_52_start_FIFO_blk[4] = 1'b0;
    assign proc_52_TLF_FIFO_blk[4] = 1'b0;
    assign proc_52_input_sync_blk[4] = 1'b0;
    assign proc_52_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_52[4] = dl_detect_out ? proc_dep_vld_vec_52_reg[4] : (proc_52_data_FIFO_blk[4] | proc_52_data_PIPO_blk[4] | proc_52_start_FIFO_blk[4] | proc_52_TLF_FIFO_blk[4] | proc_52_input_sync_blk[4] | proc_52_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_52_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_52_reg <= proc_dep_vld_vec_52;
        end
    end
    assign in_chan_dep_vld_vec_52[0] = dep_chan_vld_44_52;
    assign in_chan_dep_data_vec_52[175 : 0] = dep_chan_data_44_52;
    assign token_in_vec_52[0] = token_44_52;
    assign in_chan_dep_vld_vec_52[1] = dep_chan_vld_51_52;
    assign in_chan_dep_data_vec_52[351 : 176] = dep_chan_data_51_52;
    assign token_in_vec_52[1] = token_51_52;
    assign in_chan_dep_vld_vec_52[2] = dep_chan_vld_53_52;
    assign in_chan_dep_data_vec_52[527 : 352] = dep_chan_data_53_52;
    assign token_in_vec_52[2] = token_53_52;
    assign in_chan_dep_vld_vec_52[3] = dep_chan_vld_60_52;
    assign in_chan_dep_data_vec_52[703 : 528] = dep_chan_data_60_52;
    assign token_in_vec_52[3] = token_60_52;
    assign in_chan_dep_vld_vec_52[4] = dep_chan_vld_154_52;
    assign in_chan_dep_data_vec_52[879 : 704] = dep_chan_data_154_52;
    assign token_in_vec_52[4] = token_154_52;
    assign dep_chan_vld_52_51 = out_chan_dep_vld_vec_52[0];
    assign dep_chan_data_52_51 = out_chan_dep_data_52;
    assign token_52_51 = token_out_vec_52[0];
    assign dep_chan_vld_52_53 = out_chan_dep_vld_vec_52[1];
    assign dep_chan_data_52_53 = out_chan_dep_data_52;
    assign token_52_53 = token_out_vec_52[1];
    assign dep_chan_vld_52_44 = out_chan_dep_vld_vec_52[2];
    assign dep_chan_data_52_44 = out_chan_dep_data_52;
    assign token_52_44 = token_out_vec_52[2];
    assign dep_chan_vld_52_60 = out_chan_dep_vld_vec_52[3];
    assign dep_chan_data_52_60 = out_chan_dep_data_52;
    assign token_52_60 = token_out_vec_52[3];
    assign dep_chan_vld_52_154 = out_chan_dep_vld_vec_52[4];
    assign dep_chan_data_52_154 = out_chan_dep_data_52;
    assign token_52_154 = token_out_vec_52[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_3_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 53, 5, 5) top_hls_deadlock_detect_unit_53 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_53),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_53),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_53),
        .token_in_vec(token_in_vec_53),
        .dl_detect_in(dl_detect_out),
        .origin(origin[53]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_53),
        .out_chan_dep_data(out_chan_dep_data_53),
        .token_out_vec(token_out_vec_53),
        .dl_detect_out(dl_in_vec[53]));

    assign proc_53_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_7_x0_U0.fifo_A_PE_3_7_x054_blk_n);
    assign proc_53_data_PIPO_blk[0] = 1'b0;
    assign proc_53_start_FIFO_blk[0] = 1'b0;
    assign proc_53_TLF_FIFO_blk[0] = 1'b0;
    assign proc_53_input_sync_blk[0] = 1'b0;
    assign proc_53_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_53[0] = dl_detect_out ? proc_dep_vld_vec_53_reg[0] : (proc_53_data_FIFO_blk[0] | proc_53_data_PIPO_blk[0] | proc_53_start_FIFO_blk[0] | proc_53_TLF_FIFO_blk[0] | proc_53_input_sync_blk[0] | proc_53_output_sync_blk[0]);
    assign proc_53_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_7_x0_U0.fifo_A_PE_3_8_x055_blk_n);
    assign proc_53_data_PIPO_blk[1] = 1'b0;
    assign proc_53_start_FIFO_blk[1] = 1'b0;
    assign proc_53_TLF_FIFO_blk[1] = 1'b0;
    assign proc_53_input_sync_blk[1] = 1'b0;
    assign proc_53_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_53[1] = dl_detect_out ? proc_dep_vld_vec_53_reg[1] : (proc_53_data_FIFO_blk[1] | proc_53_data_PIPO_blk[1] | proc_53_start_FIFO_blk[1] | proc_53_TLF_FIFO_blk[1] | proc_53_input_sync_blk[1] | proc_53_output_sync_blk[1]);
    assign proc_53_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_7_x0_U0.fifo_B_PE_3_7_x0158_blk_n);
    assign proc_53_data_PIPO_blk[2] = 1'b0;
    assign proc_53_start_FIFO_blk[2] = 1'b0;
    assign proc_53_TLF_FIFO_blk[2] = 1'b0;
    assign proc_53_input_sync_blk[2] = 1'b0;
    assign proc_53_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_53[2] = dl_detect_out ? proc_dep_vld_vec_53_reg[2] : (proc_53_data_FIFO_blk[2] | proc_53_data_PIPO_blk[2] | proc_53_start_FIFO_blk[2] | proc_53_TLF_FIFO_blk[2] | proc_53_input_sync_blk[2] | proc_53_output_sync_blk[2]);
    assign proc_53_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_7_x0_U0.fifo_B_PE_4_7_x0159_blk_n);
    assign proc_53_data_PIPO_blk[3] = 1'b0;
    assign proc_53_start_FIFO_blk[3] = 1'b0;
    assign proc_53_TLF_FIFO_blk[3] = 1'b0;
    assign proc_53_input_sync_blk[3] = 1'b0;
    assign proc_53_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_53[3] = dl_detect_out ? proc_dep_vld_vec_53_reg[3] : (proc_53_data_FIFO_blk[3] | proc_53_data_PIPO_blk[3] | proc_53_start_FIFO_blk[3] | proc_53_TLF_FIFO_blk[3] | proc_53_input_sync_blk[3] | proc_53_output_sync_blk[3]);
    assign proc_53_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_3_7_x0_U0.fifo_C_drain_PE_3_7_x0223_blk_n);
    assign proc_53_data_PIPO_blk[4] = 1'b0;
    assign proc_53_start_FIFO_blk[4] = 1'b0;
    assign proc_53_TLF_FIFO_blk[4] = 1'b0;
    assign proc_53_input_sync_blk[4] = 1'b0;
    assign proc_53_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_53[4] = dl_detect_out ? proc_dep_vld_vec_53_reg[4] : (proc_53_data_FIFO_blk[4] | proc_53_data_PIPO_blk[4] | proc_53_start_FIFO_blk[4] | proc_53_TLF_FIFO_blk[4] | proc_53_input_sync_blk[4] | proc_53_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_53_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_53_reg <= proc_dep_vld_vec_53;
        end
    end
    assign in_chan_dep_vld_vec_53[0] = dep_chan_vld_45_53;
    assign in_chan_dep_data_vec_53[175 : 0] = dep_chan_data_45_53;
    assign token_in_vec_53[0] = token_45_53;
    assign in_chan_dep_vld_vec_53[1] = dep_chan_vld_52_53;
    assign in_chan_dep_data_vec_53[351 : 176] = dep_chan_data_52_53;
    assign token_in_vec_53[1] = token_52_53;
    assign in_chan_dep_vld_vec_53[2] = dep_chan_vld_61_53;
    assign in_chan_dep_data_vec_53[527 : 352] = dep_chan_data_61_53;
    assign token_in_vec_53[2] = token_61_53;
    assign in_chan_dep_vld_vec_53[3] = dep_chan_vld_89_53;
    assign in_chan_dep_data_vec_53[703 : 528] = dep_chan_data_89_53;
    assign token_in_vec_53[3] = token_89_53;
    assign in_chan_dep_vld_vec_53[4] = dep_chan_vld_162_53;
    assign in_chan_dep_data_vec_53[879 : 704] = dep_chan_data_162_53;
    assign token_in_vec_53[4] = token_162_53;
    assign dep_chan_vld_53_52 = out_chan_dep_vld_vec_53[0];
    assign dep_chan_data_53_52 = out_chan_dep_data_53;
    assign token_53_52 = token_out_vec_53[0];
    assign dep_chan_vld_53_89 = out_chan_dep_vld_vec_53[1];
    assign dep_chan_data_53_89 = out_chan_dep_data_53;
    assign token_53_89 = token_out_vec_53[1];
    assign dep_chan_vld_53_45 = out_chan_dep_vld_vec_53[2];
    assign dep_chan_data_53_45 = out_chan_dep_data_53;
    assign token_53_45 = token_out_vec_53[2];
    assign dep_chan_vld_53_61 = out_chan_dep_vld_vec_53[3];
    assign dep_chan_data_53_61 = out_chan_dep_data_53;
    assign token_53_61 = token_out_vec_53[3];
    assign dep_chan_vld_53_162 = out_chan_dep_vld_vec_53[4];
    assign dep_chan_data_53_162 = out_chan_dep_data_53;
    assign token_53_162 = token_out_vec_53[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 54, 5, 5) top_hls_deadlock_detect_unit_54 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_54),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_54),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_54),
        .token_in_vec(token_in_vec_54),
        .dl_detect_in(dl_detect_out),
        .origin(origin[54]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_54),
        .out_chan_dep_data(out_chan_dep_data_54),
        .token_out_vec(token_out_vec_54),
        .dl_detect_out(dl_in_vec[54]));

    assign proc_54_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_0_x056_blk_n);
    assign proc_54_data_PIPO_blk[0] = 1'b0;
    assign proc_54_start_FIFO_blk[0] = 1'b0;
    assign proc_54_TLF_FIFO_blk[0] = 1'b0;
    assign proc_54_input_sync_blk[0] = 1'b0;
    assign proc_54_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_54[0] = dl_detect_out ? proc_dep_vld_vec_54_reg[0] : (proc_54_data_FIFO_blk[0] | proc_54_data_PIPO_blk[0] | proc_54_start_FIFO_blk[0] | proc_54_TLF_FIFO_blk[0] | proc_54_input_sync_blk[0] | proc_54_output_sync_blk[0]);
    assign proc_54_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_0_x0_U0.fifo_A_PE_4_1_x057_blk_n);
    assign proc_54_data_PIPO_blk[1] = 1'b0;
    assign proc_54_start_FIFO_blk[1] = 1'b0;
    assign proc_54_TLF_FIFO_blk[1] = 1'b0;
    assign proc_54_input_sync_blk[1] = 1'b0;
    assign proc_54_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_54[1] = dl_detect_out ? proc_dep_vld_vec_54_reg[1] : (proc_54_data_FIFO_blk[1] | proc_54_data_PIPO_blk[1] | proc_54_start_FIFO_blk[1] | proc_54_TLF_FIFO_blk[1] | proc_54_input_sync_blk[1] | proc_54_output_sync_blk[1]);
    assign proc_54_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_0_x0_U0.fifo_B_PE_4_0_x096_blk_n);
    assign proc_54_data_PIPO_blk[2] = 1'b0;
    assign proc_54_start_FIFO_blk[2] = 1'b0;
    assign proc_54_TLF_FIFO_blk[2] = 1'b0;
    assign proc_54_input_sync_blk[2] = 1'b0;
    assign proc_54_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_54[2] = dl_detect_out ? proc_dep_vld_vec_54_reg[2] : (proc_54_data_FIFO_blk[2] | proc_54_data_PIPO_blk[2] | proc_54_start_FIFO_blk[2] | proc_54_TLF_FIFO_blk[2] | proc_54_input_sync_blk[2] | proc_54_output_sync_blk[2]);
    assign proc_54_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_0_x0_U0.fifo_B_PE_5_0_x097_blk_n);
    assign proc_54_data_PIPO_blk[3] = 1'b0;
    assign proc_54_start_FIFO_blk[3] = 1'b0;
    assign proc_54_TLF_FIFO_blk[3] = 1'b0;
    assign proc_54_input_sync_blk[3] = 1'b0;
    assign proc_54_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_54[3] = dl_detect_out ? proc_dep_vld_vec_54_reg[3] : (proc_54_data_FIFO_blk[3] | proc_54_data_PIPO_blk[3] | proc_54_start_FIFO_blk[3] | proc_54_TLF_FIFO_blk[3] | proc_54_input_sync_blk[3] | proc_54_output_sync_blk[3]);
    assign proc_54_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_0_x0_U0.fifo_C_drain_PE_4_0_x0168_blk_n);
    assign proc_54_data_PIPO_blk[4] = 1'b0;
    assign proc_54_start_FIFO_blk[4] = 1'b0;
    assign proc_54_TLF_FIFO_blk[4] = 1'b0;
    assign proc_54_input_sync_blk[4] = 1'b0;
    assign proc_54_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_54[4] = dl_detect_out ? proc_dep_vld_vec_54_reg[4] : (proc_54_data_FIFO_blk[4] | proc_54_data_PIPO_blk[4] | proc_54_start_FIFO_blk[4] | proc_54_TLF_FIFO_blk[4] | proc_54_input_sync_blk[4] | proc_54_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_54_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_54_reg <= proc_dep_vld_vec_54;
        end
    end
    assign in_chan_dep_vld_vec_54[0] = dep_chan_vld_8_54;
    assign in_chan_dep_data_vec_54[175 : 0] = dep_chan_data_8_54;
    assign token_in_vec_54[0] = token_8_54;
    assign in_chan_dep_vld_vec_54[1] = dep_chan_vld_46_54;
    assign in_chan_dep_data_vec_54[351 : 176] = dep_chan_data_46_54;
    assign token_in_vec_54[1] = token_46_54;
    assign in_chan_dep_vld_vec_54[2] = dep_chan_vld_55_54;
    assign in_chan_dep_data_vec_54[527 : 352] = dep_chan_data_55_54;
    assign token_in_vec_54[2] = token_55_54;
    assign in_chan_dep_vld_vec_54[3] = dep_chan_vld_62_54;
    assign in_chan_dep_data_vec_54[703 : 528] = dep_chan_data_62_54;
    assign token_in_vec_54[3] = token_62_54;
    assign in_chan_dep_vld_vec_54[4] = dep_chan_vld_105_54;
    assign in_chan_dep_data_vec_54[879 : 704] = dep_chan_data_105_54;
    assign token_in_vec_54[4] = token_105_54;
    assign dep_chan_vld_54_8 = out_chan_dep_vld_vec_54[0];
    assign dep_chan_data_54_8 = out_chan_dep_data_54;
    assign token_54_8 = token_out_vec_54[0];
    assign dep_chan_vld_54_55 = out_chan_dep_vld_vec_54[1];
    assign dep_chan_data_54_55 = out_chan_dep_data_54;
    assign token_54_55 = token_out_vec_54[1];
    assign dep_chan_vld_54_46 = out_chan_dep_vld_vec_54[2];
    assign dep_chan_data_54_46 = out_chan_dep_data_54;
    assign token_54_46 = token_out_vec_54[2];
    assign dep_chan_vld_54_62 = out_chan_dep_vld_vec_54[3];
    assign dep_chan_data_54_62 = out_chan_dep_data_54;
    assign token_54_62 = token_out_vec_54[3];
    assign dep_chan_vld_54_105 = out_chan_dep_vld_vec_54[4];
    assign dep_chan_data_54_105 = out_chan_dep_data_54;
    assign token_54_105 = token_out_vec_54[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 55, 5, 5) top_hls_deadlock_detect_unit_55 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_55),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_55),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_55),
        .token_in_vec(token_in_vec_55),
        .dl_detect_in(dl_detect_out),
        .origin(origin[55]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_55),
        .out_chan_dep_data(out_chan_dep_data_55),
        .token_out_vec(token_out_vec_55),
        .dl_detect_out(dl_in_vec[55]));

    assign proc_55_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_1_x057_blk_n);
    assign proc_55_data_PIPO_blk[0] = 1'b0;
    assign proc_55_start_FIFO_blk[0] = 1'b0;
    assign proc_55_TLF_FIFO_blk[0] = 1'b0;
    assign proc_55_input_sync_blk[0] = 1'b0;
    assign proc_55_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_55[0] = dl_detect_out ? proc_dep_vld_vec_55_reg[0] : (proc_55_data_FIFO_blk[0] | proc_55_data_PIPO_blk[0] | proc_55_start_FIFO_blk[0] | proc_55_TLF_FIFO_blk[0] | proc_55_input_sync_blk[0] | proc_55_output_sync_blk[0]);
    assign proc_55_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_1_x0_U0.fifo_A_PE_4_2_x058_blk_n);
    assign proc_55_data_PIPO_blk[1] = 1'b0;
    assign proc_55_start_FIFO_blk[1] = 1'b0;
    assign proc_55_TLF_FIFO_blk[1] = 1'b0;
    assign proc_55_input_sync_blk[1] = 1'b0;
    assign proc_55_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_55[1] = dl_detect_out ? proc_dep_vld_vec_55_reg[1] : (proc_55_data_FIFO_blk[1] | proc_55_data_PIPO_blk[1] | proc_55_start_FIFO_blk[1] | proc_55_TLF_FIFO_blk[1] | proc_55_input_sync_blk[1] | proc_55_output_sync_blk[1]);
    assign proc_55_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_1_x0_U0.fifo_B_PE_4_1_x0105_blk_n);
    assign proc_55_data_PIPO_blk[2] = 1'b0;
    assign proc_55_start_FIFO_blk[2] = 1'b0;
    assign proc_55_TLF_FIFO_blk[2] = 1'b0;
    assign proc_55_input_sync_blk[2] = 1'b0;
    assign proc_55_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_55[2] = dl_detect_out ? proc_dep_vld_vec_55_reg[2] : (proc_55_data_FIFO_blk[2] | proc_55_data_PIPO_blk[2] | proc_55_start_FIFO_blk[2] | proc_55_TLF_FIFO_blk[2] | proc_55_input_sync_blk[2] | proc_55_output_sync_blk[2]);
    assign proc_55_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_1_x0_U0.fifo_B_PE_5_1_x0106_blk_n);
    assign proc_55_data_PIPO_blk[3] = 1'b0;
    assign proc_55_start_FIFO_blk[3] = 1'b0;
    assign proc_55_TLF_FIFO_blk[3] = 1'b0;
    assign proc_55_input_sync_blk[3] = 1'b0;
    assign proc_55_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_55[3] = dl_detect_out ? proc_dep_vld_vec_55_reg[3] : (proc_55_data_FIFO_blk[3] | proc_55_data_PIPO_blk[3] | proc_55_start_FIFO_blk[3] | proc_55_TLF_FIFO_blk[3] | proc_55_input_sync_blk[3] | proc_55_output_sync_blk[3]);
    assign proc_55_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_1_x0_U0.fifo_C_drain_PE_4_1_x0176_blk_n);
    assign proc_55_data_PIPO_blk[4] = 1'b0;
    assign proc_55_start_FIFO_blk[4] = 1'b0;
    assign proc_55_TLF_FIFO_blk[4] = 1'b0;
    assign proc_55_input_sync_blk[4] = 1'b0;
    assign proc_55_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_55[4] = dl_detect_out ? proc_dep_vld_vec_55_reg[4] : (proc_55_data_FIFO_blk[4] | proc_55_data_PIPO_blk[4] | proc_55_start_FIFO_blk[4] | proc_55_TLF_FIFO_blk[4] | proc_55_input_sync_blk[4] | proc_55_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_55_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_55_reg <= proc_dep_vld_vec_55;
        end
    end
    assign in_chan_dep_vld_vec_55[0] = dep_chan_vld_47_55;
    assign in_chan_dep_data_vec_55[175 : 0] = dep_chan_data_47_55;
    assign token_in_vec_55[0] = token_47_55;
    assign in_chan_dep_vld_vec_55[1] = dep_chan_vld_54_55;
    assign in_chan_dep_data_vec_55[351 : 176] = dep_chan_data_54_55;
    assign token_in_vec_55[1] = token_54_55;
    assign in_chan_dep_vld_vec_55[2] = dep_chan_vld_56_55;
    assign in_chan_dep_data_vec_55[527 : 352] = dep_chan_data_56_55;
    assign token_in_vec_55[2] = token_56_55;
    assign in_chan_dep_vld_vec_55[3] = dep_chan_vld_63_55;
    assign in_chan_dep_data_vec_55[703 : 528] = dep_chan_data_63_55;
    assign token_in_vec_55[3] = token_63_55;
    assign in_chan_dep_vld_vec_55[4] = dep_chan_vld_113_55;
    assign in_chan_dep_data_vec_55[879 : 704] = dep_chan_data_113_55;
    assign token_in_vec_55[4] = token_113_55;
    assign dep_chan_vld_55_54 = out_chan_dep_vld_vec_55[0];
    assign dep_chan_data_55_54 = out_chan_dep_data_55;
    assign token_55_54 = token_out_vec_55[0];
    assign dep_chan_vld_55_56 = out_chan_dep_vld_vec_55[1];
    assign dep_chan_data_55_56 = out_chan_dep_data_55;
    assign token_55_56 = token_out_vec_55[1];
    assign dep_chan_vld_55_47 = out_chan_dep_vld_vec_55[2];
    assign dep_chan_data_55_47 = out_chan_dep_data_55;
    assign token_55_47 = token_out_vec_55[2];
    assign dep_chan_vld_55_63 = out_chan_dep_vld_vec_55[3];
    assign dep_chan_data_55_63 = out_chan_dep_data_55;
    assign token_55_63 = token_out_vec_55[3];
    assign dep_chan_vld_55_113 = out_chan_dep_vld_vec_55[4];
    assign dep_chan_data_55_113 = out_chan_dep_data_55;
    assign token_55_113 = token_out_vec_55[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 56, 5, 5) top_hls_deadlock_detect_unit_56 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_56),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_56),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_56),
        .token_in_vec(token_in_vec_56),
        .dl_detect_in(dl_detect_out),
        .origin(origin[56]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_56),
        .out_chan_dep_data(out_chan_dep_data_56),
        .token_out_vec(token_out_vec_56),
        .dl_detect_out(dl_in_vec[56]));

    assign proc_56_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_2_x0_U0.fifo_A_PE_4_2_x058_blk_n);
    assign proc_56_data_PIPO_blk[0] = 1'b0;
    assign proc_56_start_FIFO_blk[0] = 1'b0;
    assign proc_56_TLF_FIFO_blk[0] = 1'b0;
    assign proc_56_input_sync_blk[0] = 1'b0;
    assign proc_56_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_56[0] = dl_detect_out ? proc_dep_vld_vec_56_reg[0] : (proc_56_data_FIFO_blk[0] | proc_56_data_PIPO_blk[0] | proc_56_start_FIFO_blk[0] | proc_56_TLF_FIFO_blk[0] | proc_56_input_sync_blk[0] | proc_56_output_sync_blk[0]);
    assign proc_56_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_2_x0_U0.fifo_A_PE_4_3_x059_blk_n);
    assign proc_56_data_PIPO_blk[1] = 1'b0;
    assign proc_56_start_FIFO_blk[1] = 1'b0;
    assign proc_56_TLF_FIFO_blk[1] = 1'b0;
    assign proc_56_input_sync_blk[1] = 1'b0;
    assign proc_56_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_56[1] = dl_detect_out ? proc_dep_vld_vec_56_reg[1] : (proc_56_data_FIFO_blk[1] | proc_56_data_PIPO_blk[1] | proc_56_start_FIFO_blk[1] | proc_56_TLF_FIFO_blk[1] | proc_56_input_sync_blk[1] | proc_56_output_sync_blk[1]);
    assign proc_56_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_2_x0_U0.fifo_B_PE_4_2_x0114_blk_n);
    assign proc_56_data_PIPO_blk[2] = 1'b0;
    assign proc_56_start_FIFO_blk[2] = 1'b0;
    assign proc_56_TLF_FIFO_blk[2] = 1'b0;
    assign proc_56_input_sync_blk[2] = 1'b0;
    assign proc_56_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_56[2] = dl_detect_out ? proc_dep_vld_vec_56_reg[2] : (proc_56_data_FIFO_blk[2] | proc_56_data_PIPO_blk[2] | proc_56_start_FIFO_blk[2] | proc_56_TLF_FIFO_blk[2] | proc_56_input_sync_blk[2] | proc_56_output_sync_blk[2]);
    assign proc_56_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_2_x0_U0.fifo_B_PE_5_2_x0115_blk_n);
    assign proc_56_data_PIPO_blk[3] = 1'b0;
    assign proc_56_start_FIFO_blk[3] = 1'b0;
    assign proc_56_TLF_FIFO_blk[3] = 1'b0;
    assign proc_56_input_sync_blk[3] = 1'b0;
    assign proc_56_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_56[3] = dl_detect_out ? proc_dep_vld_vec_56_reg[3] : (proc_56_data_FIFO_blk[3] | proc_56_data_PIPO_blk[3] | proc_56_start_FIFO_blk[3] | proc_56_TLF_FIFO_blk[3] | proc_56_input_sync_blk[3] | proc_56_output_sync_blk[3]);
    assign proc_56_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_2_x0_U0.fifo_C_drain_PE_4_2_x0184_blk_n);
    assign proc_56_data_PIPO_blk[4] = 1'b0;
    assign proc_56_start_FIFO_blk[4] = 1'b0;
    assign proc_56_TLF_FIFO_blk[4] = 1'b0;
    assign proc_56_input_sync_blk[4] = 1'b0;
    assign proc_56_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_56[4] = dl_detect_out ? proc_dep_vld_vec_56_reg[4] : (proc_56_data_FIFO_blk[4] | proc_56_data_PIPO_blk[4] | proc_56_start_FIFO_blk[4] | proc_56_TLF_FIFO_blk[4] | proc_56_input_sync_blk[4] | proc_56_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_56_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_56_reg <= proc_dep_vld_vec_56;
        end
    end
    assign in_chan_dep_vld_vec_56[0] = dep_chan_vld_48_56;
    assign in_chan_dep_data_vec_56[175 : 0] = dep_chan_data_48_56;
    assign token_in_vec_56[0] = token_48_56;
    assign in_chan_dep_vld_vec_56[1] = dep_chan_vld_55_56;
    assign in_chan_dep_data_vec_56[351 : 176] = dep_chan_data_55_56;
    assign token_in_vec_56[1] = token_55_56;
    assign in_chan_dep_vld_vec_56[2] = dep_chan_vld_57_56;
    assign in_chan_dep_data_vec_56[527 : 352] = dep_chan_data_57_56;
    assign token_in_vec_56[2] = token_57_56;
    assign in_chan_dep_vld_vec_56[3] = dep_chan_vld_64_56;
    assign in_chan_dep_data_vec_56[703 : 528] = dep_chan_data_64_56;
    assign token_in_vec_56[3] = token_64_56;
    assign in_chan_dep_vld_vec_56[4] = dep_chan_vld_121_56;
    assign in_chan_dep_data_vec_56[879 : 704] = dep_chan_data_121_56;
    assign token_in_vec_56[4] = token_121_56;
    assign dep_chan_vld_56_55 = out_chan_dep_vld_vec_56[0];
    assign dep_chan_data_56_55 = out_chan_dep_data_56;
    assign token_56_55 = token_out_vec_56[0];
    assign dep_chan_vld_56_57 = out_chan_dep_vld_vec_56[1];
    assign dep_chan_data_56_57 = out_chan_dep_data_56;
    assign token_56_57 = token_out_vec_56[1];
    assign dep_chan_vld_56_48 = out_chan_dep_vld_vec_56[2];
    assign dep_chan_data_56_48 = out_chan_dep_data_56;
    assign token_56_48 = token_out_vec_56[2];
    assign dep_chan_vld_56_64 = out_chan_dep_vld_vec_56[3];
    assign dep_chan_data_56_64 = out_chan_dep_data_56;
    assign token_56_64 = token_out_vec_56[3];
    assign dep_chan_vld_56_121 = out_chan_dep_vld_vec_56[4];
    assign dep_chan_data_56_121 = out_chan_dep_data_56;
    assign token_56_121 = token_out_vec_56[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 57, 5, 5) top_hls_deadlock_detect_unit_57 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_57),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_57),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_57),
        .token_in_vec(token_in_vec_57),
        .dl_detect_in(dl_detect_out),
        .origin(origin[57]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_57),
        .out_chan_dep_data(out_chan_dep_data_57),
        .token_out_vec(token_out_vec_57),
        .dl_detect_out(dl_in_vec[57]));

    assign proc_57_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_3_x0_U0.fifo_A_PE_4_3_x059_blk_n);
    assign proc_57_data_PIPO_blk[0] = 1'b0;
    assign proc_57_start_FIFO_blk[0] = 1'b0;
    assign proc_57_TLF_FIFO_blk[0] = 1'b0;
    assign proc_57_input_sync_blk[0] = 1'b0;
    assign proc_57_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_57[0] = dl_detect_out ? proc_dep_vld_vec_57_reg[0] : (proc_57_data_FIFO_blk[0] | proc_57_data_PIPO_blk[0] | proc_57_start_FIFO_blk[0] | proc_57_TLF_FIFO_blk[0] | proc_57_input_sync_blk[0] | proc_57_output_sync_blk[0]);
    assign proc_57_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_3_x0_U0.fifo_A_PE_4_4_x060_blk_n);
    assign proc_57_data_PIPO_blk[1] = 1'b0;
    assign proc_57_start_FIFO_blk[1] = 1'b0;
    assign proc_57_TLF_FIFO_blk[1] = 1'b0;
    assign proc_57_input_sync_blk[1] = 1'b0;
    assign proc_57_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_57[1] = dl_detect_out ? proc_dep_vld_vec_57_reg[1] : (proc_57_data_FIFO_blk[1] | proc_57_data_PIPO_blk[1] | proc_57_start_FIFO_blk[1] | proc_57_TLF_FIFO_blk[1] | proc_57_input_sync_blk[1] | proc_57_output_sync_blk[1]);
    assign proc_57_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_3_x0_U0.fifo_B_PE_4_3_x0123_blk_n);
    assign proc_57_data_PIPO_blk[2] = 1'b0;
    assign proc_57_start_FIFO_blk[2] = 1'b0;
    assign proc_57_TLF_FIFO_blk[2] = 1'b0;
    assign proc_57_input_sync_blk[2] = 1'b0;
    assign proc_57_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_57[2] = dl_detect_out ? proc_dep_vld_vec_57_reg[2] : (proc_57_data_FIFO_blk[2] | proc_57_data_PIPO_blk[2] | proc_57_start_FIFO_blk[2] | proc_57_TLF_FIFO_blk[2] | proc_57_input_sync_blk[2] | proc_57_output_sync_blk[2]);
    assign proc_57_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_3_x0_U0.fifo_B_PE_5_3_x0124_blk_n);
    assign proc_57_data_PIPO_blk[3] = 1'b0;
    assign proc_57_start_FIFO_blk[3] = 1'b0;
    assign proc_57_TLF_FIFO_blk[3] = 1'b0;
    assign proc_57_input_sync_blk[3] = 1'b0;
    assign proc_57_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_57[3] = dl_detect_out ? proc_dep_vld_vec_57_reg[3] : (proc_57_data_FIFO_blk[3] | proc_57_data_PIPO_blk[3] | proc_57_start_FIFO_blk[3] | proc_57_TLF_FIFO_blk[3] | proc_57_input_sync_blk[3] | proc_57_output_sync_blk[3]);
    assign proc_57_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_3_x0_U0.fifo_C_drain_PE_4_3_x0192_blk_n);
    assign proc_57_data_PIPO_blk[4] = 1'b0;
    assign proc_57_start_FIFO_blk[4] = 1'b0;
    assign proc_57_TLF_FIFO_blk[4] = 1'b0;
    assign proc_57_input_sync_blk[4] = 1'b0;
    assign proc_57_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_57[4] = dl_detect_out ? proc_dep_vld_vec_57_reg[4] : (proc_57_data_FIFO_blk[4] | proc_57_data_PIPO_blk[4] | proc_57_start_FIFO_blk[4] | proc_57_TLF_FIFO_blk[4] | proc_57_input_sync_blk[4] | proc_57_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_57_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_57_reg <= proc_dep_vld_vec_57;
        end
    end
    assign in_chan_dep_vld_vec_57[0] = dep_chan_vld_49_57;
    assign in_chan_dep_data_vec_57[175 : 0] = dep_chan_data_49_57;
    assign token_in_vec_57[0] = token_49_57;
    assign in_chan_dep_vld_vec_57[1] = dep_chan_vld_56_57;
    assign in_chan_dep_data_vec_57[351 : 176] = dep_chan_data_56_57;
    assign token_in_vec_57[1] = token_56_57;
    assign in_chan_dep_vld_vec_57[2] = dep_chan_vld_58_57;
    assign in_chan_dep_data_vec_57[527 : 352] = dep_chan_data_58_57;
    assign token_in_vec_57[2] = token_58_57;
    assign in_chan_dep_vld_vec_57[3] = dep_chan_vld_65_57;
    assign in_chan_dep_data_vec_57[703 : 528] = dep_chan_data_65_57;
    assign token_in_vec_57[3] = token_65_57;
    assign in_chan_dep_vld_vec_57[4] = dep_chan_vld_129_57;
    assign in_chan_dep_data_vec_57[879 : 704] = dep_chan_data_129_57;
    assign token_in_vec_57[4] = token_129_57;
    assign dep_chan_vld_57_56 = out_chan_dep_vld_vec_57[0];
    assign dep_chan_data_57_56 = out_chan_dep_data_57;
    assign token_57_56 = token_out_vec_57[0];
    assign dep_chan_vld_57_58 = out_chan_dep_vld_vec_57[1];
    assign dep_chan_data_57_58 = out_chan_dep_data_57;
    assign token_57_58 = token_out_vec_57[1];
    assign dep_chan_vld_57_49 = out_chan_dep_vld_vec_57[2];
    assign dep_chan_data_57_49 = out_chan_dep_data_57;
    assign token_57_49 = token_out_vec_57[2];
    assign dep_chan_vld_57_65 = out_chan_dep_vld_vec_57[3];
    assign dep_chan_data_57_65 = out_chan_dep_data_57;
    assign token_57_65 = token_out_vec_57[3];
    assign dep_chan_vld_57_129 = out_chan_dep_vld_vec_57[4];
    assign dep_chan_data_57_129 = out_chan_dep_data_57;
    assign token_57_129 = token_out_vec_57[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 58, 5, 5) top_hls_deadlock_detect_unit_58 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_58),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_58),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_58),
        .token_in_vec(token_in_vec_58),
        .dl_detect_in(dl_detect_out),
        .origin(origin[58]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_58),
        .out_chan_dep_data(out_chan_dep_data_58),
        .token_out_vec(token_out_vec_58),
        .dl_detect_out(dl_in_vec[58]));

    assign proc_58_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_4_x0_U0.fifo_A_PE_4_4_x060_blk_n);
    assign proc_58_data_PIPO_blk[0] = 1'b0;
    assign proc_58_start_FIFO_blk[0] = 1'b0;
    assign proc_58_TLF_FIFO_blk[0] = 1'b0;
    assign proc_58_input_sync_blk[0] = 1'b0;
    assign proc_58_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_58[0] = dl_detect_out ? proc_dep_vld_vec_58_reg[0] : (proc_58_data_FIFO_blk[0] | proc_58_data_PIPO_blk[0] | proc_58_start_FIFO_blk[0] | proc_58_TLF_FIFO_blk[0] | proc_58_input_sync_blk[0] | proc_58_output_sync_blk[0]);
    assign proc_58_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_4_x0_U0.fifo_A_PE_4_5_x061_blk_n);
    assign proc_58_data_PIPO_blk[1] = 1'b0;
    assign proc_58_start_FIFO_blk[1] = 1'b0;
    assign proc_58_TLF_FIFO_blk[1] = 1'b0;
    assign proc_58_input_sync_blk[1] = 1'b0;
    assign proc_58_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_58[1] = dl_detect_out ? proc_dep_vld_vec_58_reg[1] : (proc_58_data_FIFO_blk[1] | proc_58_data_PIPO_blk[1] | proc_58_start_FIFO_blk[1] | proc_58_TLF_FIFO_blk[1] | proc_58_input_sync_blk[1] | proc_58_output_sync_blk[1]);
    assign proc_58_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_4_x0_U0.fifo_B_PE_4_4_x0132_blk_n);
    assign proc_58_data_PIPO_blk[2] = 1'b0;
    assign proc_58_start_FIFO_blk[2] = 1'b0;
    assign proc_58_TLF_FIFO_blk[2] = 1'b0;
    assign proc_58_input_sync_blk[2] = 1'b0;
    assign proc_58_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_58[2] = dl_detect_out ? proc_dep_vld_vec_58_reg[2] : (proc_58_data_FIFO_blk[2] | proc_58_data_PIPO_blk[2] | proc_58_start_FIFO_blk[2] | proc_58_TLF_FIFO_blk[2] | proc_58_input_sync_blk[2] | proc_58_output_sync_blk[2]);
    assign proc_58_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_4_x0_U0.fifo_B_PE_5_4_x0133_blk_n);
    assign proc_58_data_PIPO_blk[3] = 1'b0;
    assign proc_58_start_FIFO_blk[3] = 1'b0;
    assign proc_58_TLF_FIFO_blk[3] = 1'b0;
    assign proc_58_input_sync_blk[3] = 1'b0;
    assign proc_58_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_58[3] = dl_detect_out ? proc_dep_vld_vec_58_reg[3] : (proc_58_data_FIFO_blk[3] | proc_58_data_PIPO_blk[3] | proc_58_start_FIFO_blk[3] | proc_58_TLF_FIFO_blk[3] | proc_58_input_sync_blk[3] | proc_58_output_sync_blk[3]);
    assign proc_58_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_4_x0_U0.fifo_C_drain_PE_4_4_x0200_blk_n);
    assign proc_58_data_PIPO_blk[4] = 1'b0;
    assign proc_58_start_FIFO_blk[4] = 1'b0;
    assign proc_58_TLF_FIFO_blk[4] = 1'b0;
    assign proc_58_input_sync_blk[4] = 1'b0;
    assign proc_58_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_58[4] = dl_detect_out ? proc_dep_vld_vec_58_reg[4] : (proc_58_data_FIFO_blk[4] | proc_58_data_PIPO_blk[4] | proc_58_start_FIFO_blk[4] | proc_58_TLF_FIFO_blk[4] | proc_58_input_sync_blk[4] | proc_58_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_58_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_58_reg <= proc_dep_vld_vec_58;
        end
    end
    assign in_chan_dep_vld_vec_58[0] = dep_chan_vld_50_58;
    assign in_chan_dep_data_vec_58[175 : 0] = dep_chan_data_50_58;
    assign token_in_vec_58[0] = token_50_58;
    assign in_chan_dep_vld_vec_58[1] = dep_chan_vld_57_58;
    assign in_chan_dep_data_vec_58[351 : 176] = dep_chan_data_57_58;
    assign token_in_vec_58[1] = token_57_58;
    assign in_chan_dep_vld_vec_58[2] = dep_chan_vld_59_58;
    assign in_chan_dep_data_vec_58[527 : 352] = dep_chan_data_59_58;
    assign token_in_vec_58[2] = token_59_58;
    assign in_chan_dep_vld_vec_58[3] = dep_chan_vld_66_58;
    assign in_chan_dep_data_vec_58[703 : 528] = dep_chan_data_66_58;
    assign token_in_vec_58[3] = token_66_58;
    assign in_chan_dep_vld_vec_58[4] = dep_chan_vld_137_58;
    assign in_chan_dep_data_vec_58[879 : 704] = dep_chan_data_137_58;
    assign token_in_vec_58[4] = token_137_58;
    assign dep_chan_vld_58_57 = out_chan_dep_vld_vec_58[0];
    assign dep_chan_data_58_57 = out_chan_dep_data_58;
    assign token_58_57 = token_out_vec_58[0];
    assign dep_chan_vld_58_59 = out_chan_dep_vld_vec_58[1];
    assign dep_chan_data_58_59 = out_chan_dep_data_58;
    assign token_58_59 = token_out_vec_58[1];
    assign dep_chan_vld_58_50 = out_chan_dep_vld_vec_58[2];
    assign dep_chan_data_58_50 = out_chan_dep_data_58;
    assign token_58_50 = token_out_vec_58[2];
    assign dep_chan_vld_58_66 = out_chan_dep_vld_vec_58[3];
    assign dep_chan_data_58_66 = out_chan_dep_data_58;
    assign token_58_66 = token_out_vec_58[3];
    assign dep_chan_vld_58_137 = out_chan_dep_vld_vec_58[4];
    assign dep_chan_data_58_137 = out_chan_dep_data_58;
    assign token_58_137 = token_out_vec_58[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 59, 5, 5) top_hls_deadlock_detect_unit_59 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_59),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_59),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_59),
        .token_in_vec(token_in_vec_59),
        .dl_detect_in(dl_detect_out),
        .origin(origin[59]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_59),
        .out_chan_dep_data(out_chan_dep_data_59),
        .token_out_vec(token_out_vec_59),
        .dl_detect_out(dl_in_vec[59]));

    assign proc_59_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_5_x0_U0.fifo_A_PE_4_5_x061_blk_n);
    assign proc_59_data_PIPO_blk[0] = 1'b0;
    assign proc_59_start_FIFO_blk[0] = 1'b0;
    assign proc_59_TLF_FIFO_blk[0] = 1'b0;
    assign proc_59_input_sync_blk[0] = 1'b0;
    assign proc_59_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_59[0] = dl_detect_out ? proc_dep_vld_vec_59_reg[0] : (proc_59_data_FIFO_blk[0] | proc_59_data_PIPO_blk[0] | proc_59_start_FIFO_blk[0] | proc_59_TLF_FIFO_blk[0] | proc_59_input_sync_blk[0] | proc_59_output_sync_blk[0]);
    assign proc_59_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_5_x0_U0.fifo_A_PE_4_6_x062_blk_n);
    assign proc_59_data_PIPO_blk[1] = 1'b0;
    assign proc_59_start_FIFO_blk[1] = 1'b0;
    assign proc_59_TLF_FIFO_blk[1] = 1'b0;
    assign proc_59_input_sync_blk[1] = 1'b0;
    assign proc_59_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_59[1] = dl_detect_out ? proc_dep_vld_vec_59_reg[1] : (proc_59_data_FIFO_blk[1] | proc_59_data_PIPO_blk[1] | proc_59_start_FIFO_blk[1] | proc_59_TLF_FIFO_blk[1] | proc_59_input_sync_blk[1] | proc_59_output_sync_blk[1]);
    assign proc_59_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_5_x0_U0.fifo_B_PE_4_5_x0141_blk_n);
    assign proc_59_data_PIPO_blk[2] = 1'b0;
    assign proc_59_start_FIFO_blk[2] = 1'b0;
    assign proc_59_TLF_FIFO_blk[2] = 1'b0;
    assign proc_59_input_sync_blk[2] = 1'b0;
    assign proc_59_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_59[2] = dl_detect_out ? proc_dep_vld_vec_59_reg[2] : (proc_59_data_FIFO_blk[2] | proc_59_data_PIPO_blk[2] | proc_59_start_FIFO_blk[2] | proc_59_TLF_FIFO_blk[2] | proc_59_input_sync_blk[2] | proc_59_output_sync_blk[2]);
    assign proc_59_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_5_x0_U0.fifo_B_PE_5_5_x0142_blk_n);
    assign proc_59_data_PIPO_blk[3] = 1'b0;
    assign proc_59_start_FIFO_blk[3] = 1'b0;
    assign proc_59_TLF_FIFO_blk[3] = 1'b0;
    assign proc_59_input_sync_blk[3] = 1'b0;
    assign proc_59_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_59[3] = dl_detect_out ? proc_dep_vld_vec_59_reg[3] : (proc_59_data_FIFO_blk[3] | proc_59_data_PIPO_blk[3] | proc_59_start_FIFO_blk[3] | proc_59_TLF_FIFO_blk[3] | proc_59_input_sync_blk[3] | proc_59_output_sync_blk[3]);
    assign proc_59_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_5_x0_U0.fifo_C_drain_PE_4_5_x0208_blk_n);
    assign proc_59_data_PIPO_blk[4] = 1'b0;
    assign proc_59_start_FIFO_blk[4] = 1'b0;
    assign proc_59_TLF_FIFO_blk[4] = 1'b0;
    assign proc_59_input_sync_blk[4] = 1'b0;
    assign proc_59_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_59[4] = dl_detect_out ? proc_dep_vld_vec_59_reg[4] : (proc_59_data_FIFO_blk[4] | proc_59_data_PIPO_blk[4] | proc_59_start_FIFO_blk[4] | proc_59_TLF_FIFO_blk[4] | proc_59_input_sync_blk[4] | proc_59_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_59_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_59_reg <= proc_dep_vld_vec_59;
        end
    end
    assign in_chan_dep_vld_vec_59[0] = dep_chan_vld_51_59;
    assign in_chan_dep_data_vec_59[175 : 0] = dep_chan_data_51_59;
    assign token_in_vec_59[0] = token_51_59;
    assign in_chan_dep_vld_vec_59[1] = dep_chan_vld_58_59;
    assign in_chan_dep_data_vec_59[351 : 176] = dep_chan_data_58_59;
    assign token_in_vec_59[1] = token_58_59;
    assign in_chan_dep_vld_vec_59[2] = dep_chan_vld_60_59;
    assign in_chan_dep_data_vec_59[527 : 352] = dep_chan_data_60_59;
    assign token_in_vec_59[2] = token_60_59;
    assign in_chan_dep_vld_vec_59[3] = dep_chan_vld_67_59;
    assign in_chan_dep_data_vec_59[703 : 528] = dep_chan_data_67_59;
    assign token_in_vec_59[3] = token_67_59;
    assign in_chan_dep_vld_vec_59[4] = dep_chan_vld_145_59;
    assign in_chan_dep_data_vec_59[879 : 704] = dep_chan_data_145_59;
    assign token_in_vec_59[4] = token_145_59;
    assign dep_chan_vld_59_58 = out_chan_dep_vld_vec_59[0];
    assign dep_chan_data_59_58 = out_chan_dep_data_59;
    assign token_59_58 = token_out_vec_59[0];
    assign dep_chan_vld_59_60 = out_chan_dep_vld_vec_59[1];
    assign dep_chan_data_59_60 = out_chan_dep_data_59;
    assign token_59_60 = token_out_vec_59[1];
    assign dep_chan_vld_59_51 = out_chan_dep_vld_vec_59[2];
    assign dep_chan_data_59_51 = out_chan_dep_data_59;
    assign token_59_51 = token_out_vec_59[2];
    assign dep_chan_vld_59_67 = out_chan_dep_vld_vec_59[3];
    assign dep_chan_data_59_67 = out_chan_dep_data_59;
    assign token_59_67 = token_out_vec_59[3];
    assign dep_chan_vld_59_145 = out_chan_dep_vld_vec_59[4];
    assign dep_chan_data_59_145 = out_chan_dep_data_59;
    assign token_59_145 = token_out_vec_59[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 60, 5, 5) top_hls_deadlock_detect_unit_60 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_60),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_60),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_60),
        .token_in_vec(token_in_vec_60),
        .dl_detect_in(dl_detect_out),
        .origin(origin[60]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_60),
        .out_chan_dep_data(out_chan_dep_data_60),
        .token_out_vec(token_out_vec_60),
        .dl_detect_out(dl_in_vec[60]));

    assign proc_60_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_6_x0_U0.fifo_A_PE_4_6_x062_blk_n);
    assign proc_60_data_PIPO_blk[0] = 1'b0;
    assign proc_60_start_FIFO_blk[0] = 1'b0;
    assign proc_60_TLF_FIFO_blk[0] = 1'b0;
    assign proc_60_input_sync_blk[0] = 1'b0;
    assign proc_60_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_60[0] = dl_detect_out ? proc_dep_vld_vec_60_reg[0] : (proc_60_data_FIFO_blk[0] | proc_60_data_PIPO_blk[0] | proc_60_start_FIFO_blk[0] | proc_60_TLF_FIFO_blk[0] | proc_60_input_sync_blk[0] | proc_60_output_sync_blk[0]);
    assign proc_60_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_6_x0_U0.fifo_A_PE_4_7_x063_blk_n);
    assign proc_60_data_PIPO_blk[1] = 1'b0;
    assign proc_60_start_FIFO_blk[1] = 1'b0;
    assign proc_60_TLF_FIFO_blk[1] = 1'b0;
    assign proc_60_input_sync_blk[1] = 1'b0;
    assign proc_60_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_60[1] = dl_detect_out ? proc_dep_vld_vec_60_reg[1] : (proc_60_data_FIFO_blk[1] | proc_60_data_PIPO_blk[1] | proc_60_start_FIFO_blk[1] | proc_60_TLF_FIFO_blk[1] | proc_60_input_sync_blk[1] | proc_60_output_sync_blk[1]);
    assign proc_60_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_6_x0_U0.fifo_B_PE_4_6_x0150_blk_n);
    assign proc_60_data_PIPO_blk[2] = 1'b0;
    assign proc_60_start_FIFO_blk[2] = 1'b0;
    assign proc_60_TLF_FIFO_blk[2] = 1'b0;
    assign proc_60_input_sync_blk[2] = 1'b0;
    assign proc_60_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_60[2] = dl_detect_out ? proc_dep_vld_vec_60_reg[2] : (proc_60_data_FIFO_blk[2] | proc_60_data_PIPO_blk[2] | proc_60_start_FIFO_blk[2] | proc_60_TLF_FIFO_blk[2] | proc_60_input_sync_blk[2] | proc_60_output_sync_blk[2]);
    assign proc_60_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_6_x0_U0.fifo_B_PE_5_6_x0151_blk_n);
    assign proc_60_data_PIPO_blk[3] = 1'b0;
    assign proc_60_start_FIFO_blk[3] = 1'b0;
    assign proc_60_TLF_FIFO_blk[3] = 1'b0;
    assign proc_60_input_sync_blk[3] = 1'b0;
    assign proc_60_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_60[3] = dl_detect_out ? proc_dep_vld_vec_60_reg[3] : (proc_60_data_FIFO_blk[3] | proc_60_data_PIPO_blk[3] | proc_60_start_FIFO_blk[3] | proc_60_TLF_FIFO_blk[3] | proc_60_input_sync_blk[3] | proc_60_output_sync_blk[3]);
    assign proc_60_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_6_x0_U0.fifo_C_drain_PE_4_6_x0216_blk_n);
    assign proc_60_data_PIPO_blk[4] = 1'b0;
    assign proc_60_start_FIFO_blk[4] = 1'b0;
    assign proc_60_TLF_FIFO_blk[4] = 1'b0;
    assign proc_60_input_sync_blk[4] = 1'b0;
    assign proc_60_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_60[4] = dl_detect_out ? proc_dep_vld_vec_60_reg[4] : (proc_60_data_FIFO_blk[4] | proc_60_data_PIPO_blk[4] | proc_60_start_FIFO_blk[4] | proc_60_TLF_FIFO_blk[4] | proc_60_input_sync_blk[4] | proc_60_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_60_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_60_reg <= proc_dep_vld_vec_60;
        end
    end
    assign in_chan_dep_vld_vec_60[0] = dep_chan_vld_52_60;
    assign in_chan_dep_data_vec_60[175 : 0] = dep_chan_data_52_60;
    assign token_in_vec_60[0] = token_52_60;
    assign in_chan_dep_vld_vec_60[1] = dep_chan_vld_59_60;
    assign in_chan_dep_data_vec_60[351 : 176] = dep_chan_data_59_60;
    assign token_in_vec_60[1] = token_59_60;
    assign in_chan_dep_vld_vec_60[2] = dep_chan_vld_61_60;
    assign in_chan_dep_data_vec_60[527 : 352] = dep_chan_data_61_60;
    assign token_in_vec_60[2] = token_61_60;
    assign in_chan_dep_vld_vec_60[3] = dep_chan_vld_68_60;
    assign in_chan_dep_data_vec_60[703 : 528] = dep_chan_data_68_60;
    assign token_in_vec_60[3] = token_68_60;
    assign in_chan_dep_vld_vec_60[4] = dep_chan_vld_153_60;
    assign in_chan_dep_data_vec_60[879 : 704] = dep_chan_data_153_60;
    assign token_in_vec_60[4] = token_153_60;
    assign dep_chan_vld_60_59 = out_chan_dep_vld_vec_60[0];
    assign dep_chan_data_60_59 = out_chan_dep_data_60;
    assign token_60_59 = token_out_vec_60[0];
    assign dep_chan_vld_60_61 = out_chan_dep_vld_vec_60[1];
    assign dep_chan_data_60_61 = out_chan_dep_data_60;
    assign token_60_61 = token_out_vec_60[1];
    assign dep_chan_vld_60_52 = out_chan_dep_vld_vec_60[2];
    assign dep_chan_data_60_52 = out_chan_dep_data_60;
    assign token_60_52 = token_out_vec_60[2];
    assign dep_chan_vld_60_68 = out_chan_dep_vld_vec_60[3];
    assign dep_chan_data_60_68 = out_chan_dep_data_60;
    assign token_60_68 = token_out_vec_60[3];
    assign dep_chan_vld_60_153 = out_chan_dep_vld_vec_60[4];
    assign dep_chan_data_60_153 = out_chan_dep_data_60;
    assign token_60_153 = token_out_vec_60[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_4_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 61, 5, 5) top_hls_deadlock_detect_unit_61 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_61),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_61),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_61),
        .token_in_vec(token_in_vec_61),
        .dl_detect_in(dl_detect_out),
        .origin(origin[61]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_61),
        .out_chan_dep_data(out_chan_dep_data_61),
        .token_out_vec(token_out_vec_61),
        .dl_detect_out(dl_in_vec[61]));

    assign proc_61_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_7_x0_U0.fifo_A_PE_4_7_x063_blk_n);
    assign proc_61_data_PIPO_blk[0] = 1'b0;
    assign proc_61_start_FIFO_blk[0] = 1'b0;
    assign proc_61_TLF_FIFO_blk[0] = 1'b0;
    assign proc_61_input_sync_blk[0] = 1'b0;
    assign proc_61_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_61[0] = dl_detect_out ? proc_dep_vld_vec_61_reg[0] : (proc_61_data_FIFO_blk[0] | proc_61_data_PIPO_blk[0] | proc_61_start_FIFO_blk[0] | proc_61_TLF_FIFO_blk[0] | proc_61_input_sync_blk[0] | proc_61_output_sync_blk[0]);
    assign proc_61_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_7_x0_U0.fifo_A_PE_4_8_x064_blk_n);
    assign proc_61_data_PIPO_blk[1] = 1'b0;
    assign proc_61_start_FIFO_blk[1] = 1'b0;
    assign proc_61_TLF_FIFO_blk[1] = 1'b0;
    assign proc_61_input_sync_blk[1] = 1'b0;
    assign proc_61_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_61[1] = dl_detect_out ? proc_dep_vld_vec_61_reg[1] : (proc_61_data_FIFO_blk[1] | proc_61_data_PIPO_blk[1] | proc_61_start_FIFO_blk[1] | proc_61_TLF_FIFO_blk[1] | proc_61_input_sync_blk[1] | proc_61_output_sync_blk[1]);
    assign proc_61_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_7_x0_U0.fifo_B_PE_4_7_x0159_blk_n);
    assign proc_61_data_PIPO_blk[2] = 1'b0;
    assign proc_61_start_FIFO_blk[2] = 1'b0;
    assign proc_61_TLF_FIFO_blk[2] = 1'b0;
    assign proc_61_input_sync_blk[2] = 1'b0;
    assign proc_61_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_61[2] = dl_detect_out ? proc_dep_vld_vec_61_reg[2] : (proc_61_data_FIFO_blk[2] | proc_61_data_PIPO_blk[2] | proc_61_start_FIFO_blk[2] | proc_61_TLF_FIFO_blk[2] | proc_61_input_sync_blk[2] | proc_61_output_sync_blk[2]);
    assign proc_61_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_7_x0_U0.fifo_B_PE_5_7_x0160_blk_n);
    assign proc_61_data_PIPO_blk[3] = 1'b0;
    assign proc_61_start_FIFO_blk[3] = 1'b0;
    assign proc_61_TLF_FIFO_blk[3] = 1'b0;
    assign proc_61_input_sync_blk[3] = 1'b0;
    assign proc_61_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_61[3] = dl_detect_out ? proc_dep_vld_vec_61_reg[3] : (proc_61_data_FIFO_blk[3] | proc_61_data_PIPO_blk[3] | proc_61_start_FIFO_blk[3] | proc_61_TLF_FIFO_blk[3] | proc_61_input_sync_blk[3] | proc_61_output_sync_blk[3]);
    assign proc_61_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_4_7_x0_U0.fifo_C_drain_PE_4_7_x0224_blk_n);
    assign proc_61_data_PIPO_blk[4] = 1'b0;
    assign proc_61_start_FIFO_blk[4] = 1'b0;
    assign proc_61_TLF_FIFO_blk[4] = 1'b0;
    assign proc_61_input_sync_blk[4] = 1'b0;
    assign proc_61_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_61[4] = dl_detect_out ? proc_dep_vld_vec_61_reg[4] : (proc_61_data_FIFO_blk[4] | proc_61_data_PIPO_blk[4] | proc_61_start_FIFO_blk[4] | proc_61_TLF_FIFO_blk[4] | proc_61_input_sync_blk[4] | proc_61_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_61_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_61_reg <= proc_dep_vld_vec_61;
        end
    end
    assign in_chan_dep_vld_vec_61[0] = dep_chan_vld_53_61;
    assign in_chan_dep_data_vec_61[175 : 0] = dep_chan_data_53_61;
    assign token_in_vec_61[0] = token_53_61;
    assign in_chan_dep_vld_vec_61[1] = dep_chan_vld_60_61;
    assign in_chan_dep_data_vec_61[351 : 176] = dep_chan_data_60_61;
    assign token_in_vec_61[1] = token_60_61;
    assign in_chan_dep_vld_vec_61[2] = dep_chan_vld_69_61;
    assign in_chan_dep_data_vec_61[527 : 352] = dep_chan_data_69_61;
    assign token_in_vec_61[2] = token_69_61;
    assign in_chan_dep_vld_vec_61[3] = dep_chan_vld_90_61;
    assign in_chan_dep_data_vec_61[703 : 528] = dep_chan_data_90_61;
    assign token_in_vec_61[3] = token_90_61;
    assign in_chan_dep_vld_vec_61[4] = dep_chan_vld_161_61;
    assign in_chan_dep_data_vec_61[879 : 704] = dep_chan_data_161_61;
    assign token_in_vec_61[4] = token_161_61;
    assign dep_chan_vld_61_60 = out_chan_dep_vld_vec_61[0];
    assign dep_chan_data_61_60 = out_chan_dep_data_61;
    assign token_61_60 = token_out_vec_61[0];
    assign dep_chan_vld_61_90 = out_chan_dep_vld_vec_61[1];
    assign dep_chan_data_61_90 = out_chan_dep_data_61;
    assign token_61_90 = token_out_vec_61[1];
    assign dep_chan_vld_61_53 = out_chan_dep_vld_vec_61[2];
    assign dep_chan_data_61_53 = out_chan_dep_data_61;
    assign token_61_53 = token_out_vec_61[2];
    assign dep_chan_vld_61_69 = out_chan_dep_vld_vec_61[3];
    assign dep_chan_data_61_69 = out_chan_dep_data_61;
    assign token_61_69 = token_out_vec_61[3];
    assign dep_chan_vld_61_161 = out_chan_dep_vld_vec_61[4];
    assign dep_chan_data_61_161 = out_chan_dep_data_61;
    assign token_61_161 = token_out_vec_61[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 62, 5, 5) top_hls_deadlock_detect_unit_62 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_62),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_62),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_62),
        .token_in_vec(token_in_vec_62),
        .dl_detect_in(dl_detect_out),
        .origin(origin[62]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_62),
        .out_chan_dep_data(out_chan_dep_data_62),
        .token_out_vec(token_out_vec_62),
        .dl_detect_out(dl_in_vec[62]));

    assign proc_62_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_0_x065_blk_n);
    assign proc_62_data_PIPO_blk[0] = 1'b0;
    assign proc_62_start_FIFO_blk[0] = 1'b0;
    assign proc_62_TLF_FIFO_blk[0] = 1'b0;
    assign proc_62_input_sync_blk[0] = 1'b0;
    assign proc_62_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_62[0] = dl_detect_out ? proc_dep_vld_vec_62_reg[0] : (proc_62_data_FIFO_blk[0] | proc_62_data_PIPO_blk[0] | proc_62_start_FIFO_blk[0] | proc_62_TLF_FIFO_blk[0] | proc_62_input_sync_blk[0] | proc_62_output_sync_blk[0]);
    assign proc_62_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_0_x0_U0.fifo_A_PE_5_1_x066_blk_n);
    assign proc_62_data_PIPO_blk[1] = 1'b0;
    assign proc_62_start_FIFO_blk[1] = 1'b0;
    assign proc_62_TLF_FIFO_blk[1] = 1'b0;
    assign proc_62_input_sync_blk[1] = 1'b0;
    assign proc_62_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_62[1] = dl_detect_out ? proc_dep_vld_vec_62_reg[1] : (proc_62_data_FIFO_blk[1] | proc_62_data_PIPO_blk[1] | proc_62_start_FIFO_blk[1] | proc_62_TLF_FIFO_blk[1] | proc_62_input_sync_blk[1] | proc_62_output_sync_blk[1]);
    assign proc_62_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_0_x0_U0.fifo_B_PE_5_0_x097_blk_n);
    assign proc_62_data_PIPO_blk[2] = 1'b0;
    assign proc_62_start_FIFO_blk[2] = 1'b0;
    assign proc_62_TLF_FIFO_blk[2] = 1'b0;
    assign proc_62_input_sync_blk[2] = 1'b0;
    assign proc_62_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_62[2] = dl_detect_out ? proc_dep_vld_vec_62_reg[2] : (proc_62_data_FIFO_blk[2] | proc_62_data_PIPO_blk[2] | proc_62_start_FIFO_blk[2] | proc_62_TLF_FIFO_blk[2] | proc_62_input_sync_blk[2] | proc_62_output_sync_blk[2]);
    assign proc_62_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_0_x0_U0.fifo_B_PE_6_0_x098_blk_n);
    assign proc_62_data_PIPO_blk[3] = 1'b0;
    assign proc_62_start_FIFO_blk[3] = 1'b0;
    assign proc_62_TLF_FIFO_blk[3] = 1'b0;
    assign proc_62_input_sync_blk[3] = 1'b0;
    assign proc_62_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_62[3] = dl_detect_out ? proc_dep_vld_vec_62_reg[3] : (proc_62_data_FIFO_blk[3] | proc_62_data_PIPO_blk[3] | proc_62_start_FIFO_blk[3] | proc_62_TLF_FIFO_blk[3] | proc_62_input_sync_blk[3] | proc_62_output_sync_blk[3]);
    assign proc_62_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_0_x0_U0.fifo_C_drain_PE_5_0_x0169_blk_n);
    assign proc_62_data_PIPO_blk[4] = 1'b0;
    assign proc_62_start_FIFO_blk[4] = 1'b0;
    assign proc_62_TLF_FIFO_blk[4] = 1'b0;
    assign proc_62_input_sync_blk[4] = 1'b0;
    assign proc_62_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_62[4] = dl_detect_out ? proc_dep_vld_vec_62_reg[4] : (proc_62_data_FIFO_blk[4] | proc_62_data_PIPO_blk[4] | proc_62_start_FIFO_blk[4] | proc_62_TLF_FIFO_blk[4] | proc_62_input_sync_blk[4] | proc_62_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_62_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_62_reg <= proc_dep_vld_vec_62;
        end
    end
    assign in_chan_dep_vld_vec_62[0] = dep_chan_vld_9_62;
    assign in_chan_dep_data_vec_62[175 : 0] = dep_chan_data_9_62;
    assign token_in_vec_62[0] = token_9_62;
    assign in_chan_dep_vld_vec_62[1] = dep_chan_vld_54_62;
    assign in_chan_dep_data_vec_62[351 : 176] = dep_chan_data_54_62;
    assign token_in_vec_62[1] = token_54_62;
    assign in_chan_dep_vld_vec_62[2] = dep_chan_vld_63_62;
    assign in_chan_dep_data_vec_62[527 : 352] = dep_chan_data_63_62;
    assign token_in_vec_62[2] = token_63_62;
    assign in_chan_dep_vld_vec_62[3] = dep_chan_vld_70_62;
    assign in_chan_dep_data_vec_62[703 : 528] = dep_chan_data_70_62;
    assign token_in_vec_62[3] = token_70_62;
    assign in_chan_dep_vld_vec_62[4] = dep_chan_vld_104_62;
    assign in_chan_dep_data_vec_62[879 : 704] = dep_chan_data_104_62;
    assign token_in_vec_62[4] = token_104_62;
    assign dep_chan_vld_62_9 = out_chan_dep_vld_vec_62[0];
    assign dep_chan_data_62_9 = out_chan_dep_data_62;
    assign token_62_9 = token_out_vec_62[0];
    assign dep_chan_vld_62_63 = out_chan_dep_vld_vec_62[1];
    assign dep_chan_data_62_63 = out_chan_dep_data_62;
    assign token_62_63 = token_out_vec_62[1];
    assign dep_chan_vld_62_54 = out_chan_dep_vld_vec_62[2];
    assign dep_chan_data_62_54 = out_chan_dep_data_62;
    assign token_62_54 = token_out_vec_62[2];
    assign dep_chan_vld_62_70 = out_chan_dep_vld_vec_62[3];
    assign dep_chan_data_62_70 = out_chan_dep_data_62;
    assign token_62_70 = token_out_vec_62[3];
    assign dep_chan_vld_62_104 = out_chan_dep_vld_vec_62[4];
    assign dep_chan_data_62_104 = out_chan_dep_data_62;
    assign token_62_104 = token_out_vec_62[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 63, 5, 5) top_hls_deadlock_detect_unit_63 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_63),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_63),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_63),
        .token_in_vec(token_in_vec_63),
        .dl_detect_in(dl_detect_out),
        .origin(origin[63]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_63),
        .out_chan_dep_data(out_chan_dep_data_63),
        .token_out_vec(token_out_vec_63),
        .dl_detect_out(dl_in_vec[63]));

    assign proc_63_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_1_x066_blk_n);
    assign proc_63_data_PIPO_blk[0] = 1'b0;
    assign proc_63_start_FIFO_blk[0] = 1'b0;
    assign proc_63_TLF_FIFO_blk[0] = 1'b0;
    assign proc_63_input_sync_blk[0] = 1'b0;
    assign proc_63_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_63[0] = dl_detect_out ? proc_dep_vld_vec_63_reg[0] : (proc_63_data_FIFO_blk[0] | proc_63_data_PIPO_blk[0] | proc_63_start_FIFO_blk[0] | proc_63_TLF_FIFO_blk[0] | proc_63_input_sync_blk[0] | proc_63_output_sync_blk[0]);
    assign proc_63_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_1_x0_U0.fifo_A_PE_5_2_x067_blk_n);
    assign proc_63_data_PIPO_blk[1] = 1'b0;
    assign proc_63_start_FIFO_blk[1] = 1'b0;
    assign proc_63_TLF_FIFO_blk[1] = 1'b0;
    assign proc_63_input_sync_blk[1] = 1'b0;
    assign proc_63_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_63[1] = dl_detect_out ? proc_dep_vld_vec_63_reg[1] : (proc_63_data_FIFO_blk[1] | proc_63_data_PIPO_blk[1] | proc_63_start_FIFO_blk[1] | proc_63_TLF_FIFO_blk[1] | proc_63_input_sync_blk[1] | proc_63_output_sync_blk[1]);
    assign proc_63_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_1_x0_U0.fifo_B_PE_5_1_x0106_blk_n);
    assign proc_63_data_PIPO_blk[2] = 1'b0;
    assign proc_63_start_FIFO_blk[2] = 1'b0;
    assign proc_63_TLF_FIFO_blk[2] = 1'b0;
    assign proc_63_input_sync_blk[2] = 1'b0;
    assign proc_63_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_63[2] = dl_detect_out ? proc_dep_vld_vec_63_reg[2] : (proc_63_data_FIFO_blk[2] | proc_63_data_PIPO_blk[2] | proc_63_start_FIFO_blk[2] | proc_63_TLF_FIFO_blk[2] | proc_63_input_sync_blk[2] | proc_63_output_sync_blk[2]);
    assign proc_63_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_1_x0_U0.fifo_B_PE_6_1_x0107_blk_n);
    assign proc_63_data_PIPO_blk[3] = 1'b0;
    assign proc_63_start_FIFO_blk[3] = 1'b0;
    assign proc_63_TLF_FIFO_blk[3] = 1'b0;
    assign proc_63_input_sync_blk[3] = 1'b0;
    assign proc_63_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_63[3] = dl_detect_out ? proc_dep_vld_vec_63_reg[3] : (proc_63_data_FIFO_blk[3] | proc_63_data_PIPO_blk[3] | proc_63_start_FIFO_blk[3] | proc_63_TLF_FIFO_blk[3] | proc_63_input_sync_blk[3] | proc_63_output_sync_blk[3]);
    assign proc_63_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_1_x0_U0.fifo_C_drain_PE_5_1_x0177_blk_n);
    assign proc_63_data_PIPO_blk[4] = 1'b0;
    assign proc_63_start_FIFO_blk[4] = 1'b0;
    assign proc_63_TLF_FIFO_blk[4] = 1'b0;
    assign proc_63_input_sync_blk[4] = 1'b0;
    assign proc_63_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_63[4] = dl_detect_out ? proc_dep_vld_vec_63_reg[4] : (proc_63_data_FIFO_blk[4] | proc_63_data_PIPO_blk[4] | proc_63_start_FIFO_blk[4] | proc_63_TLF_FIFO_blk[4] | proc_63_input_sync_blk[4] | proc_63_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_63_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_63_reg <= proc_dep_vld_vec_63;
        end
    end
    assign in_chan_dep_vld_vec_63[0] = dep_chan_vld_55_63;
    assign in_chan_dep_data_vec_63[175 : 0] = dep_chan_data_55_63;
    assign token_in_vec_63[0] = token_55_63;
    assign in_chan_dep_vld_vec_63[1] = dep_chan_vld_62_63;
    assign in_chan_dep_data_vec_63[351 : 176] = dep_chan_data_62_63;
    assign token_in_vec_63[1] = token_62_63;
    assign in_chan_dep_vld_vec_63[2] = dep_chan_vld_64_63;
    assign in_chan_dep_data_vec_63[527 : 352] = dep_chan_data_64_63;
    assign token_in_vec_63[2] = token_64_63;
    assign in_chan_dep_vld_vec_63[3] = dep_chan_vld_71_63;
    assign in_chan_dep_data_vec_63[703 : 528] = dep_chan_data_71_63;
    assign token_in_vec_63[3] = token_71_63;
    assign in_chan_dep_vld_vec_63[4] = dep_chan_vld_112_63;
    assign in_chan_dep_data_vec_63[879 : 704] = dep_chan_data_112_63;
    assign token_in_vec_63[4] = token_112_63;
    assign dep_chan_vld_63_62 = out_chan_dep_vld_vec_63[0];
    assign dep_chan_data_63_62 = out_chan_dep_data_63;
    assign token_63_62 = token_out_vec_63[0];
    assign dep_chan_vld_63_64 = out_chan_dep_vld_vec_63[1];
    assign dep_chan_data_63_64 = out_chan_dep_data_63;
    assign token_63_64 = token_out_vec_63[1];
    assign dep_chan_vld_63_55 = out_chan_dep_vld_vec_63[2];
    assign dep_chan_data_63_55 = out_chan_dep_data_63;
    assign token_63_55 = token_out_vec_63[2];
    assign dep_chan_vld_63_71 = out_chan_dep_vld_vec_63[3];
    assign dep_chan_data_63_71 = out_chan_dep_data_63;
    assign token_63_71 = token_out_vec_63[3];
    assign dep_chan_vld_63_112 = out_chan_dep_vld_vec_63[4];
    assign dep_chan_data_63_112 = out_chan_dep_data_63;
    assign token_63_112 = token_out_vec_63[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 64, 5, 5) top_hls_deadlock_detect_unit_64 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_64),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_64),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_64),
        .token_in_vec(token_in_vec_64),
        .dl_detect_in(dl_detect_out),
        .origin(origin[64]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_64),
        .out_chan_dep_data(out_chan_dep_data_64),
        .token_out_vec(token_out_vec_64),
        .dl_detect_out(dl_in_vec[64]));

    assign proc_64_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_2_x0_U0.fifo_A_PE_5_2_x067_blk_n);
    assign proc_64_data_PIPO_blk[0] = 1'b0;
    assign proc_64_start_FIFO_blk[0] = 1'b0;
    assign proc_64_TLF_FIFO_blk[0] = 1'b0;
    assign proc_64_input_sync_blk[0] = 1'b0;
    assign proc_64_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_64[0] = dl_detect_out ? proc_dep_vld_vec_64_reg[0] : (proc_64_data_FIFO_blk[0] | proc_64_data_PIPO_blk[0] | proc_64_start_FIFO_blk[0] | proc_64_TLF_FIFO_blk[0] | proc_64_input_sync_blk[0] | proc_64_output_sync_blk[0]);
    assign proc_64_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_2_x0_U0.fifo_A_PE_5_3_x068_blk_n);
    assign proc_64_data_PIPO_blk[1] = 1'b0;
    assign proc_64_start_FIFO_blk[1] = 1'b0;
    assign proc_64_TLF_FIFO_blk[1] = 1'b0;
    assign proc_64_input_sync_blk[1] = 1'b0;
    assign proc_64_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_64[1] = dl_detect_out ? proc_dep_vld_vec_64_reg[1] : (proc_64_data_FIFO_blk[1] | proc_64_data_PIPO_blk[1] | proc_64_start_FIFO_blk[1] | proc_64_TLF_FIFO_blk[1] | proc_64_input_sync_blk[1] | proc_64_output_sync_blk[1]);
    assign proc_64_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_2_x0_U0.fifo_B_PE_5_2_x0115_blk_n);
    assign proc_64_data_PIPO_blk[2] = 1'b0;
    assign proc_64_start_FIFO_blk[2] = 1'b0;
    assign proc_64_TLF_FIFO_blk[2] = 1'b0;
    assign proc_64_input_sync_blk[2] = 1'b0;
    assign proc_64_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_64[2] = dl_detect_out ? proc_dep_vld_vec_64_reg[2] : (proc_64_data_FIFO_blk[2] | proc_64_data_PIPO_blk[2] | proc_64_start_FIFO_blk[2] | proc_64_TLF_FIFO_blk[2] | proc_64_input_sync_blk[2] | proc_64_output_sync_blk[2]);
    assign proc_64_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_2_x0_U0.fifo_B_PE_6_2_x0116_blk_n);
    assign proc_64_data_PIPO_blk[3] = 1'b0;
    assign proc_64_start_FIFO_blk[3] = 1'b0;
    assign proc_64_TLF_FIFO_blk[3] = 1'b0;
    assign proc_64_input_sync_blk[3] = 1'b0;
    assign proc_64_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_64[3] = dl_detect_out ? proc_dep_vld_vec_64_reg[3] : (proc_64_data_FIFO_blk[3] | proc_64_data_PIPO_blk[3] | proc_64_start_FIFO_blk[3] | proc_64_TLF_FIFO_blk[3] | proc_64_input_sync_blk[3] | proc_64_output_sync_blk[3]);
    assign proc_64_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_2_x0_U0.fifo_C_drain_PE_5_2_x0185_blk_n);
    assign proc_64_data_PIPO_blk[4] = 1'b0;
    assign proc_64_start_FIFO_blk[4] = 1'b0;
    assign proc_64_TLF_FIFO_blk[4] = 1'b0;
    assign proc_64_input_sync_blk[4] = 1'b0;
    assign proc_64_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_64[4] = dl_detect_out ? proc_dep_vld_vec_64_reg[4] : (proc_64_data_FIFO_blk[4] | proc_64_data_PIPO_blk[4] | proc_64_start_FIFO_blk[4] | proc_64_TLF_FIFO_blk[4] | proc_64_input_sync_blk[4] | proc_64_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_64_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_64_reg <= proc_dep_vld_vec_64;
        end
    end
    assign in_chan_dep_vld_vec_64[0] = dep_chan_vld_56_64;
    assign in_chan_dep_data_vec_64[175 : 0] = dep_chan_data_56_64;
    assign token_in_vec_64[0] = token_56_64;
    assign in_chan_dep_vld_vec_64[1] = dep_chan_vld_63_64;
    assign in_chan_dep_data_vec_64[351 : 176] = dep_chan_data_63_64;
    assign token_in_vec_64[1] = token_63_64;
    assign in_chan_dep_vld_vec_64[2] = dep_chan_vld_65_64;
    assign in_chan_dep_data_vec_64[527 : 352] = dep_chan_data_65_64;
    assign token_in_vec_64[2] = token_65_64;
    assign in_chan_dep_vld_vec_64[3] = dep_chan_vld_72_64;
    assign in_chan_dep_data_vec_64[703 : 528] = dep_chan_data_72_64;
    assign token_in_vec_64[3] = token_72_64;
    assign in_chan_dep_vld_vec_64[4] = dep_chan_vld_120_64;
    assign in_chan_dep_data_vec_64[879 : 704] = dep_chan_data_120_64;
    assign token_in_vec_64[4] = token_120_64;
    assign dep_chan_vld_64_63 = out_chan_dep_vld_vec_64[0];
    assign dep_chan_data_64_63 = out_chan_dep_data_64;
    assign token_64_63 = token_out_vec_64[0];
    assign dep_chan_vld_64_65 = out_chan_dep_vld_vec_64[1];
    assign dep_chan_data_64_65 = out_chan_dep_data_64;
    assign token_64_65 = token_out_vec_64[1];
    assign dep_chan_vld_64_56 = out_chan_dep_vld_vec_64[2];
    assign dep_chan_data_64_56 = out_chan_dep_data_64;
    assign token_64_56 = token_out_vec_64[2];
    assign dep_chan_vld_64_72 = out_chan_dep_vld_vec_64[3];
    assign dep_chan_data_64_72 = out_chan_dep_data_64;
    assign token_64_72 = token_out_vec_64[3];
    assign dep_chan_vld_64_120 = out_chan_dep_vld_vec_64[4];
    assign dep_chan_data_64_120 = out_chan_dep_data_64;
    assign token_64_120 = token_out_vec_64[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 65, 5, 5) top_hls_deadlock_detect_unit_65 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_65),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_65),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_65),
        .token_in_vec(token_in_vec_65),
        .dl_detect_in(dl_detect_out),
        .origin(origin[65]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_65),
        .out_chan_dep_data(out_chan_dep_data_65),
        .token_out_vec(token_out_vec_65),
        .dl_detect_out(dl_in_vec[65]));

    assign proc_65_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_3_x0_U0.fifo_A_PE_5_3_x068_blk_n);
    assign proc_65_data_PIPO_blk[0] = 1'b0;
    assign proc_65_start_FIFO_blk[0] = 1'b0;
    assign proc_65_TLF_FIFO_blk[0] = 1'b0;
    assign proc_65_input_sync_blk[0] = 1'b0;
    assign proc_65_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_65[0] = dl_detect_out ? proc_dep_vld_vec_65_reg[0] : (proc_65_data_FIFO_blk[0] | proc_65_data_PIPO_blk[0] | proc_65_start_FIFO_blk[0] | proc_65_TLF_FIFO_blk[0] | proc_65_input_sync_blk[0] | proc_65_output_sync_blk[0]);
    assign proc_65_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_3_x0_U0.fifo_A_PE_5_4_x069_blk_n);
    assign proc_65_data_PIPO_blk[1] = 1'b0;
    assign proc_65_start_FIFO_blk[1] = 1'b0;
    assign proc_65_TLF_FIFO_blk[1] = 1'b0;
    assign proc_65_input_sync_blk[1] = 1'b0;
    assign proc_65_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_65[1] = dl_detect_out ? proc_dep_vld_vec_65_reg[1] : (proc_65_data_FIFO_blk[1] | proc_65_data_PIPO_blk[1] | proc_65_start_FIFO_blk[1] | proc_65_TLF_FIFO_blk[1] | proc_65_input_sync_blk[1] | proc_65_output_sync_blk[1]);
    assign proc_65_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_3_x0_U0.fifo_B_PE_5_3_x0124_blk_n);
    assign proc_65_data_PIPO_blk[2] = 1'b0;
    assign proc_65_start_FIFO_blk[2] = 1'b0;
    assign proc_65_TLF_FIFO_blk[2] = 1'b0;
    assign proc_65_input_sync_blk[2] = 1'b0;
    assign proc_65_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_65[2] = dl_detect_out ? proc_dep_vld_vec_65_reg[2] : (proc_65_data_FIFO_blk[2] | proc_65_data_PIPO_blk[2] | proc_65_start_FIFO_blk[2] | proc_65_TLF_FIFO_blk[2] | proc_65_input_sync_blk[2] | proc_65_output_sync_blk[2]);
    assign proc_65_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_3_x0_U0.fifo_B_PE_6_3_x0125_blk_n);
    assign proc_65_data_PIPO_blk[3] = 1'b0;
    assign proc_65_start_FIFO_blk[3] = 1'b0;
    assign proc_65_TLF_FIFO_blk[3] = 1'b0;
    assign proc_65_input_sync_blk[3] = 1'b0;
    assign proc_65_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_65[3] = dl_detect_out ? proc_dep_vld_vec_65_reg[3] : (proc_65_data_FIFO_blk[3] | proc_65_data_PIPO_blk[3] | proc_65_start_FIFO_blk[3] | proc_65_TLF_FIFO_blk[3] | proc_65_input_sync_blk[3] | proc_65_output_sync_blk[3]);
    assign proc_65_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_3_x0_U0.fifo_C_drain_PE_5_3_x0193_blk_n);
    assign proc_65_data_PIPO_blk[4] = 1'b0;
    assign proc_65_start_FIFO_blk[4] = 1'b0;
    assign proc_65_TLF_FIFO_blk[4] = 1'b0;
    assign proc_65_input_sync_blk[4] = 1'b0;
    assign proc_65_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_65[4] = dl_detect_out ? proc_dep_vld_vec_65_reg[4] : (proc_65_data_FIFO_blk[4] | proc_65_data_PIPO_blk[4] | proc_65_start_FIFO_blk[4] | proc_65_TLF_FIFO_blk[4] | proc_65_input_sync_blk[4] | proc_65_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_65_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_65_reg <= proc_dep_vld_vec_65;
        end
    end
    assign in_chan_dep_vld_vec_65[0] = dep_chan_vld_57_65;
    assign in_chan_dep_data_vec_65[175 : 0] = dep_chan_data_57_65;
    assign token_in_vec_65[0] = token_57_65;
    assign in_chan_dep_vld_vec_65[1] = dep_chan_vld_64_65;
    assign in_chan_dep_data_vec_65[351 : 176] = dep_chan_data_64_65;
    assign token_in_vec_65[1] = token_64_65;
    assign in_chan_dep_vld_vec_65[2] = dep_chan_vld_66_65;
    assign in_chan_dep_data_vec_65[527 : 352] = dep_chan_data_66_65;
    assign token_in_vec_65[2] = token_66_65;
    assign in_chan_dep_vld_vec_65[3] = dep_chan_vld_73_65;
    assign in_chan_dep_data_vec_65[703 : 528] = dep_chan_data_73_65;
    assign token_in_vec_65[3] = token_73_65;
    assign in_chan_dep_vld_vec_65[4] = dep_chan_vld_128_65;
    assign in_chan_dep_data_vec_65[879 : 704] = dep_chan_data_128_65;
    assign token_in_vec_65[4] = token_128_65;
    assign dep_chan_vld_65_64 = out_chan_dep_vld_vec_65[0];
    assign dep_chan_data_65_64 = out_chan_dep_data_65;
    assign token_65_64 = token_out_vec_65[0];
    assign dep_chan_vld_65_66 = out_chan_dep_vld_vec_65[1];
    assign dep_chan_data_65_66 = out_chan_dep_data_65;
    assign token_65_66 = token_out_vec_65[1];
    assign dep_chan_vld_65_57 = out_chan_dep_vld_vec_65[2];
    assign dep_chan_data_65_57 = out_chan_dep_data_65;
    assign token_65_57 = token_out_vec_65[2];
    assign dep_chan_vld_65_73 = out_chan_dep_vld_vec_65[3];
    assign dep_chan_data_65_73 = out_chan_dep_data_65;
    assign token_65_73 = token_out_vec_65[3];
    assign dep_chan_vld_65_128 = out_chan_dep_vld_vec_65[4];
    assign dep_chan_data_65_128 = out_chan_dep_data_65;
    assign token_65_128 = token_out_vec_65[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 66, 5, 5) top_hls_deadlock_detect_unit_66 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_66),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_66),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_66),
        .token_in_vec(token_in_vec_66),
        .dl_detect_in(dl_detect_out),
        .origin(origin[66]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_66),
        .out_chan_dep_data(out_chan_dep_data_66),
        .token_out_vec(token_out_vec_66),
        .dl_detect_out(dl_in_vec[66]));

    assign proc_66_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_4_x0_U0.fifo_A_PE_5_4_x069_blk_n);
    assign proc_66_data_PIPO_blk[0] = 1'b0;
    assign proc_66_start_FIFO_blk[0] = 1'b0;
    assign proc_66_TLF_FIFO_blk[0] = 1'b0;
    assign proc_66_input_sync_blk[0] = 1'b0;
    assign proc_66_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_66[0] = dl_detect_out ? proc_dep_vld_vec_66_reg[0] : (proc_66_data_FIFO_blk[0] | proc_66_data_PIPO_blk[0] | proc_66_start_FIFO_blk[0] | proc_66_TLF_FIFO_blk[0] | proc_66_input_sync_blk[0] | proc_66_output_sync_blk[0]);
    assign proc_66_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_4_x0_U0.fifo_A_PE_5_5_x070_blk_n);
    assign proc_66_data_PIPO_blk[1] = 1'b0;
    assign proc_66_start_FIFO_blk[1] = 1'b0;
    assign proc_66_TLF_FIFO_blk[1] = 1'b0;
    assign proc_66_input_sync_blk[1] = 1'b0;
    assign proc_66_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_66[1] = dl_detect_out ? proc_dep_vld_vec_66_reg[1] : (proc_66_data_FIFO_blk[1] | proc_66_data_PIPO_blk[1] | proc_66_start_FIFO_blk[1] | proc_66_TLF_FIFO_blk[1] | proc_66_input_sync_blk[1] | proc_66_output_sync_blk[1]);
    assign proc_66_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_4_x0_U0.fifo_B_PE_5_4_x0133_blk_n);
    assign proc_66_data_PIPO_blk[2] = 1'b0;
    assign proc_66_start_FIFO_blk[2] = 1'b0;
    assign proc_66_TLF_FIFO_blk[2] = 1'b0;
    assign proc_66_input_sync_blk[2] = 1'b0;
    assign proc_66_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_66[2] = dl_detect_out ? proc_dep_vld_vec_66_reg[2] : (proc_66_data_FIFO_blk[2] | proc_66_data_PIPO_blk[2] | proc_66_start_FIFO_blk[2] | proc_66_TLF_FIFO_blk[2] | proc_66_input_sync_blk[2] | proc_66_output_sync_blk[2]);
    assign proc_66_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_4_x0_U0.fifo_B_PE_6_4_x0134_blk_n);
    assign proc_66_data_PIPO_blk[3] = 1'b0;
    assign proc_66_start_FIFO_blk[3] = 1'b0;
    assign proc_66_TLF_FIFO_blk[3] = 1'b0;
    assign proc_66_input_sync_blk[3] = 1'b0;
    assign proc_66_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_66[3] = dl_detect_out ? proc_dep_vld_vec_66_reg[3] : (proc_66_data_FIFO_blk[3] | proc_66_data_PIPO_blk[3] | proc_66_start_FIFO_blk[3] | proc_66_TLF_FIFO_blk[3] | proc_66_input_sync_blk[3] | proc_66_output_sync_blk[3]);
    assign proc_66_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_4_x0_U0.fifo_C_drain_PE_5_4_x0201_blk_n);
    assign proc_66_data_PIPO_blk[4] = 1'b0;
    assign proc_66_start_FIFO_blk[4] = 1'b0;
    assign proc_66_TLF_FIFO_blk[4] = 1'b0;
    assign proc_66_input_sync_blk[4] = 1'b0;
    assign proc_66_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_66[4] = dl_detect_out ? proc_dep_vld_vec_66_reg[4] : (proc_66_data_FIFO_blk[4] | proc_66_data_PIPO_blk[4] | proc_66_start_FIFO_blk[4] | proc_66_TLF_FIFO_blk[4] | proc_66_input_sync_blk[4] | proc_66_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_66_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_66_reg <= proc_dep_vld_vec_66;
        end
    end
    assign in_chan_dep_vld_vec_66[0] = dep_chan_vld_58_66;
    assign in_chan_dep_data_vec_66[175 : 0] = dep_chan_data_58_66;
    assign token_in_vec_66[0] = token_58_66;
    assign in_chan_dep_vld_vec_66[1] = dep_chan_vld_65_66;
    assign in_chan_dep_data_vec_66[351 : 176] = dep_chan_data_65_66;
    assign token_in_vec_66[1] = token_65_66;
    assign in_chan_dep_vld_vec_66[2] = dep_chan_vld_67_66;
    assign in_chan_dep_data_vec_66[527 : 352] = dep_chan_data_67_66;
    assign token_in_vec_66[2] = token_67_66;
    assign in_chan_dep_vld_vec_66[3] = dep_chan_vld_74_66;
    assign in_chan_dep_data_vec_66[703 : 528] = dep_chan_data_74_66;
    assign token_in_vec_66[3] = token_74_66;
    assign in_chan_dep_vld_vec_66[4] = dep_chan_vld_136_66;
    assign in_chan_dep_data_vec_66[879 : 704] = dep_chan_data_136_66;
    assign token_in_vec_66[4] = token_136_66;
    assign dep_chan_vld_66_65 = out_chan_dep_vld_vec_66[0];
    assign dep_chan_data_66_65 = out_chan_dep_data_66;
    assign token_66_65 = token_out_vec_66[0];
    assign dep_chan_vld_66_67 = out_chan_dep_vld_vec_66[1];
    assign dep_chan_data_66_67 = out_chan_dep_data_66;
    assign token_66_67 = token_out_vec_66[1];
    assign dep_chan_vld_66_58 = out_chan_dep_vld_vec_66[2];
    assign dep_chan_data_66_58 = out_chan_dep_data_66;
    assign token_66_58 = token_out_vec_66[2];
    assign dep_chan_vld_66_74 = out_chan_dep_vld_vec_66[3];
    assign dep_chan_data_66_74 = out_chan_dep_data_66;
    assign token_66_74 = token_out_vec_66[3];
    assign dep_chan_vld_66_136 = out_chan_dep_vld_vec_66[4];
    assign dep_chan_data_66_136 = out_chan_dep_data_66;
    assign token_66_136 = token_out_vec_66[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 67, 5, 5) top_hls_deadlock_detect_unit_67 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_67),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_67),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_67),
        .token_in_vec(token_in_vec_67),
        .dl_detect_in(dl_detect_out),
        .origin(origin[67]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_67),
        .out_chan_dep_data(out_chan_dep_data_67),
        .token_out_vec(token_out_vec_67),
        .dl_detect_out(dl_in_vec[67]));

    assign proc_67_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_5_x0_U0.fifo_A_PE_5_5_x070_blk_n);
    assign proc_67_data_PIPO_blk[0] = 1'b0;
    assign proc_67_start_FIFO_blk[0] = 1'b0;
    assign proc_67_TLF_FIFO_blk[0] = 1'b0;
    assign proc_67_input_sync_blk[0] = 1'b0;
    assign proc_67_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_67[0] = dl_detect_out ? proc_dep_vld_vec_67_reg[0] : (proc_67_data_FIFO_blk[0] | proc_67_data_PIPO_blk[0] | proc_67_start_FIFO_blk[0] | proc_67_TLF_FIFO_blk[0] | proc_67_input_sync_blk[0] | proc_67_output_sync_blk[0]);
    assign proc_67_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_5_x0_U0.fifo_A_PE_5_6_x071_blk_n);
    assign proc_67_data_PIPO_blk[1] = 1'b0;
    assign proc_67_start_FIFO_blk[1] = 1'b0;
    assign proc_67_TLF_FIFO_blk[1] = 1'b0;
    assign proc_67_input_sync_blk[1] = 1'b0;
    assign proc_67_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_67[1] = dl_detect_out ? proc_dep_vld_vec_67_reg[1] : (proc_67_data_FIFO_blk[1] | proc_67_data_PIPO_blk[1] | proc_67_start_FIFO_blk[1] | proc_67_TLF_FIFO_blk[1] | proc_67_input_sync_blk[1] | proc_67_output_sync_blk[1]);
    assign proc_67_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_5_x0_U0.fifo_B_PE_5_5_x0142_blk_n);
    assign proc_67_data_PIPO_blk[2] = 1'b0;
    assign proc_67_start_FIFO_blk[2] = 1'b0;
    assign proc_67_TLF_FIFO_blk[2] = 1'b0;
    assign proc_67_input_sync_blk[2] = 1'b0;
    assign proc_67_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_67[2] = dl_detect_out ? proc_dep_vld_vec_67_reg[2] : (proc_67_data_FIFO_blk[2] | proc_67_data_PIPO_blk[2] | proc_67_start_FIFO_blk[2] | proc_67_TLF_FIFO_blk[2] | proc_67_input_sync_blk[2] | proc_67_output_sync_blk[2]);
    assign proc_67_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_5_x0_U0.fifo_B_PE_6_5_x0143_blk_n);
    assign proc_67_data_PIPO_blk[3] = 1'b0;
    assign proc_67_start_FIFO_blk[3] = 1'b0;
    assign proc_67_TLF_FIFO_blk[3] = 1'b0;
    assign proc_67_input_sync_blk[3] = 1'b0;
    assign proc_67_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_67[3] = dl_detect_out ? proc_dep_vld_vec_67_reg[3] : (proc_67_data_FIFO_blk[3] | proc_67_data_PIPO_blk[3] | proc_67_start_FIFO_blk[3] | proc_67_TLF_FIFO_blk[3] | proc_67_input_sync_blk[3] | proc_67_output_sync_blk[3]);
    assign proc_67_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_5_x0_U0.fifo_C_drain_PE_5_5_x0209_blk_n);
    assign proc_67_data_PIPO_blk[4] = 1'b0;
    assign proc_67_start_FIFO_blk[4] = 1'b0;
    assign proc_67_TLF_FIFO_blk[4] = 1'b0;
    assign proc_67_input_sync_blk[4] = 1'b0;
    assign proc_67_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_67[4] = dl_detect_out ? proc_dep_vld_vec_67_reg[4] : (proc_67_data_FIFO_blk[4] | proc_67_data_PIPO_blk[4] | proc_67_start_FIFO_blk[4] | proc_67_TLF_FIFO_blk[4] | proc_67_input_sync_blk[4] | proc_67_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_67_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_67_reg <= proc_dep_vld_vec_67;
        end
    end
    assign in_chan_dep_vld_vec_67[0] = dep_chan_vld_59_67;
    assign in_chan_dep_data_vec_67[175 : 0] = dep_chan_data_59_67;
    assign token_in_vec_67[0] = token_59_67;
    assign in_chan_dep_vld_vec_67[1] = dep_chan_vld_66_67;
    assign in_chan_dep_data_vec_67[351 : 176] = dep_chan_data_66_67;
    assign token_in_vec_67[1] = token_66_67;
    assign in_chan_dep_vld_vec_67[2] = dep_chan_vld_68_67;
    assign in_chan_dep_data_vec_67[527 : 352] = dep_chan_data_68_67;
    assign token_in_vec_67[2] = token_68_67;
    assign in_chan_dep_vld_vec_67[3] = dep_chan_vld_75_67;
    assign in_chan_dep_data_vec_67[703 : 528] = dep_chan_data_75_67;
    assign token_in_vec_67[3] = token_75_67;
    assign in_chan_dep_vld_vec_67[4] = dep_chan_vld_144_67;
    assign in_chan_dep_data_vec_67[879 : 704] = dep_chan_data_144_67;
    assign token_in_vec_67[4] = token_144_67;
    assign dep_chan_vld_67_66 = out_chan_dep_vld_vec_67[0];
    assign dep_chan_data_67_66 = out_chan_dep_data_67;
    assign token_67_66 = token_out_vec_67[0];
    assign dep_chan_vld_67_68 = out_chan_dep_vld_vec_67[1];
    assign dep_chan_data_67_68 = out_chan_dep_data_67;
    assign token_67_68 = token_out_vec_67[1];
    assign dep_chan_vld_67_59 = out_chan_dep_vld_vec_67[2];
    assign dep_chan_data_67_59 = out_chan_dep_data_67;
    assign token_67_59 = token_out_vec_67[2];
    assign dep_chan_vld_67_75 = out_chan_dep_vld_vec_67[3];
    assign dep_chan_data_67_75 = out_chan_dep_data_67;
    assign token_67_75 = token_out_vec_67[3];
    assign dep_chan_vld_67_144 = out_chan_dep_vld_vec_67[4];
    assign dep_chan_data_67_144 = out_chan_dep_data_67;
    assign token_67_144 = token_out_vec_67[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 68, 5, 5) top_hls_deadlock_detect_unit_68 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_68),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_68),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_68),
        .token_in_vec(token_in_vec_68),
        .dl_detect_in(dl_detect_out),
        .origin(origin[68]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_68),
        .out_chan_dep_data(out_chan_dep_data_68),
        .token_out_vec(token_out_vec_68),
        .dl_detect_out(dl_in_vec[68]));

    assign proc_68_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_6_x0_U0.fifo_A_PE_5_6_x071_blk_n);
    assign proc_68_data_PIPO_blk[0] = 1'b0;
    assign proc_68_start_FIFO_blk[0] = 1'b0;
    assign proc_68_TLF_FIFO_blk[0] = 1'b0;
    assign proc_68_input_sync_blk[0] = 1'b0;
    assign proc_68_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_68[0] = dl_detect_out ? proc_dep_vld_vec_68_reg[0] : (proc_68_data_FIFO_blk[0] | proc_68_data_PIPO_blk[0] | proc_68_start_FIFO_blk[0] | proc_68_TLF_FIFO_blk[0] | proc_68_input_sync_blk[0] | proc_68_output_sync_blk[0]);
    assign proc_68_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_6_x0_U0.fifo_A_PE_5_7_x072_blk_n);
    assign proc_68_data_PIPO_blk[1] = 1'b0;
    assign proc_68_start_FIFO_blk[1] = 1'b0;
    assign proc_68_TLF_FIFO_blk[1] = 1'b0;
    assign proc_68_input_sync_blk[1] = 1'b0;
    assign proc_68_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_68[1] = dl_detect_out ? proc_dep_vld_vec_68_reg[1] : (proc_68_data_FIFO_blk[1] | proc_68_data_PIPO_blk[1] | proc_68_start_FIFO_blk[1] | proc_68_TLF_FIFO_blk[1] | proc_68_input_sync_blk[1] | proc_68_output_sync_blk[1]);
    assign proc_68_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_6_x0_U0.fifo_B_PE_5_6_x0151_blk_n);
    assign proc_68_data_PIPO_blk[2] = 1'b0;
    assign proc_68_start_FIFO_blk[2] = 1'b0;
    assign proc_68_TLF_FIFO_blk[2] = 1'b0;
    assign proc_68_input_sync_blk[2] = 1'b0;
    assign proc_68_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_68[2] = dl_detect_out ? proc_dep_vld_vec_68_reg[2] : (proc_68_data_FIFO_blk[2] | proc_68_data_PIPO_blk[2] | proc_68_start_FIFO_blk[2] | proc_68_TLF_FIFO_blk[2] | proc_68_input_sync_blk[2] | proc_68_output_sync_blk[2]);
    assign proc_68_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_6_x0_U0.fifo_B_PE_6_6_x0152_blk_n);
    assign proc_68_data_PIPO_blk[3] = 1'b0;
    assign proc_68_start_FIFO_blk[3] = 1'b0;
    assign proc_68_TLF_FIFO_blk[3] = 1'b0;
    assign proc_68_input_sync_blk[3] = 1'b0;
    assign proc_68_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_68[3] = dl_detect_out ? proc_dep_vld_vec_68_reg[3] : (proc_68_data_FIFO_blk[3] | proc_68_data_PIPO_blk[3] | proc_68_start_FIFO_blk[3] | proc_68_TLF_FIFO_blk[3] | proc_68_input_sync_blk[3] | proc_68_output_sync_blk[3]);
    assign proc_68_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_6_x0_U0.fifo_C_drain_PE_5_6_x0217_blk_n);
    assign proc_68_data_PIPO_blk[4] = 1'b0;
    assign proc_68_start_FIFO_blk[4] = 1'b0;
    assign proc_68_TLF_FIFO_blk[4] = 1'b0;
    assign proc_68_input_sync_blk[4] = 1'b0;
    assign proc_68_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_68[4] = dl_detect_out ? proc_dep_vld_vec_68_reg[4] : (proc_68_data_FIFO_blk[4] | proc_68_data_PIPO_blk[4] | proc_68_start_FIFO_blk[4] | proc_68_TLF_FIFO_blk[4] | proc_68_input_sync_blk[4] | proc_68_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_68_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_68_reg <= proc_dep_vld_vec_68;
        end
    end
    assign in_chan_dep_vld_vec_68[0] = dep_chan_vld_60_68;
    assign in_chan_dep_data_vec_68[175 : 0] = dep_chan_data_60_68;
    assign token_in_vec_68[0] = token_60_68;
    assign in_chan_dep_vld_vec_68[1] = dep_chan_vld_67_68;
    assign in_chan_dep_data_vec_68[351 : 176] = dep_chan_data_67_68;
    assign token_in_vec_68[1] = token_67_68;
    assign in_chan_dep_vld_vec_68[2] = dep_chan_vld_69_68;
    assign in_chan_dep_data_vec_68[527 : 352] = dep_chan_data_69_68;
    assign token_in_vec_68[2] = token_69_68;
    assign in_chan_dep_vld_vec_68[3] = dep_chan_vld_76_68;
    assign in_chan_dep_data_vec_68[703 : 528] = dep_chan_data_76_68;
    assign token_in_vec_68[3] = token_76_68;
    assign in_chan_dep_vld_vec_68[4] = dep_chan_vld_152_68;
    assign in_chan_dep_data_vec_68[879 : 704] = dep_chan_data_152_68;
    assign token_in_vec_68[4] = token_152_68;
    assign dep_chan_vld_68_67 = out_chan_dep_vld_vec_68[0];
    assign dep_chan_data_68_67 = out_chan_dep_data_68;
    assign token_68_67 = token_out_vec_68[0];
    assign dep_chan_vld_68_69 = out_chan_dep_vld_vec_68[1];
    assign dep_chan_data_68_69 = out_chan_dep_data_68;
    assign token_68_69 = token_out_vec_68[1];
    assign dep_chan_vld_68_60 = out_chan_dep_vld_vec_68[2];
    assign dep_chan_data_68_60 = out_chan_dep_data_68;
    assign token_68_60 = token_out_vec_68[2];
    assign dep_chan_vld_68_76 = out_chan_dep_vld_vec_68[3];
    assign dep_chan_data_68_76 = out_chan_dep_data_68;
    assign token_68_76 = token_out_vec_68[3];
    assign dep_chan_vld_68_152 = out_chan_dep_vld_vec_68[4];
    assign dep_chan_data_68_152 = out_chan_dep_data_68;
    assign token_68_152 = token_out_vec_68[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_5_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 69, 5, 5) top_hls_deadlock_detect_unit_69 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_69),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_69),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_69),
        .token_in_vec(token_in_vec_69),
        .dl_detect_in(dl_detect_out),
        .origin(origin[69]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_69),
        .out_chan_dep_data(out_chan_dep_data_69),
        .token_out_vec(token_out_vec_69),
        .dl_detect_out(dl_in_vec[69]));

    assign proc_69_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_7_x0_U0.fifo_A_PE_5_7_x072_blk_n);
    assign proc_69_data_PIPO_blk[0] = 1'b0;
    assign proc_69_start_FIFO_blk[0] = 1'b0;
    assign proc_69_TLF_FIFO_blk[0] = 1'b0;
    assign proc_69_input_sync_blk[0] = 1'b0;
    assign proc_69_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_69[0] = dl_detect_out ? proc_dep_vld_vec_69_reg[0] : (proc_69_data_FIFO_blk[0] | proc_69_data_PIPO_blk[0] | proc_69_start_FIFO_blk[0] | proc_69_TLF_FIFO_blk[0] | proc_69_input_sync_blk[0] | proc_69_output_sync_blk[0]);
    assign proc_69_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_7_x0_U0.fifo_A_PE_5_8_x073_blk_n);
    assign proc_69_data_PIPO_blk[1] = 1'b0;
    assign proc_69_start_FIFO_blk[1] = 1'b0;
    assign proc_69_TLF_FIFO_blk[1] = 1'b0;
    assign proc_69_input_sync_blk[1] = 1'b0;
    assign proc_69_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_69[1] = dl_detect_out ? proc_dep_vld_vec_69_reg[1] : (proc_69_data_FIFO_blk[1] | proc_69_data_PIPO_blk[1] | proc_69_start_FIFO_blk[1] | proc_69_TLF_FIFO_blk[1] | proc_69_input_sync_blk[1] | proc_69_output_sync_blk[1]);
    assign proc_69_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_7_x0_U0.fifo_B_PE_5_7_x0160_blk_n);
    assign proc_69_data_PIPO_blk[2] = 1'b0;
    assign proc_69_start_FIFO_blk[2] = 1'b0;
    assign proc_69_TLF_FIFO_blk[2] = 1'b0;
    assign proc_69_input_sync_blk[2] = 1'b0;
    assign proc_69_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_69[2] = dl_detect_out ? proc_dep_vld_vec_69_reg[2] : (proc_69_data_FIFO_blk[2] | proc_69_data_PIPO_blk[2] | proc_69_start_FIFO_blk[2] | proc_69_TLF_FIFO_blk[2] | proc_69_input_sync_blk[2] | proc_69_output_sync_blk[2]);
    assign proc_69_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_7_x0_U0.fifo_B_PE_6_7_x0161_blk_n);
    assign proc_69_data_PIPO_blk[3] = 1'b0;
    assign proc_69_start_FIFO_blk[3] = 1'b0;
    assign proc_69_TLF_FIFO_blk[3] = 1'b0;
    assign proc_69_input_sync_blk[3] = 1'b0;
    assign proc_69_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_69[3] = dl_detect_out ? proc_dep_vld_vec_69_reg[3] : (proc_69_data_FIFO_blk[3] | proc_69_data_PIPO_blk[3] | proc_69_start_FIFO_blk[3] | proc_69_TLF_FIFO_blk[3] | proc_69_input_sync_blk[3] | proc_69_output_sync_blk[3]);
    assign proc_69_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_5_7_x0_U0.fifo_C_drain_PE_5_7_x0225_blk_n);
    assign proc_69_data_PIPO_blk[4] = 1'b0;
    assign proc_69_start_FIFO_blk[4] = 1'b0;
    assign proc_69_TLF_FIFO_blk[4] = 1'b0;
    assign proc_69_input_sync_blk[4] = 1'b0;
    assign proc_69_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_69[4] = dl_detect_out ? proc_dep_vld_vec_69_reg[4] : (proc_69_data_FIFO_blk[4] | proc_69_data_PIPO_blk[4] | proc_69_start_FIFO_blk[4] | proc_69_TLF_FIFO_blk[4] | proc_69_input_sync_blk[4] | proc_69_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_69_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_69_reg <= proc_dep_vld_vec_69;
        end
    end
    assign in_chan_dep_vld_vec_69[0] = dep_chan_vld_61_69;
    assign in_chan_dep_data_vec_69[175 : 0] = dep_chan_data_61_69;
    assign token_in_vec_69[0] = token_61_69;
    assign in_chan_dep_vld_vec_69[1] = dep_chan_vld_68_69;
    assign in_chan_dep_data_vec_69[351 : 176] = dep_chan_data_68_69;
    assign token_in_vec_69[1] = token_68_69;
    assign in_chan_dep_vld_vec_69[2] = dep_chan_vld_77_69;
    assign in_chan_dep_data_vec_69[527 : 352] = dep_chan_data_77_69;
    assign token_in_vec_69[2] = token_77_69;
    assign in_chan_dep_vld_vec_69[3] = dep_chan_vld_91_69;
    assign in_chan_dep_data_vec_69[703 : 528] = dep_chan_data_91_69;
    assign token_in_vec_69[3] = token_91_69;
    assign in_chan_dep_vld_vec_69[4] = dep_chan_vld_160_69;
    assign in_chan_dep_data_vec_69[879 : 704] = dep_chan_data_160_69;
    assign token_in_vec_69[4] = token_160_69;
    assign dep_chan_vld_69_68 = out_chan_dep_vld_vec_69[0];
    assign dep_chan_data_69_68 = out_chan_dep_data_69;
    assign token_69_68 = token_out_vec_69[0];
    assign dep_chan_vld_69_91 = out_chan_dep_vld_vec_69[1];
    assign dep_chan_data_69_91 = out_chan_dep_data_69;
    assign token_69_91 = token_out_vec_69[1];
    assign dep_chan_vld_69_61 = out_chan_dep_vld_vec_69[2];
    assign dep_chan_data_69_61 = out_chan_dep_data_69;
    assign token_69_61 = token_out_vec_69[2];
    assign dep_chan_vld_69_77 = out_chan_dep_vld_vec_69[3];
    assign dep_chan_data_69_77 = out_chan_dep_data_69;
    assign token_69_77 = token_out_vec_69[3];
    assign dep_chan_vld_69_160 = out_chan_dep_vld_vec_69[4];
    assign dep_chan_data_69_160 = out_chan_dep_data_69;
    assign token_69_160 = token_out_vec_69[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 70, 5, 5) top_hls_deadlock_detect_unit_70 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_70),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_70),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_70),
        .token_in_vec(token_in_vec_70),
        .dl_detect_in(dl_detect_out),
        .origin(origin[70]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_70),
        .out_chan_dep_data(out_chan_dep_data_70),
        .token_out_vec(token_out_vec_70),
        .dl_detect_out(dl_in_vec[70]));

    assign proc_70_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_0_x074_blk_n);
    assign proc_70_data_PIPO_blk[0] = 1'b0;
    assign proc_70_start_FIFO_blk[0] = 1'b0;
    assign proc_70_TLF_FIFO_blk[0] = 1'b0;
    assign proc_70_input_sync_blk[0] = 1'b0;
    assign proc_70_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_70[0] = dl_detect_out ? proc_dep_vld_vec_70_reg[0] : (proc_70_data_FIFO_blk[0] | proc_70_data_PIPO_blk[0] | proc_70_start_FIFO_blk[0] | proc_70_TLF_FIFO_blk[0] | proc_70_input_sync_blk[0] | proc_70_output_sync_blk[0]);
    assign proc_70_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_0_x0_U0.fifo_A_PE_6_1_x075_blk_n);
    assign proc_70_data_PIPO_blk[1] = 1'b0;
    assign proc_70_start_FIFO_blk[1] = 1'b0;
    assign proc_70_TLF_FIFO_blk[1] = 1'b0;
    assign proc_70_input_sync_blk[1] = 1'b0;
    assign proc_70_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_70[1] = dl_detect_out ? proc_dep_vld_vec_70_reg[1] : (proc_70_data_FIFO_blk[1] | proc_70_data_PIPO_blk[1] | proc_70_start_FIFO_blk[1] | proc_70_TLF_FIFO_blk[1] | proc_70_input_sync_blk[1] | proc_70_output_sync_blk[1]);
    assign proc_70_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_0_x0_U0.fifo_B_PE_6_0_x098_blk_n);
    assign proc_70_data_PIPO_blk[2] = 1'b0;
    assign proc_70_start_FIFO_blk[2] = 1'b0;
    assign proc_70_TLF_FIFO_blk[2] = 1'b0;
    assign proc_70_input_sync_blk[2] = 1'b0;
    assign proc_70_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_70[2] = dl_detect_out ? proc_dep_vld_vec_70_reg[2] : (proc_70_data_FIFO_blk[2] | proc_70_data_PIPO_blk[2] | proc_70_start_FIFO_blk[2] | proc_70_TLF_FIFO_blk[2] | proc_70_input_sync_blk[2] | proc_70_output_sync_blk[2]);
    assign proc_70_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_0_x0_U0.fifo_B_PE_7_0_x099_blk_n);
    assign proc_70_data_PIPO_blk[3] = 1'b0;
    assign proc_70_start_FIFO_blk[3] = 1'b0;
    assign proc_70_TLF_FIFO_blk[3] = 1'b0;
    assign proc_70_input_sync_blk[3] = 1'b0;
    assign proc_70_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_70[3] = dl_detect_out ? proc_dep_vld_vec_70_reg[3] : (proc_70_data_FIFO_blk[3] | proc_70_data_PIPO_blk[3] | proc_70_start_FIFO_blk[3] | proc_70_TLF_FIFO_blk[3] | proc_70_input_sync_blk[3] | proc_70_output_sync_blk[3]);
    assign proc_70_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_0_x0_U0.fifo_C_drain_PE_6_0_x0170_blk_n);
    assign proc_70_data_PIPO_blk[4] = 1'b0;
    assign proc_70_start_FIFO_blk[4] = 1'b0;
    assign proc_70_TLF_FIFO_blk[4] = 1'b0;
    assign proc_70_input_sync_blk[4] = 1'b0;
    assign proc_70_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_70[4] = dl_detect_out ? proc_dep_vld_vec_70_reg[4] : (proc_70_data_FIFO_blk[4] | proc_70_data_PIPO_blk[4] | proc_70_start_FIFO_blk[4] | proc_70_TLF_FIFO_blk[4] | proc_70_input_sync_blk[4] | proc_70_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_70_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_70_reg <= proc_dep_vld_vec_70;
        end
    end
    assign in_chan_dep_vld_vec_70[0] = dep_chan_vld_10_70;
    assign in_chan_dep_data_vec_70[175 : 0] = dep_chan_data_10_70;
    assign token_in_vec_70[0] = token_10_70;
    assign in_chan_dep_vld_vec_70[1] = dep_chan_vld_62_70;
    assign in_chan_dep_data_vec_70[351 : 176] = dep_chan_data_62_70;
    assign token_in_vec_70[1] = token_62_70;
    assign in_chan_dep_vld_vec_70[2] = dep_chan_vld_71_70;
    assign in_chan_dep_data_vec_70[527 : 352] = dep_chan_data_71_70;
    assign token_in_vec_70[2] = token_71_70;
    assign in_chan_dep_vld_vec_70[3] = dep_chan_vld_78_70;
    assign in_chan_dep_data_vec_70[703 : 528] = dep_chan_data_78_70;
    assign token_in_vec_70[3] = token_78_70;
    assign in_chan_dep_vld_vec_70[4] = dep_chan_vld_103_70;
    assign in_chan_dep_data_vec_70[879 : 704] = dep_chan_data_103_70;
    assign token_in_vec_70[4] = token_103_70;
    assign dep_chan_vld_70_10 = out_chan_dep_vld_vec_70[0];
    assign dep_chan_data_70_10 = out_chan_dep_data_70;
    assign token_70_10 = token_out_vec_70[0];
    assign dep_chan_vld_70_71 = out_chan_dep_vld_vec_70[1];
    assign dep_chan_data_70_71 = out_chan_dep_data_70;
    assign token_70_71 = token_out_vec_70[1];
    assign dep_chan_vld_70_62 = out_chan_dep_vld_vec_70[2];
    assign dep_chan_data_70_62 = out_chan_dep_data_70;
    assign token_70_62 = token_out_vec_70[2];
    assign dep_chan_vld_70_78 = out_chan_dep_vld_vec_70[3];
    assign dep_chan_data_70_78 = out_chan_dep_data_70;
    assign token_70_78 = token_out_vec_70[3];
    assign dep_chan_vld_70_103 = out_chan_dep_vld_vec_70[4];
    assign dep_chan_data_70_103 = out_chan_dep_data_70;
    assign token_70_103 = token_out_vec_70[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 71, 5, 5) top_hls_deadlock_detect_unit_71 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_71),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_71),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_71),
        .token_in_vec(token_in_vec_71),
        .dl_detect_in(dl_detect_out),
        .origin(origin[71]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_71),
        .out_chan_dep_data(out_chan_dep_data_71),
        .token_out_vec(token_out_vec_71),
        .dl_detect_out(dl_in_vec[71]));

    assign proc_71_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_1_x075_blk_n);
    assign proc_71_data_PIPO_blk[0] = 1'b0;
    assign proc_71_start_FIFO_blk[0] = 1'b0;
    assign proc_71_TLF_FIFO_blk[0] = 1'b0;
    assign proc_71_input_sync_blk[0] = 1'b0;
    assign proc_71_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_71[0] = dl_detect_out ? proc_dep_vld_vec_71_reg[0] : (proc_71_data_FIFO_blk[0] | proc_71_data_PIPO_blk[0] | proc_71_start_FIFO_blk[0] | proc_71_TLF_FIFO_blk[0] | proc_71_input_sync_blk[0] | proc_71_output_sync_blk[0]);
    assign proc_71_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_1_x0_U0.fifo_A_PE_6_2_x076_blk_n);
    assign proc_71_data_PIPO_blk[1] = 1'b0;
    assign proc_71_start_FIFO_blk[1] = 1'b0;
    assign proc_71_TLF_FIFO_blk[1] = 1'b0;
    assign proc_71_input_sync_blk[1] = 1'b0;
    assign proc_71_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_71[1] = dl_detect_out ? proc_dep_vld_vec_71_reg[1] : (proc_71_data_FIFO_blk[1] | proc_71_data_PIPO_blk[1] | proc_71_start_FIFO_blk[1] | proc_71_TLF_FIFO_blk[1] | proc_71_input_sync_blk[1] | proc_71_output_sync_blk[1]);
    assign proc_71_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_1_x0_U0.fifo_B_PE_6_1_x0107_blk_n);
    assign proc_71_data_PIPO_blk[2] = 1'b0;
    assign proc_71_start_FIFO_blk[2] = 1'b0;
    assign proc_71_TLF_FIFO_blk[2] = 1'b0;
    assign proc_71_input_sync_blk[2] = 1'b0;
    assign proc_71_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_71[2] = dl_detect_out ? proc_dep_vld_vec_71_reg[2] : (proc_71_data_FIFO_blk[2] | proc_71_data_PIPO_blk[2] | proc_71_start_FIFO_blk[2] | proc_71_TLF_FIFO_blk[2] | proc_71_input_sync_blk[2] | proc_71_output_sync_blk[2]);
    assign proc_71_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_1_x0_U0.fifo_B_PE_7_1_x0108_blk_n);
    assign proc_71_data_PIPO_blk[3] = 1'b0;
    assign proc_71_start_FIFO_blk[3] = 1'b0;
    assign proc_71_TLF_FIFO_blk[3] = 1'b0;
    assign proc_71_input_sync_blk[3] = 1'b0;
    assign proc_71_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_71[3] = dl_detect_out ? proc_dep_vld_vec_71_reg[3] : (proc_71_data_FIFO_blk[3] | proc_71_data_PIPO_blk[3] | proc_71_start_FIFO_blk[3] | proc_71_TLF_FIFO_blk[3] | proc_71_input_sync_blk[3] | proc_71_output_sync_blk[3]);
    assign proc_71_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_1_x0_U0.fifo_C_drain_PE_6_1_x0178_blk_n);
    assign proc_71_data_PIPO_blk[4] = 1'b0;
    assign proc_71_start_FIFO_blk[4] = 1'b0;
    assign proc_71_TLF_FIFO_blk[4] = 1'b0;
    assign proc_71_input_sync_blk[4] = 1'b0;
    assign proc_71_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_71[4] = dl_detect_out ? proc_dep_vld_vec_71_reg[4] : (proc_71_data_FIFO_blk[4] | proc_71_data_PIPO_blk[4] | proc_71_start_FIFO_blk[4] | proc_71_TLF_FIFO_blk[4] | proc_71_input_sync_blk[4] | proc_71_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_71_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_71_reg <= proc_dep_vld_vec_71;
        end
    end
    assign in_chan_dep_vld_vec_71[0] = dep_chan_vld_63_71;
    assign in_chan_dep_data_vec_71[175 : 0] = dep_chan_data_63_71;
    assign token_in_vec_71[0] = token_63_71;
    assign in_chan_dep_vld_vec_71[1] = dep_chan_vld_70_71;
    assign in_chan_dep_data_vec_71[351 : 176] = dep_chan_data_70_71;
    assign token_in_vec_71[1] = token_70_71;
    assign in_chan_dep_vld_vec_71[2] = dep_chan_vld_72_71;
    assign in_chan_dep_data_vec_71[527 : 352] = dep_chan_data_72_71;
    assign token_in_vec_71[2] = token_72_71;
    assign in_chan_dep_vld_vec_71[3] = dep_chan_vld_79_71;
    assign in_chan_dep_data_vec_71[703 : 528] = dep_chan_data_79_71;
    assign token_in_vec_71[3] = token_79_71;
    assign in_chan_dep_vld_vec_71[4] = dep_chan_vld_111_71;
    assign in_chan_dep_data_vec_71[879 : 704] = dep_chan_data_111_71;
    assign token_in_vec_71[4] = token_111_71;
    assign dep_chan_vld_71_70 = out_chan_dep_vld_vec_71[0];
    assign dep_chan_data_71_70 = out_chan_dep_data_71;
    assign token_71_70 = token_out_vec_71[0];
    assign dep_chan_vld_71_72 = out_chan_dep_vld_vec_71[1];
    assign dep_chan_data_71_72 = out_chan_dep_data_71;
    assign token_71_72 = token_out_vec_71[1];
    assign dep_chan_vld_71_63 = out_chan_dep_vld_vec_71[2];
    assign dep_chan_data_71_63 = out_chan_dep_data_71;
    assign token_71_63 = token_out_vec_71[2];
    assign dep_chan_vld_71_79 = out_chan_dep_vld_vec_71[3];
    assign dep_chan_data_71_79 = out_chan_dep_data_71;
    assign token_71_79 = token_out_vec_71[3];
    assign dep_chan_vld_71_111 = out_chan_dep_vld_vec_71[4];
    assign dep_chan_data_71_111 = out_chan_dep_data_71;
    assign token_71_111 = token_out_vec_71[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 72, 5, 5) top_hls_deadlock_detect_unit_72 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_72),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_72),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_72),
        .token_in_vec(token_in_vec_72),
        .dl_detect_in(dl_detect_out),
        .origin(origin[72]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_72),
        .out_chan_dep_data(out_chan_dep_data_72),
        .token_out_vec(token_out_vec_72),
        .dl_detect_out(dl_in_vec[72]));

    assign proc_72_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_2_x0_U0.fifo_A_PE_6_2_x076_blk_n);
    assign proc_72_data_PIPO_blk[0] = 1'b0;
    assign proc_72_start_FIFO_blk[0] = 1'b0;
    assign proc_72_TLF_FIFO_blk[0] = 1'b0;
    assign proc_72_input_sync_blk[0] = 1'b0;
    assign proc_72_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_72[0] = dl_detect_out ? proc_dep_vld_vec_72_reg[0] : (proc_72_data_FIFO_blk[0] | proc_72_data_PIPO_blk[0] | proc_72_start_FIFO_blk[0] | proc_72_TLF_FIFO_blk[0] | proc_72_input_sync_blk[0] | proc_72_output_sync_blk[0]);
    assign proc_72_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_2_x0_U0.fifo_A_PE_6_3_x077_blk_n);
    assign proc_72_data_PIPO_blk[1] = 1'b0;
    assign proc_72_start_FIFO_blk[1] = 1'b0;
    assign proc_72_TLF_FIFO_blk[1] = 1'b0;
    assign proc_72_input_sync_blk[1] = 1'b0;
    assign proc_72_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_72[1] = dl_detect_out ? proc_dep_vld_vec_72_reg[1] : (proc_72_data_FIFO_blk[1] | proc_72_data_PIPO_blk[1] | proc_72_start_FIFO_blk[1] | proc_72_TLF_FIFO_blk[1] | proc_72_input_sync_blk[1] | proc_72_output_sync_blk[1]);
    assign proc_72_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_2_x0_U0.fifo_B_PE_6_2_x0116_blk_n);
    assign proc_72_data_PIPO_blk[2] = 1'b0;
    assign proc_72_start_FIFO_blk[2] = 1'b0;
    assign proc_72_TLF_FIFO_blk[2] = 1'b0;
    assign proc_72_input_sync_blk[2] = 1'b0;
    assign proc_72_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_72[2] = dl_detect_out ? proc_dep_vld_vec_72_reg[2] : (proc_72_data_FIFO_blk[2] | proc_72_data_PIPO_blk[2] | proc_72_start_FIFO_blk[2] | proc_72_TLF_FIFO_blk[2] | proc_72_input_sync_blk[2] | proc_72_output_sync_blk[2]);
    assign proc_72_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_2_x0_U0.fifo_B_PE_7_2_x0117_blk_n);
    assign proc_72_data_PIPO_blk[3] = 1'b0;
    assign proc_72_start_FIFO_blk[3] = 1'b0;
    assign proc_72_TLF_FIFO_blk[3] = 1'b0;
    assign proc_72_input_sync_blk[3] = 1'b0;
    assign proc_72_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_72[3] = dl_detect_out ? proc_dep_vld_vec_72_reg[3] : (proc_72_data_FIFO_blk[3] | proc_72_data_PIPO_blk[3] | proc_72_start_FIFO_blk[3] | proc_72_TLF_FIFO_blk[3] | proc_72_input_sync_blk[3] | proc_72_output_sync_blk[3]);
    assign proc_72_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_2_x0_U0.fifo_C_drain_PE_6_2_x0186_blk_n);
    assign proc_72_data_PIPO_blk[4] = 1'b0;
    assign proc_72_start_FIFO_blk[4] = 1'b0;
    assign proc_72_TLF_FIFO_blk[4] = 1'b0;
    assign proc_72_input_sync_blk[4] = 1'b0;
    assign proc_72_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_72[4] = dl_detect_out ? proc_dep_vld_vec_72_reg[4] : (proc_72_data_FIFO_blk[4] | proc_72_data_PIPO_blk[4] | proc_72_start_FIFO_blk[4] | proc_72_TLF_FIFO_blk[4] | proc_72_input_sync_blk[4] | proc_72_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_72_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_72_reg <= proc_dep_vld_vec_72;
        end
    end
    assign in_chan_dep_vld_vec_72[0] = dep_chan_vld_64_72;
    assign in_chan_dep_data_vec_72[175 : 0] = dep_chan_data_64_72;
    assign token_in_vec_72[0] = token_64_72;
    assign in_chan_dep_vld_vec_72[1] = dep_chan_vld_71_72;
    assign in_chan_dep_data_vec_72[351 : 176] = dep_chan_data_71_72;
    assign token_in_vec_72[1] = token_71_72;
    assign in_chan_dep_vld_vec_72[2] = dep_chan_vld_73_72;
    assign in_chan_dep_data_vec_72[527 : 352] = dep_chan_data_73_72;
    assign token_in_vec_72[2] = token_73_72;
    assign in_chan_dep_vld_vec_72[3] = dep_chan_vld_80_72;
    assign in_chan_dep_data_vec_72[703 : 528] = dep_chan_data_80_72;
    assign token_in_vec_72[3] = token_80_72;
    assign in_chan_dep_vld_vec_72[4] = dep_chan_vld_119_72;
    assign in_chan_dep_data_vec_72[879 : 704] = dep_chan_data_119_72;
    assign token_in_vec_72[4] = token_119_72;
    assign dep_chan_vld_72_71 = out_chan_dep_vld_vec_72[0];
    assign dep_chan_data_72_71 = out_chan_dep_data_72;
    assign token_72_71 = token_out_vec_72[0];
    assign dep_chan_vld_72_73 = out_chan_dep_vld_vec_72[1];
    assign dep_chan_data_72_73 = out_chan_dep_data_72;
    assign token_72_73 = token_out_vec_72[1];
    assign dep_chan_vld_72_64 = out_chan_dep_vld_vec_72[2];
    assign dep_chan_data_72_64 = out_chan_dep_data_72;
    assign token_72_64 = token_out_vec_72[2];
    assign dep_chan_vld_72_80 = out_chan_dep_vld_vec_72[3];
    assign dep_chan_data_72_80 = out_chan_dep_data_72;
    assign token_72_80 = token_out_vec_72[3];
    assign dep_chan_vld_72_119 = out_chan_dep_vld_vec_72[4];
    assign dep_chan_data_72_119 = out_chan_dep_data_72;
    assign token_72_119 = token_out_vec_72[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 73, 5, 5) top_hls_deadlock_detect_unit_73 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_73),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_73),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_73),
        .token_in_vec(token_in_vec_73),
        .dl_detect_in(dl_detect_out),
        .origin(origin[73]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_73),
        .out_chan_dep_data(out_chan_dep_data_73),
        .token_out_vec(token_out_vec_73),
        .dl_detect_out(dl_in_vec[73]));

    assign proc_73_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_3_x0_U0.fifo_A_PE_6_3_x077_blk_n);
    assign proc_73_data_PIPO_blk[0] = 1'b0;
    assign proc_73_start_FIFO_blk[0] = 1'b0;
    assign proc_73_TLF_FIFO_blk[0] = 1'b0;
    assign proc_73_input_sync_blk[0] = 1'b0;
    assign proc_73_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_73[0] = dl_detect_out ? proc_dep_vld_vec_73_reg[0] : (proc_73_data_FIFO_blk[0] | proc_73_data_PIPO_blk[0] | proc_73_start_FIFO_blk[0] | proc_73_TLF_FIFO_blk[0] | proc_73_input_sync_blk[0] | proc_73_output_sync_blk[0]);
    assign proc_73_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_3_x0_U0.fifo_A_PE_6_4_x078_blk_n);
    assign proc_73_data_PIPO_blk[1] = 1'b0;
    assign proc_73_start_FIFO_blk[1] = 1'b0;
    assign proc_73_TLF_FIFO_blk[1] = 1'b0;
    assign proc_73_input_sync_blk[1] = 1'b0;
    assign proc_73_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_73[1] = dl_detect_out ? proc_dep_vld_vec_73_reg[1] : (proc_73_data_FIFO_blk[1] | proc_73_data_PIPO_blk[1] | proc_73_start_FIFO_blk[1] | proc_73_TLF_FIFO_blk[1] | proc_73_input_sync_blk[1] | proc_73_output_sync_blk[1]);
    assign proc_73_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_3_x0_U0.fifo_B_PE_6_3_x0125_blk_n);
    assign proc_73_data_PIPO_blk[2] = 1'b0;
    assign proc_73_start_FIFO_blk[2] = 1'b0;
    assign proc_73_TLF_FIFO_blk[2] = 1'b0;
    assign proc_73_input_sync_blk[2] = 1'b0;
    assign proc_73_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_73[2] = dl_detect_out ? proc_dep_vld_vec_73_reg[2] : (proc_73_data_FIFO_blk[2] | proc_73_data_PIPO_blk[2] | proc_73_start_FIFO_blk[2] | proc_73_TLF_FIFO_blk[2] | proc_73_input_sync_blk[2] | proc_73_output_sync_blk[2]);
    assign proc_73_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_3_x0_U0.fifo_B_PE_7_3_x0126_blk_n);
    assign proc_73_data_PIPO_blk[3] = 1'b0;
    assign proc_73_start_FIFO_blk[3] = 1'b0;
    assign proc_73_TLF_FIFO_blk[3] = 1'b0;
    assign proc_73_input_sync_blk[3] = 1'b0;
    assign proc_73_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_73[3] = dl_detect_out ? proc_dep_vld_vec_73_reg[3] : (proc_73_data_FIFO_blk[3] | proc_73_data_PIPO_blk[3] | proc_73_start_FIFO_blk[3] | proc_73_TLF_FIFO_blk[3] | proc_73_input_sync_blk[3] | proc_73_output_sync_blk[3]);
    assign proc_73_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_3_x0_U0.fifo_C_drain_PE_6_3_x0194_blk_n);
    assign proc_73_data_PIPO_blk[4] = 1'b0;
    assign proc_73_start_FIFO_blk[4] = 1'b0;
    assign proc_73_TLF_FIFO_blk[4] = 1'b0;
    assign proc_73_input_sync_blk[4] = 1'b0;
    assign proc_73_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_73[4] = dl_detect_out ? proc_dep_vld_vec_73_reg[4] : (proc_73_data_FIFO_blk[4] | proc_73_data_PIPO_blk[4] | proc_73_start_FIFO_blk[4] | proc_73_TLF_FIFO_blk[4] | proc_73_input_sync_blk[4] | proc_73_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_73_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_73_reg <= proc_dep_vld_vec_73;
        end
    end
    assign in_chan_dep_vld_vec_73[0] = dep_chan_vld_65_73;
    assign in_chan_dep_data_vec_73[175 : 0] = dep_chan_data_65_73;
    assign token_in_vec_73[0] = token_65_73;
    assign in_chan_dep_vld_vec_73[1] = dep_chan_vld_72_73;
    assign in_chan_dep_data_vec_73[351 : 176] = dep_chan_data_72_73;
    assign token_in_vec_73[1] = token_72_73;
    assign in_chan_dep_vld_vec_73[2] = dep_chan_vld_74_73;
    assign in_chan_dep_data_vec_73[527 : 352] = dep_chan_data_74_73;
    assign token_in_vec_73[2] = token_74_73;
    assign in_chan_dep_vld_vec_73[3] = dep_chan_vld_81_73;
    assign in_chan_dep_data_vec_73[703 : 528] = dep_chan_data_81_73;
    assign token_in_vec_73[3] = token_81_73;
    assign in_chan_dep_vld_vec_73[4] = dep_chan_vld_127_73;
    assign in_chan_dep_data_vec_73[879 : 704] = dep_chan_data_127_73;
    assign token_in_vec_73[4] = token_127_73;
    assign dep_chan_vld_73_72 = out_chan_dep_vld_vec_73[0];
    assign dep_chan_data_73_72 = out_chan_dep_data_73;
    assign token_73_72 = token_out_vec_73[0];
    assign dep_chan_vld_73_74 = out_chan_dep_vld_vec_73[1];
    assign dep_chan_data_73_74 = out_chan_dep_data_73;
    assign token_73_74 = token_out_vec_73[1];
    assign dep_chan_vld_73_65 = out_chan_dep_vld_vec_73[2];
    assign dep_chan_data_73_65 = out_chan_dep_data_73;
    assign token_73_65 = token_out_vec_73[2];
    assign dep_chan_vld_73_81 = out_chan_dep_vld_vec_73[3];
    assign dep_chan_data_73_81 = out_chan_dep_data_73;
    assign token_73_81 = token_out_vec_73[3];
    assign dep_chan_vld_73_127 = out_chan_dep_vld_vec_73[4];
    assign dep_chan_data_73_127 = out_chan_dep_data_73;
    assign token_73_127 = token_out_vec_73[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 74, 5, 5) top_hls_deadlock_detect_unit_74 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_74),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_74),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_74),
        .token_in_vec(token_in_vec_74),
        .dl_detect_in(dl_detect_out),
        .origin(origin[74]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_74),
        .out_chan_dep_data(out_chan_dep_data_74),
        .token_out_vec(token_out_vec_74),
        .dl_detect_out(dl_in_vec[74]));

    assign proc_74_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_4_x0_U0.fifo_A_PE_6_4_x078_blk_n);
    assign proc_74_data_PIPO_blk[0] = 1'b0;
    assign proc_74_start_FIFO_blk[0] = 1'b0;
    assign proc_74_TLF_FIFO_blk[0] = 1'b0;
    assign proc_74_input_sync_blk[0] = 1'b0;
    assign proc_74_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_74[0] = dl_detect_out ? proc_dep_vld_vec_74_reg[0] : (proc_74_data_FIFO_blk[0] | proc_74_data_PIPO_blk[0] | proc_74_start_FIFO_blk[0] | proc_74_TLF_FIFO_blk[0] | proc_74_input_sync_blk[0] | proc_74_output_sync_blk[0]);
    assign proc_74_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_4_x0_U0.fifo_A_PE_6_5_x079_blk_n);
    assign proc_74_data_PIPO_blk[1] = 1'b0;
    assign proc_74_start_FIFO_blk[1] = 1'b0;
    assign proc_74_TLF_FIFO_blk[1] = 1'b0;
    assign proc_74_input_sync_blk[1] = 1'b0;
    assign proc_74_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_74[1] = dl_detect_out ? proc_dep_vld_vec_74_reg[1] : (proc_74_data_FIFO_blk[1] | proc_74_data_PIPO_blk[1] | proc_74_start_FIFO_blk[1] | proc_74_TLF_FIFO_blk[1] | proc_74_input_sync_blk[1] | proc_74_output_sync_blk[1]);
    assign proc_74_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_4_x0_U0.fifo_B_PE_6_4_x0134_blk_n);
    assign proc_74_data_PIPO_blk[2] = 1'b0;
    assign proc_74_start_FIFO_blk[2] = 1'b0;
    assign proc_74_TLF_FIFO_blk[2] = 1'b0;
    assign proc_74_input_sync_blk[2] = 1'b0;
    assign proc_74_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_74[2] = dl_detect_out ? proc_dep_vld_vec_74_reg[2] : (proc_74_data_FIFO_blk[2] | proc_74_data_PIPO_blk[2] | proc_74_start_FIFO_blk[2] | proc_74_TLF_FIFO_blk[2] | proc_74_input_sync_blk[2] | proc_74_output_sync_blk[2]);
    assign proc_74_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_4_x0_U0.fifo_B_PE_7_4_x0135_blk_n);
    assign proc_74_data_PIPO_blk[3] = 1'b0;
    assign proc_74_start_FIFO_blk[3] = 1'b0;
    assign proc_74_TLF_FIFO_blk[3] = 1'b0;
    assign proc_74_input_sync_blk[3] = 1'b0;
    assign proc_74_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_74[3] = dl_detect_out ? proc_dep_vld_vec_74_reg[3] : (proc_74_data_FIFO_blk[3] | proc_74_data_PIPO_blk[3] | proc_74_start_FIFO_blk[3] | proc_74_TLF_FIFO_blk[3] | proc_74_input_sync_blk[3] | proc_74_output_sync_blk[3]);
    assign proc_74_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_4_x0_U0.fifo_C_drain_PE_6_4_x0202_blk_n);
    assign proc_74_data_PIPO_blk[4] = 1'b0;
    assign proc_74_start_FIFO_blk[4] = 1'b0;
    assign proc_74_TLF_FIFO_blk[4] = 1'b0;
    assign proc_74_input_sync_blk[4] = 1'b0;
    assign proc_74_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_74[4] = dl_detect_out ? proc_dep_vld_vec_74_reg[4] : (proc_74_data_FIFO_blk[4] | proc_74_data_PIPO_blk[4] | proc_74_start_FIFO_blk[4] | proc_74_TLF_FIFO_blk[4] | proc_74_input_sync_blk[4] | proc_74_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_74_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_74_reg <= proc_dep_vld_vec_74;
        end
    end
    assign in_chan_dep_vld_vec_74[0] = dep_chan_vld_66_74;
    assign in_chan_dep_data_vec_74[175 : 0] = dep_chan_data_66_74;
    assign token_in_vec_74[0] = token_66_74;
    assign in_chan_dep_vld_vec_74[1] = dep_chan_vld_73_74;
    assign in_chan_dep_data_vec_74[351 : 176] = dep_chan_data_73_74;
    assign token_in_vec_74[1] = token_73_74;
    assign in_chan_dep_vld_vec_74[2] = dep_chan_vld_75_74;
    assign in_chan_dep_data_vec_74[527 : 352] = dep_chan_data_75_74;
    assign token_in_vec_74[2] = token_75_74;
    assign in_chan_dep_vld_vec_74[3] = dep_chan_vld_82_74;
    assign in_chan_dep_data_vec_74[703 : 528] = dep_chan_data_82_74;
    assign token_in_vec_74[3] = token_82_74;
    assign in_chan_dep_vld_vec_74[4] = dep_chan_vld_135_74;
    assign in_chan_dep_data_vec_74[879 : 704] = dep_chan_data_135_74;
    assign token_in_vec_74[4] = token_135_74;
    assign dep_chan_vld_74_73 = out_chan_dep_vld_vec_74[0];
    assign dep_chan_data_74_73 = out_chan_dep_data_74;
    assign token_74_73 = token_out_vec_74[0];
    assign dep_chan_vld_74_75 = out_chan_dep_vld_vec_74[1];
    assign dep_chan_data_74_75 = out_chan_dep_data_74;
    assign token_74_75 = token_out_vec_74[1];
    assign dep_chan_vld_74_66 = out_chan_dep_vld_vec_74[2];
    assign dep_chan_data_74_66 = out_chan_dep_data_74;
    assign token_74_66 = token_out_vec_74[2];
    assign dep_chan_vld_74_82 = out_chan_dep_vld_vec_74[3];
    assign dep_chan_data_74_82 = out_chan_dep_data_74;
    assign token_74_82 = token_out_vec_74[3];
    assign dep_chan_vld_74_135 = out_chan_dep_vld_vec_74[4];
    assign dep_chan_data_74_135 = out_chan_dep_data_74;
    assign token_74_135 = token_out_vec_74[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 75, 5, 5) top_hls_deadlock_detect_unit_75 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_75),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_75),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_75),
        .token_in_vec(token_in_vec_75),
        .dl_detect_in(dl_detect_out),
        .origin(origin[75]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_75),
        .out_chan_dep_data(out_chan_dep_data_75),
        .token_out_vec(token_out_vec_75),
        .dl_detect_out(dl_in_vec[75]));

    assign proc_75_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_5_x0_U0.fifo_A_PE_6_5_x079_blk_n);
    assign proc_75_data_PIPO_blk[0] = 1'b0;
    assign proc_75_start_FIFO_blk[0] = 1'b0;
    assign proc_75_TLF_FIFO_blk[0] = 1'b0;
    assign proc_75_input_sync_blk[0] = 1'b0;
    assign proc_75_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_75[0] = dl_detect_out ? proc_dep_vld_vec_75_reg[0] : (proc_75_data_FIFO_blk[0] | proc_75_data_PIPO_blk[0] | proc_75_start_FIFO_blk[0] | proc_75_TLF_FIFO_blk[0] | proc_75_input_sync_blk[0] | proc_75_output_sync_blk[0]);
    assign proc_75_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_5_x0_U0.fifo_A_PE_6_6_x080_blk_n);
    assign proc_75_data_PIPO_blk[1] = 1'b0;
    assign proc_75_start_FIFO_blk[1] = 1'b0;
    assign proc_75_TLF_FIFO_blk[1] = 1'b0;
    assign proc_75_input_sync_blk[1] = 1'b0;
    assign proc_75_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_75[1] = dl_detect_out ? proc_dep_vld_vec_75_reg[1] : (proc_75_data_FIFO_blk[1] | proc_75_data_PIPO_blk[1] | proc_75_start_FIFO_blk[1] | proc_75_TLF_FIFO_blk[1] | proc_75_input_sync_blk[1] | proc_75_output_sync_blk[1]);
    assign proc_75_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_5_x0_U0.fifo_B_PE_6_5_x0143_blk_n);
    assign proc_75_data_PIPO_blk[2] = 1'b0;
    assign proc_75_start_FIFO_blk[2] = 1'b0;
    assign proc_75_TLF_FIFO_blk[2] = 1'b0;
    assign proc_75_input_sync_blk[2] = 1'b0;
    assign proc_75_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_75[2] = dl_detect_out ? proc_dep_vld_vec_75_reg[2] : (proc_75_data_FIFO_blk[2] | proc_75_data_PIPO_blk[2] | proc_75_start_FIFO_blk[2] | proc_75_TLF_FIFO_blk[2] | proc_75_input_sync_blk[2] | proc_75_output_sync_blk[2]);
    assign proc_75_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_5_x0_U0.fifo_B_PE_7_5_x0144_blk_n);
    assign proc_75_data_PIPO_blk[3] = 1'b0;
    assign proc_75_start_FIFO_blk[3] = 1'b0;
    assign proc_75_TLF_FIFO_blk[3] = 1'b0;
    assign proc_75_input_sync_blk[3] = 1'b0;
    assign proc_75_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_75[3] = dl_detect_out ? proc_dep_vld_vec_75_reg[3] : (proc_75_data_FIFO_blk[3] | proc_75_data_PIPO_blk[3] | proc_75_start_FIFO_blk[3] | proc_75_TLF_FIFO_blk[3] | proc_75_input_sync_blk[3] | proc_75_output_sync_blk[3]);
    assign proc_75_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_5_x0_U0.fifo_C_drain_PE_6_5_x0210_blk_n);
    assign proc_75_data_PIPO_blk[4] = 1'b0;
    assign proc_75_start_FIFO_blk[4] = 1'b0;
    assign proc_75_TLF_FIFO_blk[4] = 1'b0;
    assign proc_75_input_sync_blk[4] = 1'b0;
    assign proc_75_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_75[4] = dl_detect_out ? proc_dep_vld_vec_75_reg[4] : (proc_75_data_FIFO_blk[4] | proc_75_data_PIPO_blk[4] | proc_75_start_FIFO_blk[4] | proc_75_TLF_FIFO_blk[4] | proc_75_input_sync_blk[4] | proc_75_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_75_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_75_reg <= proc_dep_vld_vec_75;
        end
    end
    assign in_chan_dep_vld_vec_75[0] = dep_chan_vld_67_75;
    assign in_chan_dep_data_vec_75[175 : 0] = dep_chan_data_67_75;
    assign token_in_vec_75[0] = token_67_75;
    assign in_chan_dep_vld_vec_75[1] = dep_chan_vld_74_75;
    assign in_chan_dep_data_vec_75[351 : 176] = dep_chan_data_74_75;
    assign token_in_vec_75[1] = token_74_75;
    assign in_chan_dep_vld_vec_75[2] = dep_chan_vld_76_75;
    assign in_chan_dep_data_vec_75[527 : 352] = dep_chan_data_76_75;
    assign token_in_vec_75[2] = token_76_75;
    assign in_chan_dep_vld_vec_75[3] = dep_chan_vld_83_75;
    assign in_chan_dep_data_vec_75[703 : 528] = dep_chan_data_83_75;
    assign token_in_vec_75[3] = token_83_75;
    assign in_chan_dep_vld_vec_75[4] = dep_chan_vld_143_75;
    assign in_chan_dep_data_vec_75[879 : 704] = dep_chan_data_143_75;
    assign token_in_vec_75[4] = token_143_75;
    assign dep_chan_vld_75_74 = out_chan_dep_vld_vec_75[0];
    assign dep_chan_data_75_74 = out_chan_dep_data_75;
    assign token_75_74 = token_out_vec_75[0];
    assign dep_chan_vld_75_76 = out_chan_dep_vld_vec_75[1];
    assign dep_chan_data_75_76 = out_chan_dep_data_75;
    assign token_75_76 = token_out_vec_75[1];
    assign dep_chan_vld_75_67 = out_chan_dep_vld_vec_75[2];
    assign dep_chan_data_75_67 = out_chan_dep_data_75;
    assign token_75_67 = token_out_vec_75[2];
    assign dep_chan_vld_75_83 = out_chan_dep_vld_vec_75[3];
    assign dep_chan_data_75_83 = out_chan_dep_data_75;
    assign token_75_83 = token_out_vec_75[3];
    assign dep_chan_vld_75_143 = out_chan_dep_vld_vec_75[4];
    assign dep_chan_data_75_143 = out_chan_dep_data_75;
    assign token_75_143 = token_out_vec_75[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 76, 5, 5) top_hls_deadlock_detect_unit_76 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_76),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_76),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_76),
        .token_in_vec(token_in_vec_76),
        .dl_detect_in(dl_detect_out),
        .origin(origin[76]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_76),
        .out_chan_dep_data(out_chan_dep_data_76),
        .token_out_vec(token_out_vec_76),
        .dl_detect_out(dl_in_vec[76]));

    assign proc_76_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_6_x0_U0.fifo_A_PE_6_6_x080_blk_n);
    assign proc_76_data_PIPO_blk[0] = 1'b0;
    assign proc_76_start_FIFO_blk[0] = 1'b0;
    assign proc_76_TLF_FIFO_blk[0] = 1'b0;
    assign proc_76_input_sync_blk[0] = 1'b0;
    assign proc_76_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_76[0] = dl_detect_out ? proc_dep_vld_vec_76_reg[0] : (proc_76_data_FIFO_blk[0] | proc_76_data_PIPO_blk[0] | proc_76_start_FIFO_blk[0] | proc_76_TLF_FIFO_blk[0] | proc_76_input_sync_blk[0] | proc_76_output_sync_blk[0]);
    assign proc_76_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_6_x0_U0.fifo_A_PE_6_7_x081_blk_n);
    assign proc_76_data_PIPO_blk[1] = 1'b0;
    assign proc_76_start_FIFO_blk[1] = 1'b0;
    assign proc_76_TLF_FIFO_blk[1] = 1'b0;
    assign proc_76_input_sync_blk[1] = 1'b0;
    assign proc_76_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_76[1] = dl_detect_out ? proc_dep_vld_vec_76_reg[1] : (proc_76_data_FIFO_blk[1] | proc_76_data_PIPO_blk[1] | proc_76_start_FIFO_blk[1] | proc_76_TLF_FIFO_blk[1] | proc_76_input_sync_blk[1] | proc_76_output_sync_blk[1]);
    assign proc_76_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_6_x0_U0.fifo_B_PE_6_6_x0152_blk_n);
    assign proc_76_data_PIPO_blk[2] = 1'b0;
    assign proc_76_start_FIFO_blk[2] = 1'b0;
    assign proc_76_TLF_FIFO_blk[2] = 1'b0;
    assign proc_76_input_sync_blk[2] = 1'b0;
    assign proc_76_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_76[2] = dl_detect_out ? proc_dep_vld_vec_76_reg[2] : (proc_76_data_FIFO_blk[2] | proc_76_data_PIPO_blk[2] | proc_76_start_FIFO_blk[2] | proc_76_TLF_FIFO_blk[2] | proc_76_input_sync_blk[2] | proc_76_output_sync_blk[2]);
    assign proc_76_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_6_x0_U0.fifo_B_PE_7_6_x0153_blk_n);
    assign proc_76_data_PIPO_blk[3] = 1'b0;
    assign proc_76_start_FIFO_blk[3] = 1'b0;
    assign proc_76_TLF_FIFO_blk[3] = 1'b0;
    assign proc_76_input_sync_blk[3] = 1'b0;
    assign proc_76_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_76[3] = dl_detect_out ? proc_dep_vld_vec_76_reg[3] : (proc_76_data_FIFO_blk[3] | proc_76_data_PIPO_blk[3] | proc_76_start_FIFO_blk[3] | proc_76_TLF_FIFO_blk[3] | proc_76_input_sync_blk[3] | proc_76_output_sync_blk[3]);
    assign proc_76_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_6_x0_U0.fifo_C_drain_PE_6_6_x0218_blk_n);
    assign proc_76_data_PIPO_blk[4] = 1'b0;
    assign proc_76_start_FIFO_blk[4] = 1'b0;
    assign proc_76_TLF_FIFO_blk[4] = 1'b0;
    assign proc_76_input_sync_blk[4] = 1'b0;
    assign proc_76_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_76[4] = dl_detect_out ? proc_dep_vld_vec_76_reg[4] : (proc_76_data_FIFO_blk[4] | proc_76_data_PIPO_blk[4] | proc_76_start_FIFO_blk[4] | proc_76_TLF_FIFO_blk[4] | proc_76_input_sync_blk[4] | proc_76_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_76_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_76_reg <= proc_dep_vld_vec_76;
        end
    end
    assign in_chan_dep_vld_vec_76[0] = dep_chan_vld_68_76;
    assign in_chan_dep_data_vec_76[175 : 0] = dep_chan_data_68_76;
    assign token_in_vec_76[0] = token_68_76;
    assign in_chan_dep_vld_vec_76[1] = dep_chan_vld_75_76;
    assign in_chan_dep_data_vec_76[351 : 176] = dep_chan_data_75_76;
    assign token_in_vec_76[1] = token_75_76;
    assign in_chan_dep_vld_vec_76[2] = dep_chan_vld_77_76;
    assign in_chan_dep_data_vec_76[527 : 352] = dep_chan_data_77_76;
    assign token_in_vec_76[2] = token_77_76;
    assign in_chan_dep_vld_vec_76[3] = dep_chan_vld_84_76;
    assign in_chan_dep_data_vec_76[703 : 528] = dep_chan_data_84_76;
    assign token_in_vec_76[3] = token_84_76;
    assign in_chan_dep_vld_vec_76[4] = dep_chan_vld_151_76;
    assign in_chan_dep_data_vec_76[879 : 704] = dep_chan_data_151_76;
    assign token_in_vec_76[4] = token_151_76;
    assign dep_chan_vld_76_75 = out_chan_dep_vld_vec_76[0];
    assign dep_chan_data_76_75 = out_chan_dep_data_76;
    assign token_76_75 = token_out_vec_76[0];
    assign dep_chan_vld_76_77 = out_chan_dep_vld_vec_76[1];
    assign dep_chan_data_76_77 = out_chan_dep_data_76;
    assign token_76_77 = token_out_vec_76[1];
    assign dep_chan_vld_76_68 = out_chan_dep_vld_vec_76[2];
    assign dep_chan_data_76_68 = out_chan_dep_data_76;
    assign token_76_68 = token_out_vec_76[2];
    assign dep_chan_vld_76_84 = out_chan_dep_vld_vec_76[3];
    assign dep_chan_data_76_84 = out_chan_dep_data_76;
    assign token_76_84 = token_out_vec_76[3];
    assign dep_chan_vld_76_151 = out_chan_dep_vld_vec_76[4];
    assign dep_chan_data_76_151 = out_chan_dep_data_76;
    assign token_76_151 = token_out_vec_76[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_6_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 77, 5, 5) top_hls_deadlock_detect_unit_77 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_77),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_77),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_77),
        .token_in_vec(token_in_vec_77),
        .dl_detect_in(dl_detect_out),
        .origin(origin[77]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_77),
        .out_chan_dep_data(out_chan_dep_data_77),
        .token_out_vec(token_out_vec_77),
        .dl_detect_out(dl_in_vec[77]));

    assign proc_77_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_7_x0_U0.fifo_A_PE_6_7_x081_blk_n);
    assign proc_77_data_PIPO_blk[0] = 1'b0;
    assign proc_77_start_FIFO_blk[0] = 1'b0;
    assign proc_77_TLF_FIFO_blk[0] = 1'b0;
    assign proc_77_input_sync_blk[0] = 1'b0;
    assign proc_77_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_77[0] = dl_detect_out ? proc_dep_vld_vec_77_reg[0] : (proc_77_data_FIFO_blk[0] | proc_77_data_PIPO_blk[0] | proc_77_start_FIFO_blk[0] | proc_77_TLF_FIFO_blk[0] | proc_77_input_sync_blk[0] | proc_77_output_sync_blk[0]);
    assign proc_77_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_7_x0_U0.fifo_A_PE_6_8_x082_blk_n);
    assign proc_77_data_PIPO_blk[1] = 1'b0;
    assign proc_77_start_FIFO_blk[1] = 1'b0;
    assign proc_77_TLF_FIFO_blk[1] = 1'b0;
    assign proc_77_input_sync_blk[1] = 1'b0;
    assign proc_77_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_77[1] = dl_detect_out ? proc_dep_vld_vec_77_reg[1] : (proc_77_data_FIFO_blk[1] | proc_77_data_PIPO_blk[1] | proc_77_start_FIFO_blk[1] | proc_77_TLF_FIFO_blk[1] | proc_77_input_sync_blk[1] | proc_77_output_sync_blk[1]);
    assign proc_77_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_7_x0_U0.fifo_B_PE_6_7_x0161_blk_n);
    assign proc_77_data_PIPO_blk[2] = 1'b0;
    assign proc_77_start_FIFO_blk[2] = 1'b0;
    assign proc_77_TLF_FIFO_blk[2] = 1'b0;
    assign proc_77_input_sync_blk[2] = 1'b0;
    assign proc_77_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_77[2] = dl_detect_out ? proc_dep_vld_vec_77_reg[2] : (proc_77_data_FIFO_blk[2] | proc_77_data_PIPO_blk[2] | proc_77_start_FIFO_blk[2] | proc_77_TLF_FIFO_blk[2] | proc_77_input_sync_blk[2] | proc_77_output_sync_blk[2]);
    assign proc_77_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_7_x0_U0.fifo_B_PE_7_7_x0162_blk_n);
    assign proc_77_data_PIPO_blk[3] = 1'b0;
    assign proc_77_start_FIFO_blk[3] = 1'b0;
    assign proc_77_TLF_FIFO_blk[3] = 1'b0;
    assign proc_77_input_sync_blk[3] = 1'b0;
    assign proc_77_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_77[3] = dl_detect_out ? proc_dep_vld_vec_77_reg[3] : (proc_77_data_FIFO_blk[3] | proc_77_data_PIPO_blk[3] | proc_77_start_FIFO_blk[3] | proc_77_TLF_FIFO_blk[3] | proc_77_input_sync_blk[3] | proc_77_output_sync_blk[3]);
    assign proc_77_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_6_7_x0_U0.fifo_C_drain_PE_6_7_x0226_blk_n);
    assign proc_77_data_PIPO_blk[4] = 1'b0;
    assign proc_77_start_FIFO_blk[4] = 1'b0;
    assign proc_77_TLF_FIFO_blk[4] = 1'b0;
    assign proc_77_input_sync_blk[4] = 1'b0;
    assign proc_77_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_77[4] = dl_detect_out ? proc_dep_vld_vec_77_reg[4] : (proc_77_data_FIFO_blk[4] | proc_77_data_PIPO_blk[4] | proc_77_start_FIFO_blk[4] | proc_77_TLF_FIFO_blk[4] | proc_77_input_sync_blk[4] | proc_77_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_77_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_77_reg <= proc_dep_vld_vec_77;
        end
    end
    assign in_chan_dep_vld_vec_77[0] = dep_chan_vld_69_77;
    assign in_chan_dep_data_vec_77[175 : 0] = dep_chan_data_69_77;
    assign token_in_vec_77[0] = token_69_77;
    assign in_chan_dep_vld_vec_77[1] = dep_chan_vld_76_77;
    assign in_chan_dep_data_vec_77[351 : 176] = dep_chan_data_76_77;
    assign token_in_vec_77[1] = token_76_77;
    assign in_chan_dep_vld_vec_77[2] = dep_chan_vld_85_77;
    assign in_chan_dep_data_vec_77[527 : 352] = dep_chan_data_85_77;
    assign token_in_vec_77[2] = token_85_77;
    assign in_chan_dep_vld_vec_77[3] = dep_chan_vld_92_77;
    assign in_chan_dep_data_vec_77[703 : 528] = dep_chan_data_92_77;
    assign token_in_vec_77[3] = token_92_77;
    assign in_chan_dep_vld_vec_77[4] = dep_chan_vld_159_77;
    assign in_chan_dep_data_vec_77[879 : 704] = dep_chan_data_159_77;
    assign token_in_vec_77[4] = token_159_77;
    assign dep_chan_vld_77_76 = out_chan_dep_vld_vec_77[0];
    assign dep_chan_data_77_76 = out_chan_dep_data_77;
    assign token_77_76 = token_out_vec_77[0];
    assign dep_chan_vld_77_92 = out_chan_dep_vld_vec_77[1];
    assign dep_chan_data_77_92 = out_chan_dep_data_77;
    assign token_77_92 = token_out_vec_77[1];
    assign dep_chan_vld_77_69 = out_chan_dep_vld_vec_77[2];
    assign dep_chan_data_77_69 = out_chan_dep_data_77;
    assign token_77_69 = token_out_vec_77[2];
    assign dep_chan_vld_77_85 = out_chan_dep_vld_vec_77[3];
    assign dep_chan_data_77_85 = out_chan_dep_data_77;
    assign token_77_85 = token_out_vec_77[3];
    assign dep_chan_vld_77_159 = out_chan_dep_vld_vec_77[4];
    assign dep_chan_data_77_159 = out_chan_dep_data_77;
    assign token_77_159 = token_out_vec_77[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 78, 5, 5) top_hls_deadlock_detect_unit_78 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_78),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_78),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_78),
        .token_in_vec(token_in_vec_78),
        .dl_detect_in(dl_detect_out),
        .origin(origin[78]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_78),
        .out_chan_dep_data(out_chan_dep_data_78),
        .token_out_vec(token_out_vec_78),
        .dl_detect_out(dl_in_vec[78]));

    assign proc_78_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_0_x083_blk_n);
    assign proc_78_data_PIPO_blk[0] = 1'b0;
    assign proc_78_start_FIFO_blk[0] = 1'b0;
    assign proc_78_TLF_FIFO_blk[0] = 1'b0;
    assign proc_78_input_sync_blk[0] = 1'b0;
    assign proc_78_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_78[0] = dl_detect_out ? proc_dep_vld_vec_78_reg[0] : (proc_78_data_FIFO_blk[0] | proc_78_data_PIPO_blk[0] | proc_78_start_FIFO_blk[0] | proc_78_TLF_FIFO_blk[0] | proc_78_input_sync_blk[0] | proc_78_output_sync_blk[0]);
    assign proc_78_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_0_x0_U0.fifo_A_PE_7_1_x084_blk_n);
    assign proc_78_data_PIPO_blk[1] = 1'b0;
    assign proc_78_start_FIFO_blk[1] = 1'b0;
    assign proc_78_TLF_FIFO_blk[1] = 1'b0;
    assign proc_78_input_sync_blk[1] = 1'b0;
    assign proc_78_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_78[1] = dl_detect_out ? proc_dep_vld_vec_78_reg[1] : (proc_78_data_FIFO_blk[1] | proc_78_data_PIPO_blk[1] | proc_78_start_FIFO_blk[1] | proc_78_TLF_FIFO_blk[1] | proc_78_input_sync_blk[1] | proc_78_output_sync_blk[1]);
    assign proc_78_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_0_x0_U0.fifo_B_PE_7_0_x099_blk_n);
    assign proc_78_data_PIPO_blk[2] = 1'b0;
    assign proc_78_start_FIFO_blk[2] = 1'b0;
    assign proc_78_TLF_FIFO_blk[2] = 1'b0;
    assign proc_78_input_sync_blk[2] = 1'b0;
    assign proc_78_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_78[2] = dl_detect_out ? proc_dep_vld_vec_78_reg[2] : (proc_78_data_FIFO_blk[2] | proc_78_data_PIPO_blk[2] | proc_78_start_FIFO_blk[2] | proc_78_TLF_FIFO_blk[2] | proc_78_input_sync_blk[2] | proc_78_output_sync_blk[2]);
    assign proc_78_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_0_x0_U0.fifo_B_PE_8_0_x0100_blk_n);
    assign proc_78_data_PIPO_blk[3] = 1'b0;
    assign proc_78_start_FIFO_blk[3] = 1'b0;
    assign proc_78_TLF_FIFO_blk[3] = 1'b0;
    assign proc_78_input_sync_blk[3] = 1'b0;
    assign proc_78_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_78[3] = dl_detect_out ? proc_dep_vld_vec_78_reg[3] : (proc_78_data_FIFO_blk[3] | proc_78_data_PIPO_blk[3] | proc_78_start_FIFO_blk[3] | proc_78_TLF_FIFO_blk[3] | proc_78_input_sync_blk[3] | proc_78_output_sync_blk[3]);
    assign proc_78_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_0_x0_U0.fifo_C_drain_PE_7_0_x0171_blk_n);
    assign proc_78_data_PIPO_blk[4] = 1'b0;
    assign proc_78_start_FIFO_blk[4] = 1'b0;
    assign proc_78_TLF_FIFO_blk[4] = 1'b0;
    assign proc_78_input_sync_blk[4] = 1'b0;
    assign proc_78_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_78[4] = dl_detect_out ? proc_dep_vld_vec_78_reg[4] : (proc_78_data_FIFO_blk[4] | proc_78_data_PIPO_blk[4] | proc_78_start_FIFO_blk[4] | proc_78_TLF_FIFO_blk[4] | proc_78_input_sync_blk[4] | proc_78_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_78_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_78_reg <= proc_dep_vld_vec_78;
        end
    end
    assign in_chan_dep_vld_vec_78[0] = dep_chan_vld_11_78;
    assign in_chan_dep_data_vec_78[175 : 0] = dep_chan_data_11_78;
    assign token_in_vec_78[0] = token_11_78;
    assign in_chan_dep_vld_vec_78[1] = dep_chan_vld_70_78;
    assign in_chan_dep_data_vec_78[351 : 176] = dep_chan_data_70_78;
    assign token_in_vec_78[1] = token_70_78;
    assign in_chan_dep_vld_vec_78[2] = dep_chan_vld_79_78;
    assign in_chan_dep_data_vec_78[527 : 352] = dep_chan_data_79_78;
    assign token_in_vec_78[2] = token_79_78;
    assign in_chan_dep_vld_vec_78[3] = dep_chan_vld_94_78;
    assign in_chan_dep_data_vec_78[703 : 528] = dep_chan_data_94_78;
    assign token_in_vec_78[3] = token_94_78;
    assign in_chan_dep_vld_vec_78[4] = dep_chan_vld_102_78;
    assign in_chan_dep_data_vec_78[879 : 704] = dep_chan_data_102_78;
    assign token_in_vec_78[4] = token_102_78;
    assign dep_chan_vld_78_11 = out_chan_dep_vld_vec_78[0];
    assign dep_chan_data_78_11 = out_chan_dep_data_78;
    assign token_78_11 = token_out_vec_78[0];
    assign dep_chan_vld_78_79 = out_chan_dep_vld_vec_78[1];
    assign dep_chan_data_78_79 = out_chan_dep_data_78;
    assign token_78_79 = token_out_vec_78[1];
    assign dep_chan_vld_78_70 = out_chan_dep_vld_vec_78[2];
    assign dep_chan_data_78_70 = out_chan_dep_data_78;
    assign token_78_70 = token_out_vec_78[2];
    assign dep_chan_vld_78_94 = out_chan_dep_vld_vec_78[3];
    assign dep_chan_data_78_94 = out_chan_dep_data_78;
    assign token_78_94 = token_out_vec_78[3];
    assign dep_chan_vld_78_102 = out_chan_dep_vld_vec_78[4];
    assign dep_chan_data_78_102 = out_chan_dep_data_78;
    assign token_78_102 = token_out_vec_78[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 79, 5, 5) top_hls_deadlock_detect_unit_79 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_79),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_79),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_79),
        .token_in_vec(token_in_vec_79),
        .dl_detect_in(dl_detect_out),
        .origin(origin[79]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_79),
        .out_chan_dep_data(out_chan_dep_data_79),
        .token_out_vec(token_out_vec_79),
        .dl_detect_out(dl_in_vec[79]));

    assign proc_79_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_1_x084_blk_n);
    assign proc_79_data_PIPO_blk[0] = 1'b0;
    assign proc_79_start_FIFO_blk[0] = 1'b0;
    assign proc_79_TLF_FIFO_blk[0] = 1'b0;
    assign proc_79_input_sync_blk[0] = 1'b0;
    assign proc_79_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_79[0] = dl_detect_out ? proc_dep_vld_vec_79_reg[0] : (proc_79_data_FIFO_blk[0] | proc_79_data_PIPO_blk[0] | proc_79_start_FIFO_blk[0] | proc_79_TLF_FIFO_blk[0] | proc_79_input_sync_blk[0] | proc_79_output_sync_blk[0]);
    assign proc_79_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_1_x0_U0.fifo_A_PE_7_2_x085_blk_n);
    assign proc_79_data_PIPO_blk[1] = 1'b0;
    assign proc_79_start_FIFO_blk[1] = 1'b0;
    assign proc_79_TLF_FIFO_blk[1] = 1'b0;
    assign proc_79_input_sync_blk[1] = 1'b0;
    assign proc_79_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_79[1] = dl_detect_out ? proc_dep_vld_vec_79_reg[1] : (proc_79_data_FIFO_blk[1] | proc_79_data_PIPO_blk[1] | proc_79_start_FIFO_blk[1] | proc_79_TLF_FIFO_blk[1] | proc_79_input_sync_blk[1] | proc_79_output_sync_blk[1]);
    assign proc_79_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_1_x0_U0.fifo_B_PE_7_1_x0108_blk_n);
    assign proc_79_data_PIPO_blk[2] = 1'b0;
    assign proc_79_start_FIFO_blk[2] = 1'b0;
    assign proc_79_TLF_FIFO_blk[2] = 1'b0;
    assign proc_79_input_sync_blk[2] = 1'b0;
    assign proc_79_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_79[2] = dl_detect_out ? proc_dep_vld_vec_79_reg[2] : (proc_79_data_FIFO_blk[2] | proc_79_data_PIPO_blk[2] | proc_79_start_FIFO_blk[2] | proc_79_TLF_FIFO_blk[2] | proc_79_input_sync_blk[2] | proc_79_output_sync_blk[2]);
    assign proc_79_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_1_x0_U0.fifo_B_PE_8_1_x0109_blk_n);
    assign proc_79_data_PIPO_blk[3] = 1'b0;
    assign proc_79_start_FIFO_blk[3] = 1'b0;
    assign proc_79_TLF_FIFO_blk[3] = 1'b0;
    assign proc_79_input_sync_blk[3] = 1'b0;
    assign proc_79_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_79[3] = dl_detect_out ? proc_dep_vld_vec_79_reg[3] : (proc_79_data_FIFO_blk[3] | proc_79_data_PIPO_blk[3] | proc_79_start_FIFO_blk[3] | proc_79_TLF_FIFO_blk[3] | proc_79_input_sync_blk[3] | proc_79_output_sync_blk[3]);
    assign proc_79_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_1_x0_U0.fifo_C_drain_PE_7_1_x0179_blk_n);
    assign proc_79_data_PIPO_blk[4] = 1'b0;
    assign proc_79_start_FIFO_blk[4] = 1'b0;
    assign proc_79_TLF_FIFO_blk[4] = 1'b0;
    assign proc_79_input_sync_blk[4] = 1'b0;
    assign proc_79_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_79[4] = dl_detect_out ? proc_dep_vld_vec_79_reg[4] : (proc_79_data_FIFO_blk[4] | proc_79_data_PIPO_blk[4] | proc_79_start_FIFO_blk[4] | proc_79_TLF_FIFO_blk[4] | proc_79_input_sync_blk[4] | proc_79_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_79_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_79_reg <= proc_dep_vld_vec_79;
        end
    end
    assign in_chan_dep_vld_vec_79[0] = dep_chan_vld_71_79;
    assign in_chan_dep_data_vec_79[175 : 0] = dep_chan_data_71_79;
    assign token_in_vec_79[0] = token_71_79;
    assign in_chan_dep_vld_vec_79[1] = dep_chan_vld_78_79;
    assign in_chan_dep_data_vec_79[351 : 176] = dep_chan_data_78_79;
    assign token_in_vec_79[1] = token_78_79;
    assign in_chan_dep_vld_vec_79[2] = dep_chan_vld_80_79;
    assign in_chan_dep_data_vec_79[527 : 352] = dep_chan_data_80_79;
    assign token_in_vec_79[2] = token_80_79;
    assign in_chan_dep_vld_vec_79[3] = dep_chan_vld_95_79;
    assign in_chan_dep_data_vec_79[703 : 528] = dep_chan_data_95_79;
    assign token_in_vec_79[3] = token_95_79;
    assign in_chan_dep_vld_vec_79[4] = dep_chan_vld_110_79;
    assign in_chan_dep_data_vec_79[879 : 704] = dep_chan_data_110_79;
    assign token_in_vec_79[4] = token_110_79;
    assign dep_chan_vld_79_78 = out_chan_dep_vld_vec_79[0];
    assign dep_chan_data_79_78 = out_chan_dep_data_79;
    assign token_79_78 = token_out_vec_79[0];
    assign dep_chan_vld_79_80 = out_chan_dep_vld_vec_79[1];
    assign dep_chan_data_79_80 = out_chan_dep_data_79;
    assign token_79_80 = token_out_vec_79[1];
    assign dep_chan_vld_79_71 = out_chan_dep_vld_vec_79[2];
    assign dep_chan_data_79_71 = out_chan_dep_data_79;
    assign token_79_71 = token_out_vec_79[2];
    assign dep_chan_vld_79_95 = out_chan_dep_vld_vec_79[3];
    assign dep_chan_data_79_95 = out_chan_dep_data_79;
    assign token_79_95 = token_out_vec_79[3];
    assign dep_chan_vld_79_110 = out_chan_dep_vld_vec_79[4];
    assign dep_chan_data_79_110 = out_chan_dep_data_79;
    assign token_79_110 = token_out_vec_79[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 80, 5, 5) top_hls_deadlock_detect_unit_80 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_80),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_80),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_80),
        .token_in_vec(token_in_vec_80),
        .dl_detect_in(dl_detect_out),
        .origin(origin[80]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_80),
        .out_chan_dep_data(out_chan_dep_data_80),
        .token_out_vec(token_out_vec_80),
        .dl_detect_out(dl_in_vec[80]));

    assign proc_80_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_2_x0_U0.fifo_A_PE_7_2_x085_blk_n);
    assign proc_80_data_PIPO_blk[0] = 1'b0;
    assign proc_80_start_FIFO_blk[0] = 1'b0;
    assign proc_80_TLF_FIFO_blk[0] = 1'b0;
    assign proc_80_input_sync_blk[0] = 1'b0;
    assign proc_80_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_80[0] = dl_detect_out ? proc_dep_vld_vec_80_reg[0] : (proc_80_data_FIFO_blk[0] | proc_80_data_PIPO_blk[0] | proc_80_start_FIFO_blk[0] | proc_80_TLF_FIFO_blk[0] | proc_80_input_sync_blk[0] | proc_80_output_sync_blk[0]);
    assign proc_80_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_2_x0_U0.fifo_A_PE_7_3_x086_blk_n);
    assign proc_80_data_PIPO_blk[1] = 1'b0;
    assign proc_80_start_FIFO_blk[1] = 1'b0;
    assign proc_80_TLF_FIFO_blk[1] = 1'b0;
    assign proc_80_input_sync_blk[1] = 1'b0;
    assign proc_80_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_80[1] = dl_detect_out ? proc_dep_vld_vec_80_reg[1] : (proc_80_data_FIFO_blk[1] | proc_80_data_PIPO_blk[1] | proc_80_start_FIFO_blk[1] | proc_80_TLF_FIFO_blk[1] | proc_80_input_sync_blk[1] | proc_80_output_sync_blk[1]);
    assign proc_80_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_2_x0_U0.fifo_B_PE_7_2_x0117_blk_n);
    assign proc_80_data_PIPO_blk[2] = 1'b0;
    assign proc_80_start_FIFO_blk[2] = 1'b0;
    assign proc_80_TLF_FIFO_blk[2] = 1'b0;
    assign proc_80_input_sync_blk[2] = 1'b0;
    assign proc_80_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_80[2] = dl_detect_out ? proc_dep_vld_vec_80_reg[2] : (proc_80_data_FIFO_blk[2] | proc_80_data_PIPO_blk[2] | proc_80_start_FIFO_blk[2] | proc_80_TLF_FIFO_blk[2] | proc_80_input_sync_blk[2] | proc_80_output_sync_blk[2]);
    assign proc_80_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_2_x0_U0.fifo_B_PE_8_2_x0118_blk_n);
    assign proc_80_data_PIPO_blk[3] = 1'b0;
    assign proc_80_start_FIFO_blk[3] = 1'b0;
    assign proc_80_TLF_FIFO_blk[3] = 1'b0;
    assign proc_80_input_sync_blk[3] = 1'b0;
    assign proc_80_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_80[3] = dl_detect_out ? proc_dep_vld_vec_80_reg[3] : (proc_80_data_FIFO_blk[3] | proc_80_data_PIPO_blk[3] | proc_80_start_FIFO_blk[3] | proc_80_TLF_FIFO_blk[3] | proc_80_input_sync_blk[3] | proc_80_output_sync_blk[3]);
    assign proc_80_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_2_x0_U0.fifo_C_drain_PE_7_2_x0187_blk_n);
    assign proc_80_data_PIPO_blk[4] = 1'b0;
    assign proc_80_start_FIFO_blk[4] = 1'b0;
    assign proc_80_TLF_FIFO_blk[4] = 1'b0;
    assign proc_80_input_sync_blk[4] = 1'b0;
    assign proc_80_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_80[4] = dl_detect_out ? proc_dep_vld_vec_80_reg[4] : (proc_80_data_FIFO_blk[4] | proc_80_data_PIPO_blk[4] | proc_80_start_FIFO_blk[4] | proc_80_TLF_FIFO_blk[4] | proc_80_input_sync_blk[4] | proc_80_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_80_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_80_reg <= proc_dep_vld_vec_80;
        end
    end
    assign in_chan_dep_vld_vec_80[0] = dep_chan_vld_72_80;
    assign in_chan_dep_data_vec_80[175 : 0] = dep_chan_data_72_80;
    assign token_in_vec_80[0] = token_72_80;
    assign in_chan_dep_vld_vec_80[1] = dep_chan_vld_79_80;
    assign in_chan_dep_data_vec_80[351 : 176] = dep_chan_data_79_80;
    assign token_in_vec_80[1] = token_79_80;
    assign in_chan_dep_vld_vec_80[2] = dep_chan_vld_81_80;
    assign in_chan_dep_data_vec_80[527 : 352] = dep_chan_data_81_80;
    assign token_in_vec_80[2] = token_81_80;
    assign in_chan_dep_vld_vec_80[3] = dep_chan_vld_96_80;
    assign in_chan_dep_data_vec_80[703 : 528] = dep_chan_data_96_80;
    assign token_in_vec_80[3] = token_96_80;
    assign in_chan_dep_vld_vec_80[4] = dep_chan_vld_118_80;
    assign in_chan_dep_data_vec_80[879 : 704] = dep_chan_data_118_80;
    assign token_in_vec_80[4] = token_118_80;
    assign dep_chan_vld_80_79 = out_chan_dep_vld_vec_80[0];
    assign dep_chan_data_80_79 = out_chan_dep_data_80;
    assign token_80_79 = token_out_vec_80[0];
    assign dep_chan_vld_80_81 = out_chan_dep_vld_vec_80[1];
    assign dep_chan_data_80_81 = out_chan_dep_data_80;
    assign token_80_81 = token_out_vec_80[1];
    assign dep_chan_vld_80_72 = out_chan_dep_vld_vec_80[2];
    assign dep_chan_data_80_72 = out_chan_dep_data_80;
    assign token_80_72 = token_out_vec_80[2];
    assign dep_chan_vld_80_96 = out_chan_dep_vld_vec_80[3];
    assign dep_chan_data_80_96 = out_chan_dep_data_80;
    assign token_80_96 = token_out_vec_80[3];
    assign dep_chan_vld_80_118 = out_chan_dep_vld_vec_80[4];
    assign dep_chan_data_80_118 = out_chan_dep_data_80;
    assign token_80_118 = token_out_vec_80[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 81, 5, 5) top_hls_deadlock_detect_unit_81 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_81),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_81),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_81),
        .token_in_vec(token_in_vec_81),
        .dl_detect_in(dl_detect_out),
        .origin(origin[81]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_81),
        .out_chan_dep_data(out_chan_dep_data_81),
        .token_out_vec(token_out_vec_81),
        .dl_detect_out(dl_in_vec[81]));

    assign proc_81_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_3_x0_U0.fifo_A_PE_7_3_x086_blk_n);
    assign proc_81_data_PIPO_blk[0] = 1'b0;
    assign proc_81_start_FIFO_blk[0] = 1'b0;
    assign proc_81_TLF_FIFO_blk[0] = 1'b0;
    assign proc_81_input_sync_blk[0] = 1'b0;
    assign proc_81_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_81[0] = dl_detect_out ? proc_dep_vld_vec_81_reg[0] : (proc_81_data_FIFO_blk[0] | proc_81_data_PIPO_blk[0] | proc_81_start_FIFO_blk[0] | proc_81_TLF_FIFO_blk[0] | proc_81_input_sync_blk[0] | proc_81_output_sync_blk[0]);
    assign proc_81_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_3_x0_U0.fifo_A_PE_7_4_x087_blk_n);
    assign proc_81_data_PIPO_blk[1] = 1'b0;
    assign proc_81_start_FIFO_blk[1] = 1'b0;
    assign proc_81_TLF_FIFO_blk[1] = 1'b0;
    assign proc_81_input_sync_blk[1] = 1'b0;
    assign proc_81_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_81[1] = dl_detect_out ? proc_dep_vld_vec_81_reg[1] : (proc_81_data_FIFO_blk[1] | proc_81_data_PIPO_blk[1] | proc_81_start_FIFO_blk[1] | proc_81_TLF_FIFO_blk[1] | proc_81_input_sync_blk[1] | proc_81_output_sync_blk[1]);
    assign proc_81_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_3_x0_U0.fifo_B_PE_7_3_x0126_blk_n);
    assign proc_81_data_PIPO_blk[2] = 1'b0;
    assign proc_81_start_FIFO_blk[2] = 1'b0;
    assign proc_81_TLF_FIFO_blk[2] = 1'b0;
    assign proc_81_input_sync_blk[2] = 1'b0;
    assign proc_81_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_81[2] = dl_detect_out ? proc_dep_vld_vec_81_reg[2] : (proc_81_data_FIFO_blk[2] | proc_81_data_PIPO_blk[2] | proc_81_start_FIFO_blk[2] | proc_81_TLF_FIFO_blk[2] | proc_81_input_sync_blk[2] | proc_81_output_sync_blk[2]);
    assign proc_81_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_3_x0_U0.fifo_B_PE_8_3_x0127_blk_n);
    assign proc_81_data_PIPO_blk[3] = 1'b0;
    assign proc_81_start_FIFO_blk[3] = 1'b0;
    assign proc_81_TLF_FIFO_blk[3] = 1'b0;
    assign proc_81_input_sync_blk[3] = 1'b0;
    assign proc_81_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_81[3] = dl_detect_out ? proc_dep_vld_vec_81_reg[3] : (proc_81_data_FIFO_blk[3] | proc_81_data_PIPO_blk[3] | proc_81_start_FIFO_blk[3] | proc_81_TLF_FIFO_blk[3] | proc_81_input_sync_blk[3] | proc_81_output_sync_blk[3]);
    assign proc_81_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_3_x0_U0.fifo_C_drain_PE_7_3_x0195_blk_n);
    assign proc_81_data_PIPO_blk[4] = 1'b0;
    assign proc_81_start_FIFO_blk[4] = 1'b0;
    assign proc_81_TLF_FIFO_blk[4] = 1'b0;
    assign proc_81_input_sync_blk[4] = 1'b0;
    assign proc_81_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_81[4] = dl_detect_out ? proc_dep_vld_vec_81_reg[4] : (proc_81_data_FIFO_blk[4] | proc_81_data_PIPO_blk[4] | proc_81_start_FIFO_blk[4] | proc_81_TLF_FIFO_blk[4] | proc_81_input_sync_blk[4] | proc_81_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_81_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_81_reg <= proc_dep_vld_vec_81;
        end
    end
    assign in_chan_dep_vld_vec_81[0] = dep_chan_vld_73_81;
    assign in_chan_dep_data_vec_81[175 : 0] = dep_chan_data_73_81;
    assign token_in_vec_81[0] = token_73_81;
    assign in_chan_dep_vld_vec_81[1] = dep_chan_vld_80_81;
    assign in_chan_dep_data_vec_81[351 : 176] = dep_chan_data_80_81;
    assign token_in_vec_81[1] = token_80_81;
    assign in_chan_dep_vld_vec_81[2] = dep_chan_vld_82_81;
    assign in_chan_dep_data_vec_81[527 : 352] = dep_chan_data_82_81;
    assign token_in_vec_81[2] = token_82_81;
    assign in_chan_dep_vld_vec_81[3] = dep_chan_vld_97_81;
    assign in_chan_dep_data_vec_81[703 : 528] = dep_chan_data_97_81;
    assign token_in_vec_81[3] = token_97_81;
    assign in_chan_dep_vld_vec_81[4] = dep_chan_vld_126_81;
    assign in_chan_dep_data_vec_81[879 : 704] = dep_chan_data_126_81;
    assign token_in_vec_81[4] = token_126_81;
    assign dep_chan_vld_81_80 = out_chan_dep_vld_vec_81[0];
    assign dep_chan_data_81_80 = out_chan_dep_data_81;
    assign token_81_80 = token_out_vec_81[0];
    assign dep_chan_vld_81_82 = out_chan_dep_vld_vec_81[1];
    assign dep_chan_data_81_82 = out_chan_dep_data_81;
    assign token_81_82 = token_out_vec_81[1];
    assign dep_chan_vld_81_73 = out_chan_dep_vld_vec_81[2];
    assign dep_chan_data_81_73 = out_chan_dep_data_81;
    assign token_81_73 = token_out_vec_81[2];
    assign dep_chan_vld_81_97 = out_chan_dep_vld_vec_81[3];
    assign dep_chan_data_81_97 = out_chan_dep_data_81;
    assign token_81_97 = token_out_vec_81[3];
    assign dep_chan_vld_81_126 = out_chan_dep_vld_vec_81[4];
    assign dep_chan_data_81_126 = out_chan_dep_data_81;
    assign token_81_126 = token_out_vec_81[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 82, 5, 5) top_hls_deadlock_detect_unit_82 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_82),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_82),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_82),
        .token_in_vec(token_in_vec_82),
        .dl_detect_in(dl_detect_out),
        .origin(origin[82]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_82),
        .out_chan_dep_data(out_chan_dep_data_82),
        .token_out_vec(token_out_vec_82),
        .dl_detect_out(dl_in_vec[82]));

    assign proc_82_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_4_x0_U0.fifo_A_PE_7_4_x087_blk_n);
    assign proc_82_data_PIPO_blk[0] = 1'b0;
    assign proc_82_start_FIFO_blk[0] = 1'b0;
    assign proc_82_TLF_FIFO_blk[0] = 1'b0;
    assign proc_82_input_sync_blk[0] = 1'b0;
    assign proc_82_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_82[0] = dl_detect_out ? proc_dep_vld_vec_82_reg[0] : (proc_82_data_FIFO_blk[0] | proc_82_data_PIPO_blk[0] | proc_82_start_FIFO_blk[0] | proc_82_TLF_FIFO_blk[0] | proc_82_input_sync_blk[0] | proc_82_output_sync_blk[0]);
    assign proc_82_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_4_x0_U0.fifo_A_PE_7_5_x088_blk_n);
    assign proc_82_data_PIPO_blk[1] = 1'b0;
    assign proc_82_start_FIFO_blk[1] = 1'b0;
    assign proc_82_TLF_FIFO_blk[1] = 1'b0;
    assign proc_82_input_sync_blk[1] = 1'b0;
    assign proc_82_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_82[1] = dl_detect_out ? proc_dep_vld_vec_82_reg[1] : (proc_82_data_FIFO_blk[1] | proc_82_data_PIPO_blk[1] | proc_82_start_FIFO_blk[1] | proc_82_TLF_FIFO_blk[1] | proc_82_input_sync_blk[1] | proc_82_output_sync_blk[1]);
    assign proc_82_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_4_x0_U0.fifo_B_PE_7_4_x0135_blk_n);
    assign proc_82_data_PIPO_blk[2] = 1'b0;
    assign proc_82_start_FIFO_blk[2] = 1'b0;
    assign proc_82_TLF_FIFO_blk[2] = 1'b0;
    assign proc_82_input_sync_blk[2] = 1'b0;
    assign proc_82_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_82[2] = dl_detect_out ? proc_dep_vld_vec_82_reg[2] : (proc_82_data_FIFO_blk[2] | proc_82_data_PIPO_blk[2] | proc_82_start_FIFO_blk[2] | proc_82_TLF_FIFO_blk[2] | proc_82_input_sync_blk[2] | proc_82_output_sync_blk[2]);
    assign proc_82_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_4_x0_U0.fifo_B_PE_8_4_x0136_blk_n);
    assign proc_82_data_PIPO_blk[3] = 1'b0;
    assign proc_82_start_FIFO_blk[3] = 1'b0;
    assign proc_82_TLF_FIFO_blk[3] = 1'b0;
    assign proc_82_input_sync_blk[3] = 1'b0;
    assign proc_82_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_82[3] = dl_detect_out ? proc_dep_vld_vec_82_reg[3] : (proc_82_data_FIFO_blk[3] | proc_82_data_PIPO_blk[3] | proc_82_start_FIFO_blk[3] | proc_82_TLF_FIFO_blk[3] | proc_82_input_sync_blk[3] | proc_82_output_sync_blk[3]);
    assign proc_82_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_4_x0_U0.fifo_C_drain_PE_7_4_x0203_blk_n);
    assign proc_82_data_PIPO_blk[4] = 1'b0;
    assign proc_82_start_FIFO_blk[4] = 1'b0;
    assign proc_82_TLF_FIFO_blk[4] = 1'b0;
    assign proc_82_input_sync_blk[4] = 1'b0;
    assign proc_82_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_82[4] = dl_detect_out ? proc_dep_vld_vec_82_reg[4] : (proc_82_data_FIFO_blk[4] | proc_82_data_PIPO_blk[4] | proc_82_start_FIFO_blk[4] | proc_82_TLF_FIFO_blk[4] | proc_82_input_sync_blk[4] | proc_82_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_82_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_82_reg <= proc_dep_vld_vec_82;
        end
    end
    assign in_chan_dep_vld_vec_82[0] = dep_chan_vld_74_82;
    assign in_chan_dep_data_vec_82[175 : 0] = dep_chan_data_74_82;
    assign token_in_vec_82[0] = token_74_82;
    assign in_chan_dep_vld_vec_82[1] = dep_chan_vld_81_82;
    assign in_chan_dep_data_vec_82[351 : 176] = dep_chan_data_81_82;
    assign token_in_vec_82[1] = token_81_82;
    assign in_chan_dep_vld_vec_82[2] = dep_chan_vld_83_82;
    assign in_chan_dep_data_vec_82[527 : 352] = dep_chan_data_83_82;
    assign token_in_vec_82[2] = token_83_82;
    assign in_chan_dep_vld_vec_82[3] = dep_chan_vld_98_82;
    assign in_chan_dep_data_vec_82[703 : 528] = dep_chan_data_98_82;
    assign token_in_vec_82[3] = token_98_82;
    assign in_chan_dep_vld_vec_82[4] = dep_chan_vld_134_82;
    assign in_chan_dep_data_vec_82[879 : 704] = dep_chan_data_134_82;
    assign token_in_vec_82[4] = token_134_82;
    assign dep_chan_vld_82_81 = out_chan_dep_vld_vec_82[0];
    assign dep_chan_data_82_81 = out_chan_dep_data_82;
    assign token_82_81 = token_out_vec_82[0];
    assign dep_chan_vld_82_83 = out_chan_dep_vld_vec_82[1];
    assign dep_chan_data_82_83 = out_chan_dep_data_82;
    assign token_82_83 = token_out_vec_82[1];
    assign dep_chan_vld_82_74 = out_chan_dep_vld_vec_82[2];
    assign dep_chan_data_82_74 = out_chan_dep_data_82;
    assign token_82_74 = token_out_vec_82[2];
    assign dep_chan_vld_82_98 = out_chan_dep_vld_vec_82[3];
    assign dep_chan_data_82_98 = out_chan_dep_data_82;
    assign token_82_98 = token_out_vec_82[3];
    assign dep_chan_vld_82_134 = out_chan_dep_vld_vec_82[4];
    assign dep_chan_data_82_134 = out_chan_dep_data_82;
    assign token_82_134 = token_out_vec_82[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 83, 5, 5) top_hls_deadlock_detect_unit_83 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_83),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_83),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_83),
        .token_in_vec(token_in_vec_83),
        .dl_detect_in(dl_detect_out),
        .origin(origin[83]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_83),
        .out_chan_dep_data(out_chan_dep_data_83),
        .token_out_vec(token_out_vec_83),
        .dl_detect_out(dl_in_vec[83]));

    assign proc_83_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_5_x0_U0.fifo_A_PE_7_5_x088_blk_n);
    assign proc_83_data_PIPO_blk[0] = 1'b0;
    assign proc_83_start_FIFO_blk[0] = 1'b0;
    assign proc_83_TLF_FIFO_blk[0] = 1'b0;
    assign proc_83_input_sync_blk[0] = 1'b0;
    assign proc_83_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_83[0] = dl_detect_out ? proc_dep_vld_vec_83_reg[0] : (proc_83_data_FIFO_blk[0] | proc_83_data_PIPO_blk[0] | proc_83_start_FIFO_blk[0] | proc_83_TLF_FIFO_blk[0] | proc_83_input_sync_blk[0] | proc_83_output_sync_blk[0]);
    assign proc_83_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_5_x0_U0.fifo_A_PE_7_6_x089_blk_n);
    assign proc_83_data_PIPO_blk[1] = 1'b0;
    assign proc_83_start_FIFO_blk[1] = 1'b0;
    assign proc_83_TLF_FIFO_blk[1] = 1'b0;
    assign proc_83_input_sync_blk[1] = 1'b0;
    assign proc_83_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_83[1] = dl_detect_out ? proc_dep_vld_vec_83_reg[1] : (proc_83_data_FIFO_blk[1] | proc_83_data_PIPO_blk[1] | proc_83_start_FIFO_blk[1] | proc_83_TLF_FIFO_blk[1] | proc_83_input_sync_blk[1] | proc_83_output_sync_blk[1]);
    assign proc_83_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_5_x0_U0.fifo_B_PE_7_5_x0144_blk_n);
    assign proc_83_data_PIPO_blk[2] = 1'b0;
    assign proc_83_start_FIFO_blk[2] = 1'b0;
    assign proc_83_TLF_FIFO_blk[2] = 1'b0;
    assign proc_83_input_sync_blk[2] = 1'b0;
    assign proc_83_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_83[2] = dl_detect_out ? proc_dep_vld_vec_83_reg[2] : (proc_83_data_FIFO_blk[2] | proc_83_data_PIPO_blk[2] | proc_83_start_FIFO_blk[2] | proc_83_TLF_FIFO_blk[2] | proc_83_input_sync_blk[2] | proc_83_output_sync_blk[2]);
    assign proc_83_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_5_x0_U0.fifo_B_PE_8_5_x0145_blk_n);
    assign proc_83_data_PIPO_blk[3] = 1'b0;
    assign proc_83_start_FIFO_blk[3] = 1'b0;
    assign proc_83_TLF_FIFO_blk[3] = 1'b0;
    assign proc_83_input_sync_blk[3] = 1'b0;
    assign proc_83_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_83[3] = dl_detect_out ? proc_dep_vld_vec_83_reg[3] : (proc_83_data_FIFO_blk[3] | proc_83_data_PIPO_blk[3] | proc_83_start_FIFO_blk[3] | proc_83_TLF_FIFO_blk[3] | proc_83_input_sync_blk[3] | proc_83_output_sync_blk[3]);
    assign proc_83_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_5_x0_U0.fifo_C_drain_PE_7_5_x0211_blk_n);
    assign proc_83_data_PIPO_blk[4] = 1'b0;
    assign proc_83_start_FIFO_blk[4] = 1'b0;
    assign proc_83_TLF_FIFO_blk[4] = 1'b0;
    assign proc_83_input_sync_blk[4] = 1'b0;
    assign proc_83_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_83[4] = dl_detect_out ? proc_dep_vld_vec_83_reg[4] : (proc_83_data_FIFO_blk[4] | proc_83_data_PIPO_blk[4] | proc_83_start_FIFO_blk[4] | proc_83_TLF_FIFO_blk[4] | proc_83_input_sync_blk[4] | proc_83_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_83_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_83_reg <= proc_dep_vld_vec_83;
        end
    end
    assign in_chan_dep_vld_vec_83[0] = dep_chan_vld_75_83;
    assign in_chan_dep_data_vec_83[175 : 0] = dep_chan_data_75_83;
    assign token_in_vec_83[0] = token_75_83;
    assign in_chan_dep_vld_vec_83[1] = dep_chan_vld_82_83;
    assign in_chan_dep_data_vec_83[351 : 176] = dep_chan_data_82_83;
    assign token_in_vec_83[1] = token_82_83;
    assign in_chan_dep_vld_vec_83[2] = dep_chan_vld_84_83;
    assign in_chan_dep_data_vec_83[527 : 352] = dep_chan_data_84_83;
    assign token_in_vec_83[2] = token_84_83;
    assign in_chan_dep_vld_vec_83[3] = dep_chan_vld_99_83;
    assign in_chan_dep_data_vec_83[703 : 528] = dep_chan_data_99_83;
    assign token_in_vec_83[3] = token_99_83;
    assign in_chan_dep_vld_vec_83[4] = dep_chan_vld_142_83;
    assign in_chan_dep_data_vec_83[879 : 704] = dep_chan_data_142_83;
    assign token_in_vec_83[4] = token_142_83;
    assign dep_chan_vld_83_82 = out_chan_dep_vld_vec_83[0];
    assign dep_chan_data_83_82 = out_chan_dep_data_83;
    assign token_83_82 = token_out_vec_83[0];
    assign dep_chan_vld_83_84 = out_chan_dep_vld_vec_83[1];
    assign dep_chan_data_83_84 = out_chan_dep_data_83;
    assign token_83_84 = token_out_vec_83[1];
    assign dep_chan_vld_83_75 = out_chan_dep_vld_vec_83[2];
    assign dep_chan_data_83_75 = out_chan_dep_data_83;
    assign token_83_75 = token_out_vec_83[2];
    assign dep_chan_vld_83_99 = out_chan_dep_vld_vec_83[3];
    assign dep_chan_data_83_99 = out_chan_dep_data_83;
    assign token_83_99 = token_out_vec_83[3];
    assign dep_chan_vld_83_142 = out_chan_dep_vld_vec_83[4];
    assign dep_chan_data_83_142 = out_chan_dep_data_83;
    assign token_83_142 = token_out_vec_83[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 84, 5, 5) top_hls_deadlock_detect_unit_84 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_84),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_84),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_84),
        .token_in_vec(token_in_vec_84),
        .dl_detect_in(dl_detect_out),
        .origin(origin[84]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_84),
        .out_chan_dep_data(out_chan_dep_data_84),
        .token_out_vec(token_out_vec_84),
        .dl_detect_out(dl_in_vec[84]));

    assign proc_84_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_6_x0_U0.fifo_A_PE_7_6_x089_blk_n);
    assign proc_84_data_PIPO_blk[0] = 1'b0;
    assign proc_84_start_FIFO_blk[0] = 1'b0;
    assign proc_84_TLF_FIFO_blk[0] = 1'b0;
    assign proc_84_input_sync_blk[0] = 1'b0;
    assign proc_84_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_84[0] = dl_detect_out ? proc_dep_vld_vec_84_reg[0] : (proc_84_data_FIFO_blk[0] | proc_84_data_PIPO_blk[0] | proc_84_start_FIFO_blk[0] | proc_84_TLF_FIFO_blk[0] | proc_84_input_sync_blk[0] | proc_84_output_sync_blk[0]);
    assign proc_84_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_6_x0_U0.fifo_A_PE_7_7_x090_blk_n);
    assign proc_84_data_PIPO_blk[1] = 1'b0;
    assign proc_84_start_FIFO_blk[1] = 1'b0;
    assign proc_84_TLF_FIFO_blk[1] = 1'b0;
    assign proc_84_input_sync_blk[1] = 1'b0;
    assign proc_84_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_84[1] = dl_detect_out ? proc_dep_vld_vec_84_reg[1] : (proc_84_data_FIFO_blk[1] | proc_84_data_PIPO_blk[1] | proc_84_start_FIFO_blk[1] | proc_84_TLF_FIFO_blk[1] | proc_84_input_sync_blk[1] | proc_84_output_sync_blk[1]);
    assign proc_84_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_6_x0_U0.fifo_B_PE_7_6_x0153_blk_n);
    assign proc_84_data_PIPO_blk[2] = 1'b0;
    assign proc_84_start_FIFO_blk[2] = 1'b0;
    assign proc_84_TLF_FIFO_blk[2] = 1'b0;
    assign proc_84_input_sync_blk[2] = 1'b0;
    assign proc_84_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_84[2] = dl_detect_out ? proc_dep_vld_vec_84_reg[2] : (proc_84_data_FIFO_blk[2] | proc_84_data_PIPO_blk[2] | proc_84_start_FIFO_blk[2] | proc_84_TLF_FIFO_blk[2] | proc_84_input_sync_blk[2] | proc_84_output_sync_blk[2]);
    assign proc_84_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_6_x0_U0.fifo_B_PE_8_6_x0154_blk_n);
    assign proc_84_data_PIPO_blk[3] = 1'b0;
    assign proc_84_start_FIFO_blk[3] = 1'b0;
    assign proc_84_TLF_FIFO_blk[3] = 1'b0;
    assign proc_84_input_sync_blk[3] = 1'b0;
    assign proc_84_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_84[3] = dl_detect_out ? proc_dep_vld_vec_84_reg[3] : (proc_84_data_FIFO_blk[3] | proc_84_data_PIPO_blk[3] | proc_84_start_FIFO_blk[3] | proc_84_TLF_FIFO_blk[3] | proc_84_input_sync_blk[3] | proc_84_output_sync_blk[3]);
    assign proc_84_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_6_x0_U0.fifo_C_drain_PE_7_6_x0219_blk_n);
    assign proc_84_data_PIPO_blk[4] = 1'b0;
    assign proc_84_start_FIFO_blk[4] = 1'b0;
    assign proc_84_TLF_FIFO_blk[4] = 1'b0;
    assign proc_84_input_sync_blk[4] = 1'b0;
    assign proc_84_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_84[4] = dl_detect_out ? proc_dep_vld_vec_84_reg[4] : (proc_84_data_FIFO_blk[4] | proc_84_data_PIPO_blk[4] | proc_84_start_FIFO_blk[4] | proc_84_TLF_FIFO_blk[4] | proc_84_input_sync_blk[4] | proc_84_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_84_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_84_reg <= proc_dep_vld_vec_84;
        end
    end
    assign in_chan_dep_vld_vec_84[0] = dep_chan_vld_76_84;
    assign in_chan_dep_data_vec_84[175 : 0] = dep_chan_data_76_84;
    assign token_in_vec_84[0] = token_76_84;
    assign in_chan_dep_vld_vec_84[1] = dep_chan_vld_83_84;
    assign in_chan_dep_data_vec_84[351 : 176] = dep_chan_data_83_84;
    assign token_in_vec_84[1] = token_83_84;
    assign in_chan_dep_vld_vec_84[2] = dep_chan_vld_85_84;
    assign in_chan_dep_data_vec_84[527 : 352] = dep_chan_data_85_84;
    assign token_in_vec_84[2] = token_85_84;
    assign in_chan_dep_vld_vec_84[3] = dep_chan_vld_100_84;
    assign in_chan_dep_data_vec_84[703 : 528] = dep_chan_data_100_84;
    assign token_in_vec_84[3] = token_100_84;
    assign in_chan_dep_vld_vec_84[4] = dep_chan_vld_150_84;
    assign in_chan_dep_data_vec_84[879 : 704] = dep_chan_data_150_84;
    assign token_in_vec_84[4] = token_150_84;
    assign dep_chan_vld_84_83 = out_chan_dep_vld_vec_84[0];
    assign dep_chan_data_84_83 = out_chan_dep_data_84;
    assign token_84_83 = token_out_vec_84[0];
    assign dep_chan_vld_84_85 = out_chan_dep_vld_vec_84[1];
    assign dep_chan_data_84_85 = out_chan_dep_data_84;
    assign token_84_85 = token_out_vec_84[1];
    assign dep_chan_vld_84_76 = out_chan_dep_vld_vec_84[2];
    assign dep_chan_data_84_76 = out_chan_dep_data_84;
    assign token_84_76 = token_out_vec_84[2];
    assign dep_chan_vld_84_100 = out_chan_dep_vld_vec_84[3];
    assign dep_chan_data_84_100 = out_chan_dep_data_84;
    assign token_84_100 = token_out_vec_84[3];
    assign dep_chan_vld_84_150 = out_chan_dep_vld_vec_84[4];
    assign dep_chan_data_84_150 = out_chan_dep_data_84;
    assign token_84_150 = token_out_vec_84[4];

    // Process: grp_kernel0_x0_fu_90.PE_wrapper_7_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 85, 5, 5) top_hls_deadlock_detect_unit_85 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_85),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_85),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_85),
        .token_in_vec(token_in_vec_85),
        .dl_detect_in(dl_detect_out),
        .origin(origin[85]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_85),
        .out_chan_dep_data(out_chan_dep_data_85),
        .token_out_vec(token_out_vec_85),
        .dl_detect_out(dl_in_vec[85]));

    assign proc_85_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_7_x0_U0.fifo_A_PE_7_7_x090_blk_n);
    assign proc_85_data_PIPO_blk[0] = 1'b0;
    assign proc_85_start_FIFO_blk[0] = 1'b0;
    assign proc_85_TLF_FIFO_blk[0] = 1'b0;
    assign proc_85_input_sync_blk[0] = 1'b0;
    assign proc_85_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_85[0] = dl_detect_out ? proc_dep_vld_vec_85_reg[0] : (proc_85_data_FIFO_blk[0] | proc_85_data_PIPO_blk[0] | proc_85_start_FIFO_blk[0] | proc_85_TLF_FIFO_blk[0] | proc_85_input_sync_blk[0] | proc_85_output_sync_blk[0]);
    assign proc_85_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_7_x0_U0.fifo_A_PE_7_8_x091_blk_n);
    assign proc_85_data_PIPO_blk[1] = 1'b0;
    assign proc_85_start_FIFO_blk[1] = 1'b0;
    assign proc_85_TLF_FIFO_blk[1] = 1'b0;
    assign proc_85_input_sync_blk[1] = 1'b0;
    assign proc_85_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_85[1] = dl_detect_out ? proc_dep_vld_vec_85_reg[1] : (proc_85_data_FIFO_blk[1] | proc_85_data_PIPO_blk[1] | proc_85_start_FIFO_blk[1] | proc_85_TLF_FIFO_blk[1] | proc_85_input_sync_blk[1] | proc_85_output_sync_blk[1]);
    assign proc_85_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_7_x0_U0.fifo_B_PE_7_7_x0162_blk_n);
    assign proc_85_data_PIPO_blk[2] = 1'b0;
    assign proc_85_start_FIFO_blk[2] = 1'b0;
    assign proc_85_TLF_FIFO_blk[2] = 1'b0;
    assign proc_85_input_sync_blk[2] = 1'b0;
    assign proc_85_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_85[2] = dl_detect_out ? proc_dep_vld_vec_85_reg[2] : (proc_85_data_FIFO_blk[2] | proc_85_data_PIPO_blk[2] | proc_85_start_FIFO_blk[2] | proc_85_TLF_FIFO_blk[2] | proc_85_input_sync_blk[2] | proc_85_output_sync_blk[2]);
    assign proc_85_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_7_x0_U0.fifo_B_PE_8_7_x0163_blk_n);
    assign proc_85_data_PIPO_blk[3] = 1'b0;
    assign proc_85_start_FIFO_blk[3] = 1'b0;
    assign proc_85_TLF_FIFO_blk[3] = 1'b0;
    assign proc_85_input_sync_blk[3] = 1'b0;
    assign proc_85_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_85[3] = dl_detect_out ? proc_dep_vld_vec_85_reg[3] : (proc_85_data_FIFO_blk[3] | proc_85_data_PIPO_blk[3] | proc_85_start_FIFO_blk[3] | proc_85_TLF_FIFO_blk[3] | proc_85_input_sync_blk[3] | proc_85_output_sync_blk[3]);
    assign proc_85_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_90.PE_wrapper_7_7_x0_U0.fifo_C_drain_PE_7_7_x0227_blk_n);
    assign proc_85_data_PIPO_blk[4] = 1'b0;
    assign proc_85_start_FIFO_blk[4] = 1'b0;
    assign proc_85_TLF_FIFO_blk[4] = 1'b0;
    assign proc_85_input_sync_blk[4] = 1'b0;
    assign proc_85_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_85[4] = dl_detect_out ? proc_dep_vld_vec_85_reg[4] : (proc_85_data_FIFO_blk[4] | proc_85_data_PIPO_blk[4] | proc_85_start_FIFO_blk[4] | proc_85_TLF_FIFO_blk[4] | proc_85_input_sync_blk[4] | proc_85_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_85_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_85_reg <= proc_dep_vld_vec_85;
        end
    end
    assign in_chan_dep_vld_vec_85[0] = dep_chan_vld_77_85;
    assign in_chan_dep_data_vec_85[175 : 0] = dep_chan_data_77_85;
    assign token_in_vec_85[0] = token_77_85;
    assign in_chan_dep_vld_vec_85[1] = dep_chan_vld_84_85;
    assign in_chan_dep_data_vec_85[351 : 176] = dep_chan_data_84_85;
    assign token_in_vec_85[1] = token_84_85;
    assign in_chan_dep_vld_vec_85[2] = dep_chan_vld_93_85;
    assign in_chan_dep_data_vec_85[527 : 352] = dep_chan_data_93_85;
    assign token_in_vec_85[2] = token_93_85;
    assign in_chan_dep_vld_vec_85[3] = dep_chan_vld_101_85;
    assign in_chan_dep_data_vec_85[703 : 528] = dep_chan_data_101_85;
    assign token_in_vec_85[3] = token_101_85;
    assign in_chan_dep_vld_vec_85[4] = dep_chan_vld_158_85;
    assign in_chan_dep_data_vec_85[879 : 704] = dep_chan_data_158_85;
    assign token_in_vec_85[4] = token_158_85;
    assign dep_chan_vld_85_84 = out_chan_dep_vld_vec_85[0];
    assign dep_chan_data_85_84 = out_chan_dep_data_85;
    assign token_85_84 = token_out_vec_85[0];
    assign dep_chan_vld_85_93 = out_chan_dep_vld_vec_85[1];
    assign dep_chan_data_85_93 = out_chan_dep_data_85;
    assign token_85_93 = token_out_vec_85[1];
    assign dep_chan_vld_85_77 = out_chan_dep_vld_vec_85[2];
    assign dep_chan_data_85_77 = out_chan_dep_data_85;
    assign token_85_77 = token_out_vec_85[2];
    assign dep_chan_vld_85_101 = out_chan_dep_vld_vec_85[3];
    assign dep_chan_data_85_101 = out_chan_dep_data_85;
    assign token_85_101 = token_out_vec_85[3];
    assign dep_chan_vld_85_158 = out_chan_dep_vld_vec_85[4];
    assign dep_chan_data_85_158 = out_chan_dep_data_85;
    assign token_85_158 = token_out_vec_85[4];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 86, 17, 17) top_hls_deadlock_detect_unit_86 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_86),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_86),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_86),
        .token_in_vec(token_in_vec_86),
        .dl_detect_in(dl_detect_out),
        .origin(origin[86]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_86),
        .out_chan_dep_data(out_chan_dep_data_86),
        .token_out_vec(token_out_vec_86),
        .dl_detect_out(dl_in_vec[86]));

    assign proc_86_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.fifo_A_PE_0_8_x028_blk_n);
    assign proc_86_data_PIPO_blk[0] = 1'b0;
    assign proc_86_start_FIFO_blk[0] = 1'b0;
    assign proc_86_TLF_FIFO_blk[0] = 1'b0;
    assign proc_86_input_sync_blk[0] = 1'b0;
    assign proc_86_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_86[0] = dl_detect_out ? proc_dep_vld_vec_86_reg[0] : (proc_86_data_FIFO_blk[0] | proc_86_data_PIPO_blk[0] | proc_86_start_FIFO_blk[0] | proc_86_TLF_FIFO_blk[0] | proc_86_input_sync_blk[0] | proc_86_output_sync_blk[0]);
    assign proc_86_data_FIFO_blk[1] = 1'b0;
    assign proc_86_data_PIPO_blk[1] = 1'b0;
    assign proc_86_start_FIFO_blk[1] = 1'b0;
    assign proc_86_TLF_FIFO_blk[1] = 1'b0;
    assign proc_86_input_sync_blk[1] = 1'b0;
    assign proc_86_output_sync_blk[1] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[1] = dl_detect_out ? proc_dep_vld_vec_86_reg[1] : (proc_86_data_FIFO_blk[1] | proc_86_data_PIPO_blk[1] | proc_86_start_FIFO_blk[1] | proc_86_TLF_FIFO_blk[1] | proc_86_input_sync_blk[1] | proc_86_output_sync_blk[1]);
    assign proc_86_data_FIFO_blk[2] = 1'b0;
    assign proc_86_data_PIPO_blk[2] = 1'b0;
    assign proc_86_start_FIFO_blk[2] = 1'b0;
    assign proc_86_TLF_FIFO_blk[2] = 1'b0;
    assign proc_86_input_sync_blk[2] = 1'b0;
    assign proc_86_output_sync_blk[2] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[2] = dl_detect_out ? proc_dep_vld_vec_86_reg[2] : (proc_86_data_FIFO_blk[2] | proc_86_data_PIPO_blk[2] | proc_86_start_FIFO_blk[2] | proc_86_TLF_FIFO_blk[2] | proc_86_input_sync_blk[2] | proc_86_output_sync_blk[2]);
    assign proc_86_data_FIFO_blk[3] = 1'b0;
    assign proc_86_data_PIPO_blk[3] = 1'b0;
    assign proc_86_start_FIFO_blk[3] = 1'b0;
    assign proc_86_TLF_FIFO_blk[3] = 1'b0;
    assign proc_86_input_sync_blk[3] = 1'b0;
    assign proc_86_output_sync_blk[3] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[3] = dl_detect_out ? proc_dep_vld_vec_86_reg[3] : (proc_86_data_FIFO_blk[3] | proc_86_data_PIPO_blk[3] | proc_86_start_FIFO_blk[3] | proc_86_TLF_FIFO_blk[3] | proc_86_input_sync_blk[3] | proc_86_output_sync_blk[3]);
    assign proc_86_data_FIFO_blk[4] = 1'b0;
    assign proc_86_data_PIPO_blk[4] = 1'b0;
    assign proc_86_start_FIFO_blk[4] = 1'b0;
    assign proc_86_TLF_FIFO_blk[4] = 1'b0;
    assign proc_86_input_sync_blk[4] = 1'b0;
    assign proc_86_output_sync_blk[4] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[4] = dl_detect_out ? proc_dep_vld_vec_86_reg[4] : (proc_86_data_FIFO_blk[4] | proc_86_data_PIPO_blk[4] | proc_86_start_FIFO_blk[4] | proc_86_TLF_FIFO_blk[4] | proc_86_input_sync_blk[4] | proc_86_output_sync_blk[4]);
    assign proc_86_data_FIFO_blk[5] = 1'b0;
    assign proc_86_data_PIPO_blk[5] = 1'b0;
    assign proc_86_start_FIFO_blk[5] = 1'b0;
    assign proc_86_TLF_FIFO_blk[5] = 1'b0;
    assign proc_86_input_sync_blk[5] = 1'b0;
    assign proc_86_output_sync_blk[5] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[5] = dl_detect_out ? proc_dep_vld_vec_86_reg[5] : (proc_86_data_FIFO_blk[5] | proc_86_data_PIPO_blk[5] | proc_86_start_FIFO_blk[5] | proc_86_TLF_FIFO_blk[5] | proc_86_input_sync_blk[5] | proc_86_output_sync_blk[5]);
    assign proc_86_data_FIFO_blk[6] = 1'b0;
    assign proc_86_data_PIPO_blk[6] = 1'b0;
    assign proc_86_start_FIFO_blk[6] = 1'b0;
    assign proc_86_TLF_FIFO_blk[6] = 1'b0;
    assign proc_86_input_sync_blk[6] = 1'b0;
    assign proc_86_output_sync_blk[6] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[6] = dl_detect_out ? proc_dep_vld_vec_86_reg[6] : (proc_86_data_FIFO_blk[6] | proc_86_data_PIPO_blk[6] | proc_86_start_FIFO_blk[6] | proc_86_TLF_FIFO_blk[6] | proc_86_input_sync_blk[6] | proc_86_output_sync_blk[6]);
    assign proc_86_data_FIFO_blk[7] = 1'b0;
    assign proc_86_data_PIPO_blk[7] = 1'b0;
    assign proc_86_start_FIFO_blk[7] = 1'b0;
    assign proc_86_TLF_FIFO_blk[7] = 1'b0;
    assign proc_86_input_sync_blk[7] = 1'b0;
    assign proc_86_output_sync_blk[7] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[7] = dl_detect_out ? proc_dep_vld_vec_86_reg[7] : (proc_86_data_FIFO_blk[7] | proc_86_data_PIPO_blk[7] | proc_86_start_FIFO_blk[7] | proc_86_TLF_FIFO_blk[7] | proc_86_input_sync_blk[7] | proc_86_output_sync_blk[7]);
    assign proc_86_data_FIFO_blk[8] = 1'b0;
    assign proc_86_data_PIPO_blk[8] = 1'b0;
    assign proc_86_start_FIFO_blk[8] = 1'b0;
    assign proc_86_TLF_FIFO_blk[8] = 1'b0;
    assign proc_86_input_sync_blk[8] = 1'b0;
    assign proc_86_output_sync_blk[8] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[8] = dl_detect_out ? proc_dep_vld_vec_86_reg[8] : (proc_86_data_FIFO_blk[8] | proc_86_data_PIPO_blk[8] | proc_86_start_FIFO_blk[8] | proc_86_TLF_FIFO_blk[8] | proc_86_input_sync_blk[8] | proc_86_output_sync_blk[8]);
    assign proc_86_data_FIFO_blk[9] = 1'b0;
    assign proc_86_data_PIPO_blk[9] = 1'b0;
    assign proc_86_start_FIFO_blk[9] = 1'b0;
    assign proc_86_TLF_FIFO_blk[9] = 1'b0;
    assign proc_86_input_sync_blk[9] = 1'b0;
    assign proc_86_output_sync_blk[9] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[9] = dl_detect_out ? proc_dep_vld_vec_86_reg[9] : (proc_86_data_FIFO_blk[9] | proc_86_data_PIPO_blk[9] | proc_86_start_FIFO_blk[9] | proc_86_TLF_FIFO_blk[9] | proc_86_input_sync_blk[9] | proc_86_output_sync_blk[9]);
    assign proc_86_data_FIFO_blk[10] = 1'b0;
    assign proc_86_data_PIPO_blk[10] = 1'b0;
    assign proc_86_start_FIFO_blk[10] = 1'b0;
    assign proc_86_TLF_FIFO_blk[10] = 1'b0;
    assign proc_86_input_sync_blk[10] = 1'b0;
    assign proc_86_output_sync_blk[10] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[10] = dl_detect_out ? proc_dep_vld_vec_86_reg[10] : (proc_86_data_FIFO_blk[10] | proc_86_data_PIPO_blk[10] | proc_86_start_FIFO_blk[10] | proc_86_TLF_FIFO_blk[10] | proc_86_input_sync_blk[10] | proc_86_output_sync_blk[10]);
    assign proc_86_data_FIFO_blk[11] = 1'b0;
    assign proc_86_data_PIPO_blk[11] = 1'b0;
    assign proc_86_start_FIFO_blk[11] = 1'b0;
    assign proc_86_TLF_FIFO_blk[11] = 1'b0;
    assign proc_86_input_sync_blk[11] = 1'b0;
    assign proc_86_output_sync_blk[11] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[11] = dl_detect_out ? proc_dep_vld_vec_86_reg[11] : (proc_86_data_FIFO_blk[11] | proc_86_data_PIPO_blk[11] | proc_86_start_FIFO_blk[11] | proc_86_TLF_FIFO_blk[11] | proc_86_input_sync_blk[11] | proc_86_output_sync_blk[11]);
    assign proc_86_data_FIFO_blk[12] = 1'b0;
    assign proc_86_data_PIPO_blk[12] = 1'b0;
    assign proc_86_start_FIFO_blk[12] = 1'b0;
    assign proc_86_TLF_FIFO_blk[12] = 1'b0;
    assign proc_86_input_sync_blk[12] = 1'b0;
    assign proc_86_output_sync_blk[12] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[12] = dl_detect_out ? proc_dep_vld_vec_86_reg[12] : (proc_86_data_FIFO_blk[12] | proc_86_data_PIPO_blk[12] | proc_86_start_FIFO_blk[12] | proc_86_TLF_FIFO_blk[12] | proc_86_input_sync_blk[12] | proc_86_output_sync_blk[12]);
    assign proc_86_data_FIFO_blk[13] = 1'b0;
    assign proc_86_data_PIPO_blk[13] = 1'b0;
    assign proc_86_start_FIFO_blk[13] = 1'b0;
    assign proc_86_TLF_FIFO_blk[13] = 1'b0;
    assign proc_86_input_sync_blk[13] = 1'b0;
    assign proc_86_output_sync_blk[13] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[13] = dl_detect_out ? proc_dep_vld_vec_86_reg[13] : (proc_86_data_FIFO_blk[13] | proc_86_data_PIPO_blk[13] | proc_86_start_FIFO_blk[13] | proc_86_TLF_FIFO_blk[13] | proc_86_input_sync_blk[13] | proc_86_output_sync_blk[13]);
    assign proc_86_data_FIFO_blk[14] = 1'b0;
    assign proc_86_data_PIPO_blk[14] = 1'b0;
    assign proc_86_start_FIFO_blk[14] = 1'b0;
    assign proc_86_TLF_FIFO_blk[14] = 1'b0;
    assign proc_86_input_sync_blk[14] = 1'b0;
    assign proc_86_output_sync_blk[14] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[14] = dl_detect_out ? proc_dep_vld_vec_86_reg[14] : (proc_86_data_FIFO_blk[14] | proc_86_data_PIPO_blk[14] | proc_86_start_FIFO_blk[14] | proc_86_TLF_FIFO_blk[14] | proc_86_input_sync_blk[14] | proc_86_output_sync_blk[14]);
    assign proc_86_data_FIFO_blk[15] = 1'b0;
    assign proc_86_data_PIPO_blk[15] = 1'b0;
    assign proc_86_start_FIFO_blk[15] = 1'b0;
    assign proc_86_TLF_FIFO_blk[15] = 1'b0;
    assign proc_86_input_sync_blk[15] = 1'b0;
    assign proc_86_output_sync_blk[15] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[15] = dl_detect_out ? proc_dep_vld_vec_86_reg[15] : (proc_86_data_FIFO_blk[15] | proc_86_data_PIPO_blk[15] | proc_86_start_FIFO_blk[15] | proc_86_TLF_FIFO_blk[15] | proc_86_input_sync_blk[15] | proc_86_output_sync_blk[15]);
    assign proc_86_data_FIFO_blk[16] = 1'b0;
    assign proc_86_data_PIPO_blk[16] = 1'b0;
    assign proc_86_start_FIFO_blk[16] = 1'b0;
    assign proc_86_TLF_FIFO_blk[16] = 1'b0;
    assign proc_86_input_sync_blk[16] = 1'b0;
    assign proc_86_output_sync_blk[16] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_86[16] = dl_detect_out ? proc_dep_vld_vec_86_reg[16] : (proc_86_data_FIFO_blk[16] | proc_86_data_PIPO_blk[16] | proc_86_start_FIFO_blk[16] | proc_86_TLF_FIFO_blk[16] | proc_86_input_sync_blk[16] | proc_86_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_86_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_86_reg <= proc_dep_vld_vec_86;
        end
    end
    assign in_chan_dep_vld_vec_86[0] = dep_chan_vld_29_86;
    assign in_chan_dep_data_vec_86[175 : 0] = dep_chan_data_29_86;
    assign token_in_vec_86[0] = token_29_86;
    assign in_chan_dep_vld_vec_86[1] = dep_chan_vld_87_86;
    assign in_chan_dep_data_vec_86[351 : 176] = dep_chan_data_87_86;
    assign token_in_vec_86[1] = token_87_86;
    assign in_chan_dep_vld_vec_86[2] = dep_chan_vld_88_86;
    assign in_chan_dep_data_vec_86[527 : 352] = dep_chan_data_88_86;
    assign token_in_vec_86[2] = token_88_86;
    assign in_chan_dep_vld_vec_86[3] = dep_chan_vld_89_86;
    assign in_chan_dep_data_vec_86[703 : 528] = dep_chan_data_89_86;
    assign token_in_vec_86[3] = token_89_86;
    assign in_chan_dep_vld_vec_86[4] = dep_chan_vld_90_86;
    assign in_chan_dep_data_vec_86[879 : 704] = dep_chan_data_90_86;
    assign token_in_vec_86[4] = token_90_86;
    assign in_chan_dep_vld_vec_86[5] = dep_chan_vld_91_86;
    assign in_chan_dep_data_vec_86[1055 : 880] = dep_chan_data_91_86;
    assign token_in_vec_86[5] = token_91_86;
    assign in_chan_dep_vld_vec_86[6] = dep_chan_vld_92_86;
    assign in_chan_dep_data_vec_86[1231 : 1056] = dep_chan_data_92_86;
    assign token_in_vec_86[6] = token_92_86;
    assign in_chan_dep_vld_vec_86[7] = dep_chan_vld_93_86;
    assign in_chan_dep_data_vec_86[1407 : 1232] = dep_chan_data_93_86;
    assign token_in_vec_86[7] = token_93_86;
    assign in_chan_dep_vld_vec_86[8] = dep_chan_vld_94_86;
    assign in_chan_dep_data_vec_86[1583 : 1408] = dep_chan_data_94_86;
    assign token_in_vec_86[8] = token_94_86;
    assign in_chan_dep_vld_vec_86[9] = dep_chan_vld_95_86;
    assign in_chan_dep_data_vec_86[1759 : 1584] = dep_chan_data_95_86;
    assign token_in_vec_86[9] = token_95_86;
    assign in_chan_dep_vld_vec_86[10] = dep_chan_vld_96_86;
    assign in_chan_dep_data_vec_86[1935 : 1760] = dep_chan_data_96_86;
    assign token_in_vec_86[10] = token_96_86;
    assign in_chan_dep_vld_vec_86[11] = dep_chan_vld_97_86;
    assign in_chan_dep_data_vec_86[2111 : 1936] = dep_chan_data_97_86;
    assign token_in_vec_86[11] = token_97_86;
    assign in_chan_dep_vld_vec_86[12] = dep_chan_vld_98_86;
    assign in_chan_dep_data_vec_86[2287 : 2112] = dep_chan_data_98_86;
    assign token_in_vec_86[12] = token_98_86;
    assign in_chan_dep_vld_vec_86[13] = dep_chan_vld_99_86;
    assign in_chan_dep_data_vec_86[2463 : 2288] = dep_chan_data_99_86;
    assign token_in_vec_86[13] = token_99_86;
    assign in_chan_dep_vld_vec_86[14] = dep_chan_vld_100_86;
    assign in_chan_dep_data_vec_86[2639 : 2464] = dep_chan_data_100_86;
    assign token_in_vec_86[14] = token_100_86;
    assign in_chan_dep_vld_vec_86[15] = dep_chan_vld_101_86;
    assign in_chan_dep_data_vec_86[2815 : 2640] = dep_chan_data_101_86;
    assign token_in_vec_86[15] = token_101_86;
    assign in_chan_dep_vld_vec_86[16] = dep_chan_vld_175_86;
    assign in_chan_dep_data_vec_86[2991 : 2816] = dep_chan_data_175_86;
    assign token_in_vec_86[16] = token_175_86;
    assign dep_chan_vld_86_29 = out_chan_dep_vld_vec_86[0];
    assign dep_chan_data_86_29 = out_chan_dep_data_86;
    assign token_86_29 = token_out_vec_86[0];
    assign dep_chan_vld_86_87 = out_chan_dep_vld_vec_86[1];
    assign dep_chan_data_86_87 = out_chan_dep_data_86;
    assign token_86_87 = token_out_vec_86[1];
    assign dep_chan_vld_86_88 = out_chan_dep_vld_vec_86[2];
    assign dep_chan_data_86_88 = out_chan_dep_data_86;
    assign token_86_88 = token_out_vec_86[2];
    assign dep_chan_vld_86_89 = out_chan_dep_vld_vec_86[3];
    assign dep_chan_data_86_89 = out_chan_dep_data_86;
    assign token_86_89 = token_out_vec_86[3];
    assign dep_chan_vld_86_90 = out_chan_dep_vld_vec_86[4];
    assign dep_chan_data_86_90 = out_chan_dep_data_86;
    assign token_86_90 = token_out_vec_86[4];
    assign dep_chan_vld_86_91 = out_chan_dep_vld_vec_86[5];
    assign dep_chan_data_86_91 = out_chan_dep_data_86;
    assign token_86_91 = token_out_vec_86[5];
    assign dep_chan_vld_86_92 = out_chan_dep_vld_vec_86[6];
    assign dep_chan_data_86_92 = out_chan_dep_data_86;
    assign token_86_92 = token_out_vec_86[6];
    assign dep_chan_vld_86_93 = out_chan_dep_vld_vec_86[7];
    assign dep_chan_data_86_93 = out_chan_dep_data_86;
    assign token_86_93 = token_out_vec_86[7];
    assign dep_chan_vld_86_94 = out_chan_dep_vld_vec_86[8];
    assign dep_chan_data_86_94 = out_chan_dep_data_86;
    assign token_86_94 = token_out_vec_86[8];
    assign dep_chan_vld_86_95 = out_chan_dep_vld_vec_86[9];
    assign dep_chan_data_86_95 = out_chan_dep_data_86;
    assign token_86_95 = token_out_vec_86[9];
    assign dep_chan_vld_86_96 = out_chan_dep_vld_vec_86[10];
    assign dep_chan_data_86_96 = out_chan_dep_data_86;
    assign token_86_96 = token_out_vec_86[10];
    assign dep_chan_vld_86_97 = out_chan_dep_vld_vec_86[11];
    assign dep_chan_data_86_97 = out_chan_dep_data_86;
    assign token_86_97 = token_out_vec_86[11];
    assign dep_chan_vld_86_98 = out_chan_dep_vld_vec_86[12];
    assign dep_chan_data_86_98 = out_chan_dep_data_86;
    assign token_86_98 = token_out_vec_86[12];
    assign dep_chan_vld_86_99 = out_chan_dep_vld_vec_86[13];
    assign dep_chan_data_86_99 = out_chan_dep_data_86;
    assign token_86_99 = token_out_vec_86[13];
    assign dep_chan_vld_86_100 = out_chan_dep_vld_vec_86[14];
    assign dep_chan_data_86_100 = out_chan_dep_data_86;
    assign token_86_100 = token_out_vec_86[14];
    assign dep_chan_vld_86_101 = out_chan_dep_vld_vec_86[15];
    assign dep_chan_data_86_101 = out_chan_dep_data_86;
    assign token_86_101 = token_out_vec_86[15];
    assign dep_chan_vld_86_175 = out_chan_dep_vld_vec_86[16];
    assign dep_chan_data_86_175 = out_chan_dep_data_86;
    assign token_86_175 = token_out_vec_86[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 87, 17, 17) top_hls_deadlock_detect_unit_87 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_87),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_87),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_87),
        .token_in_vec(token_in_vec_87),
        .dl_detect_in(dl_detect_out),
        .origin(origin[87]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_87),
        .out_chan_dep_data(out_chan_dep_data_87),
        .token_out_vec(token_out_vec_87),
        .dl_detect_out(dl_in_vec[87]));

    assign proc_87_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.fifo_A_PE_1_8_x037_blk_n);
    assign proc_87_data_PIPO_blk[0] = 1'b0;
    assign proc_87_start_FIFO_blk[0] = 1'b0;
    assign proc_87_TLF_FIFO_blk[0] = 1'b0;
    assign proc_87_input_sync_blk[0] = 1'b0;
    assign proc_87_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_87[0] = dl_detect_out ? proc_dep_vld_vec_87_reg[0] : (proc_87_data_FIFO_blk[0] | proc_87_data_PIPO_blk[0] | proc_87_start_FIFO_blk[0] | proc_87_TLF_FIFO_blk[0] | proc_87_input_sync_blk[0] | proc_87_output_sync_blk[0]);
    assign proc_87_data_FIFO_blk[1] = 1'b0;
    assign proc_87_data_PIPO_blk[1] = 1'b0;
    assign proc_87_start_FIFO_blk[1] = 1'b0;
    assign proc_87_TLF_FIFO_blk[1] = 1'b0;
    assign proc_87_input_sync_blk[1] = 1'b0;
    assign proc_87_output_sync_blk[1] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[1] = dl_detect_out ? proc_dep_vld_vec_87_reg[1] : (proc_87_data_FIFO_blk[1] | proc_87_data_PIPO_blk[1] | proc_87_start_FIFO_blk[1] | proc_87_TLF_FIFO_blk[1] | proc_87_input_sync_blk[1] | proc_87_output_sync_blk[1]);
    assign proc_87_data_FIFO_blk[2] = 1'b0;
    assign proc_87_data_PIPO_blk[2] = 1'b0;
    assign proc_87_start_FIFO_blk[2] = 1'b0;
    assign proc_87_TLF_FIFO_blk[2] = 1'b0;
    assign proc_87_input_sync_blk[2] = 1'b0;
    assign proc_87_output_sync_blk[2] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[2] = dl_detect_out ? proc_dep_vld_vec_87_reg[2] : (proc_87_data_FIFO_blk[2] | proc_87_data_PIPO_blk[2] | proc_87_start_FIFO_blk[2] | proc_87_TLF_FIFO_blk[2] | proc_87_input_sync_blk[2] | proc_87_output_sync_blk[2]);
    assign proc_87_data_FIFO_blk[3] = 1'b0;
    assign proc_87_data_PIPO_blk[3] = 1'b0;
    assign proc_87_start_FIFO_blk[3] = 1'b0;
    assign proc_87_TLF_FIFO_blk[3] = 1'b0;
    assign proc_87_input_sync_blk[3] = 1'b0;
    assign proc_87_output_sync_blk[3] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[3] = dl_detect_out ? proc_dep_vld_vec_87_reg[3] : (proc_87_data_FIFO_blk[3] | proc_87_data_PIPO_blk[3] | proc_87_start_FIFO_blk[3] | proc_87_TLF_FIFO_blk[3] | proc_87_input_sync_blk[3] | proc_87_output_sync_blk[3]);
    assign proc_87_data_FIFO_blk[4] = 1'b0;
    assign proc_87_data_PIPO_blk[4] = 1'b0;
    assign proc_87_start_FIFO_blk[4] = 1'b0;
    assign proc_87_TLF_FIFO_blk[4] = 1'b0;
    assign proc_87_input_sync_blk[4] = 1'b0;
    assign proc_87_output_sync_blk[4] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[4] = dl_detect_out ? proc_dep_vld_vec_87_reg[4] : (proc_87_data_FIFO_blk[4] | proc_87_data_PIPO_blk[4] | proc_87_start_FIFO_blk[4] | proc_87_TLF_FIFO_blk[4] | proc_87_input_sync_blk[4] | proc_87_output_sync_blk[4]);
    assign proc_87_data_FIFO_blk[5] = 1'b0;
    assign proc_87_data_PIPO_blk[5] = 1'b0;
    assign proc_87_start_FIFO_blk[5] = 1'b0;
    assign proc_87_TLF_FIFO_blk[5] = 1'b0;
    assign proc_87_input_sync_blk[5] = 1'b0;
    assign proc_87_output_sync_blk[5] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[5] = dl_detect_out ? proc_dep_vld_vec_87_reg[5] : (proc_87_data_FIFO_blk[5] | proc_87_data_PIPO_blk[5] | proc_87_start_FIFO_blk[5] | proc_87_TLF_FIFO_blk[5] | proc_87_input_sync_blk[5] | proc_87_output_sync_blk[5]);
    assign proc_87_data_FIFO_blk[6] = 1'b0;
    assign proc_87_data_PIPO_blk[6] = 1'b0;
    assign proc_87_start_FIFO_blk[6] = 1'b0;
    assign proc_87_TLF_FIFO_blk[6] = 1'b0;
    assign proc_87_input_sync_blk[6] = 1'b0;
    assign proc_87_output_sync_blk[6] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[6] = dl_detect_out ? proc_dep_vld_vec_87_reg[6] : (proc_87_data_FIFO_blk[6] | proc_87_data_PIPO_blk[6] | proc_87_start_FIFO_blk[6] | proc_87_TLF_FIFO_blk[6] | proc_87_input_sync_blk[6] | proc_87_output_sync_blk[6]);
    assign proc_87_data_FIFO_blk[7] = 1'b0;
    assign proc_87_data_PIPO_blk[7] = 1'b0;
    assign proc_87_start_FIFO_blk[7] = 1'b0;
    assign proc_87_TLF_FIFO_blk[7] = 1'b0;
    assign proc_87_input_sync_blk[7] = 1'b0;
    assign proc_87_output_sync_blk[7] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[7] = dl_detect_out ? proc_dep_vld_vec_87_reg[7] : (proc_87_data_FIFO_blk[7] | proc_87_data_PIPO_blk[7] | proc_87_start_FIFO_blk[7] | proc_87_TLF_FIFO_blk[7] | proc_87_input_sync_blk[7] | proc_87_output_sync_blk[7]);
    assign proc_87_data_FIFO_blk[8] = 1'b0;
    assign proc_87_data_PIPO_blk[8] = 1'b0;
    assign proc_87_start_FIFO_blk[8] = 1'b0;
    assign proc_87_TLF_FIFO_blk[8] = 1'b0;
    assign proc_87_input_sync_blk[8] = 1'b0;
    assign proc_87_output_sync_blk[8] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[8] = dl_detect_out ? proc_dep_vld_vec_87_reg[8] : (proc_87_data_FIFO_blk[8] | proc_87_data_PIPO_blk[8] | proc_87_start_FIFO_blk[8] | proc_87_TLF_FIFO_blk[8] | proc_87_input_sync_blk[8] | proc_87_output_sync_blk[8]);
    assign proc_87_data_FIFO_blk[9] = 1'b0;
    assign proc_87_data_PIPO_blk[9] = 1'b0;
    assign proc_87_start_FIFO_blk[9] = 1'b0;
    assign proc_87_TLF_FIFO_blk[9] = 1'b0;
    assign proc_87_input_sync_blk[9] = 1'b0;
    assign proc_87_output_sync_blk[9] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[9] = dl_detect_out ? proc_dep_vld_vec_87_reg[9] : (proc_87_data_FIFO_blk[9] | proc_87_data_PIPO_blk[9] | proc_87_start_FIFO_blk[9] | proc_87_TLF_FIFO_blk[9] | proc_87_input_sync_blk[9] | proc_87_output_sync_blk[9]);
    assign proc_87_data_FIFO_blk[10] = 1'b0;
    assign proc_87_data_PIPO_blk[10] = 1'b0;
    assign proc_87_start_FIFO_blk[10] = 1'b0;
    assign proc_87_TLF_FIFO_blk[10] = 1'b0;
    assign proc_87_input_sync_blk[10] = 1'b0;
    assign proc_87_output_sync_blk[10] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[10] = dl_detect_out ? proc_dep_vld_vec_87_reg[10] : (proc_87_data_FIFO_blk[10] | proc_87_data_PIPO_blk[10] | proc_87_start_FIFO_blk[10] | proc_87_TLF_FIFO_blk[10] | proc_87_input_sync_blk[10] | proc_87_output_sync_blk[10]);
    assign proc_87_data_FIFO_blk[11] = 1'b0;
    assign proc_87_data_PIPO_blk[11] = 1'b0;
    assign proc_87_start_FIFO_blk[11] = 1'b0;
    assign proc_87_TLF_FIFO_blk[11] = 1'b0;
    assign proc_87_input_sync_blk[11] = 1'b0;
    assign proc_87_output_sync_blk[11] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[11] = dl_detect_out ? proc_dep_vld_vec_87_reg[11] : (proc_87_data_FIFO_blk[11] | proc_87_data_PIPO_blk[11] | proc_87_start_FIFO_blk[11] | proc_87_TLF_FIFO_blk[11] | proc_87_input_sync_blk[11] | proc_87_output_sync_blk[11]);
    assign proc_87_data_FIFO_blk[12] = 1'b0;
    assign proc_87_data_PIPO_blk[12] = 1'b0;
    assign proc_87_start_FIFO_blk[12] = 1'b0;
    assign proc_87_TLF_FIFO_blk[12] = 1'b0;
    assign proc_87_input_sync_blk[12] = 1'b0;
    assign proc_87_output_sync_blk[12] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[12] = dl_detect_out ? proc_dep_vld_vec_87_reg[12] : (proc_87_data_FIFO_blk[12] | proc_87_data_PIPO_blk[12] | proc_87_start_FIFO_blk[12] | proc_87_TLF_FIFO_blk[12] | proc_87_input_sync_blk[12] | proc_87_output_sync_blk[12]);
    assign proc_87_data_FIFO_blk[13] = 1'b0;
    assign proc_87_data_PIPO_blk[13] = 1'b0;
    assign proc_87_start_FIFO_blk[13] = 1'b0;
    assign proc_87_TLF_FIFO_blk[13] = 1'b0;
    assign proc_87_input_sync_blk[13] = 1'b0;
    assign proc_87_output_sync_blk[13] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[13] = dl_detect_out ? proc_dep_vld_vec_87_reg[13] : (proc_87_data_FIFO_blk[13] | proc_87_data_PIPO_blk[13] | proc_87_start_FIFO_blk[13] | proc_87_TLF_FIFO_blk[13] | proc_87_input_sync_blk[13] | proc_87_output_sync_blk[13]);
    assign proc_87_data_FIFO_blk[14] = 1'b0;
    assign proc_87_data_PIPO_blk[14] = 1'b0;
    assign proc_87_start_FIFO_blk[14] = 1'b0;
    assign proc_87_TLF_FIFO_blk[14] = 1'b0;
    assign proc_87_input_sync_blk[14] = 1'b0;
    assign proc_87_output_sync_blk[14] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[14] = dl_detect_out ? proc_dep_vld_vec_87_reg[14] : (proc_87_data_FIFO_blk[14] | proc_87_data_PIPO_blk[14] | proc_87_start_FIFO_blk[14] | proc_87_TLF_FIFO_blk[14] | proc_87_input_sync_blk[14] | proc_87_output_sync_blk[14]);
    assign proc_87_data_FIFO_blk[15] = 1'b0;
    assign proc_87_data_PIPO_blk[15] = 1'b0;
    assign proc_87_start_FIFO_blk[15] = 1'b0;
    assign proc_87_TLF_FIFO_blk[15] = 1'b0;
    assign proc_87_input_sync_blk[15] = 1'b0;
    assign proc_87_output_sync_blk[15] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[15] = dl_detect_out ? proc_dep_vld_vec_87_reg[15] : (proc_87_data_FIFO_blk[15] | proc_87_data_PIPO_blk[15] | proc_87_start_FIFO_blk[15] | proc_87_TLF_FIFO_blk[15] | proc_87_input_sync_blk[15] | proc_87_output_sync_blk[15]);
    assign proc_87_data_FIFO_blk[16] = 1'b0;
    assign proc_87_data_PIPO_blk[16] = 1'b0;
    assign proc_87_start_FIFO_blk[16] = 1'b0;
    assign proc_87_TLF_FIFO_blk[16] = 1'b0;
    assign proc_87_input_sync_blk[16] = 1'b0;
    assign proc_87_output_sync_blk[16] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_87[16] = dl_detect_out ? proc_dep_vld_vec_87_reg[16] : (proc_87_data_FIFO_blk[16] | proc_87_data_PIPO_blk[16] | proc_87_start_FIFO_blk[16] | proc_87_TLF_FIFO_blk[16] | proc_87_input_sync_blk[16] | proc_87_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_87_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_87_reg <= proc_dep_vld_vec_87;
        end
    end
    assign in_chan_dep_vld_vec_87[0] = dep_chan_vld_37_87;
    assign in_chan_dep_data_vec_87[175 : 0] = dep_chan_data_37_87;
    assign token_in_vec_87[0] = token_37_87;
    assign in_chan_dep_vld_vec_87[1] = dep_chan_vld_86_87;
    assign in_chan_dep_data_vec_87[351 : 176] = dep_chan_data_86_87;
    assign token_in_vec_87[1] = token_86_87;
    assign in_chan_dep_vld_vec_87[2] = dep_chan_vld_88_87;
    assign in_chan_dep_data_vec_87[527 : 352] = dep_chan_data_88_87;
    assign token_in_vec_87[2] = token_88_87;
    assign in_chan_dep_vld_vec_87[3] = dep_chan_vld_89_87;
    assign in_chan_dep_data_vec_87[703 : 528] = dep_chan_data_89_87;
    assign token_in_vec_87[3] = token_89_87;
    assign in_chan_dep_vld_vec_87[4] = dep_chan_vld_90_87;
    assign in_chan_dep_data_vec_87[879 : 704] = dep_chan_data_90_87;
    assign token_in_vec_87[4] = token_90_87;
    assign in_chan_dep_vld_vec_87[5] = dep_chan_vld_91_87;
    assign in_chan_dep_data_vec_87[1055 : 880] = dep_chan_data_91_87;
    assign token_in_vec_87[5] = token_91_87;
    assign in_chan_dep_vld_vec_87[6] = dep_chan_vld_92_87;
    assign in_chan_dep_data_vec_87[1231 : 1056] = dep_chan_data_92_87;
    assign token_in_vec_87[6] = token_92_87;
    assign in_chan_dep_vld_vec_87[7] = dep_chan_vld_93_87;
    assign in_chan_dep_data_vec_87[1407 : 1232] = dep_chan_data_93_87;
    assign token_in_vec_87[7] = token_93_87;
    assign in_chan_dep_vld_vec_87[8] = dep_chan_vld_94_87;
    assign in_chan_dep_data_vec_87[1583 : 1408] = dep_chan_data_94_87;
    assign token_in_vec_87[8] = token_94_87;
    assign in_chan_dep_vld_vec_87[9] = dep_chan_vld_95_87;
    assign in_chan_dep_data_vec_87[1759 : 1584] = dep_chan_data_95_87;
    assign token_in_vec_87[9] = token_95_87;
    assign in_chan_dep_vld_vec_87[10] = dep_chan_vld_96_87;
    assign in_chan_dep_data_vec_87[1935 : 1760] = dep_chan_data_96_87;
    assign token_in_vec_87[10] = token_96_87;
    assign in_chan_dep_vld_vec_87[11] = dep_chan_vld_97_87;
    assign in_chan_dep_data_vec_87[2111 : 1936] = dep_chan_data_97_87;
    assign token_in_vec_87[11] = token_97_87;
    assign in_chan_dep_vld_vec_87[12] = dep_chan_vld_98_87;
    assign in_chan_dep_data_vec_87[2287 : 2112] = dep_chan_data_98_87;
    assign token_in_vec_87[12] = token_98_87;
    assign in_chan_dep_vld_vec_87[13] = dep_chan_vld_99_87;
    assign in_chan_dep_data_vec_87[2463 : 2288] = dep_chan_data_99_87;
    assign token_in_vec_87[13] = token_99_87;
    assign in_chan_dep_vld_vec_87[14] = dep_chan_vld_100_87;
    assign in_chan_dep_data_vec_87[2639 : 2464] = dep_chan_data_100_87;
    assign token_in_vec_87[14] = token_100_87;
    assign in_chan_dep_vld_vec_87[15] = dep_chan_vld_101_87;
    assign in_chan_dep_data_vec_87[2815 : 2640] = dep_chan_data_101_87;
    assign token_in_vec_87[15] = token_101_87;
    assign in_chan_dep_vld_vec_87[16] = dep_chan_vld_175_87;
    assign in_chan_dep_data_vec_87[2991 : 2816] = dep_chan_data_175_87;
    assign token_in_vec_87[16] = token_175_87;
    assign dep_chan_vld_87_37 = out_chan_dep_vld_vec_87[0];
    assign dep_chan_data_87_37 = out_chan_dep_data_87;
    assign token_87_37 = token_out_vec_87[0];
    assign dep_chan_vld_87_86 = out_chan_dep_vld_vec_87[1];
    assign dep_chan_data_87_86 = out_chan_dep_data_87;
    assign token_87_86 = token_out_vec_87[1];
    assign dep_chan_vld_87_88 = out_chan_dep_vld_vec_87[2];
    assign dep_chan_data_87_88 = out_chan_dep_data_87;
    assign token_87_88 = token_out_vec_87[2];
    assign dep_chan_vld_87_89 = out_chan_dep_vld_vec_87[3];
    assign dep_chan_data_87_89 = out_chan_dep_data_87;
    assign token_87_89 = token_out_vec_87[3];
    assign dep_chan_vld_87_90 = out_chan_dep_vld_vec_87[4];
    assign dep_chan_data_87_90 = out_chan_dep_data_87;
    assign token_87_90 = token_out_vec_87[4];
    assign dep_chan_vld_87_91 = out_chan_dep_vld_vec_87[5];
    assign dep_chan_data_87_91 = out_chan_dep_data_87;
    assign token_87_91 = token_out_vec_87[5];
    assign dep_chan_vld_87_92 = out_chan_dep_vld_vec_87[6];
    assign dep_chan_data_87_92 = out_chan_dep_data_87;
    assign token_87_92 = token_out_vec_87[6];
    assign dep_chan_vld_87_93 = out_chan_dep_vld_vec_87[7];
    assign dep_chan_data_87_93 = out_chan_dep_data_87;
    assign token_87_93 = token_out_vec_87[7];
    assign dep_chan_vld_87_94 = out_chan_dep_vld_vec_87[8];
    assign dep_chan_data_87_94 = out_chan_dep_data_87;
    assign token_87_94 = token_out_vec_87[8];
    assign dep_chan_vld_87_95 = out_chan_dep_vld_vec_87[9];
    assign dep_chan_data_87_95 = out_chan_dep_data_87;
    assign token_87_95 = token_out_vec_87[9];
    assign dep_chan_vld_87_96 = out_chan_dep_vld_vec_87[10];
    assign dep_chan_data_87_96 = out_chan_dep_data_87;
    assign token_87_96 = token_out_vec_87[10];
    assign dep_chan_vld_87_97 = out_chan_dep_vld_vec_87[11];
    assign dep_chan_data_87_97 = out_chan_dep_data_87;
    assign token_87_97 = token_out_vec_87[11];
    assign dep_chan_vld_87_98 = out_chan_dep_vld_vec_87[12];
    assign dep_chan_data_87_98 = out_chan_dep_data_87;
    assign token_87_98 = token_out_vec_87[12];
    assign dep_chan_vld_87_99 = out_chan_dep_vld_vec_87[13];
    assign dep_chan_data_87_99 = out_chan_dep_data_87;
    assign token_87_99 = token_out_vec_87[13];
    assign dep_chan_vld_87_100 = out_chan_dep_vld_vec_87[14];
    assign dep_chan_data_87_100 = out_chan_dep_data_87;
    assign token_87_100 = token_out_vec_87[14];
    assign dep_chan_vld_87_101 = out_chan_dep_vld_vec_87[15];
    assign dep_chan_data_87_101 = out_chan_dep_data_87;
    assign token_87_101 = token_out_vec_87[15];
    assign dep_chan_vld_87_175 = out_chan_dep_vld_vec_87[16];
    assign dep_chan_data_87_175 = out_chan_dep_data_87;
    assign token_87_175 = token_out_vec_87[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 88, 17, 17) top_hls_deadlock_detect_unit_88 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_88),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_88),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_88),
        .token_in_vec(token_in_vec_88),
        .dl_detect_in(dl_detect_out),
        .origin(origin[88]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_88),
        .out_chan_dep_data(out_chan_dep_data_88),
        .token_out_vec(token_out_vec_88),
        .dl_detect_out(dl_in_vec[88]));

    assign proc_88_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.fifo_A_PE_2_8_x046_blk_n);
    assign proc_88_data_PIPO_blk[0] = 1'b0;
    assign proc_88_start_FIFO_blk[0] = 1'b0;
    assign proc_88_TLF_FIFO_blk[0] = 1'b0;
    assign proc_88_input_sync_blk[0] = 1'b0;
    assign proc_88_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_88[0] = dl_detect_out ? proc_dep_vld_vec_88_reg[0] : (proc_88_data_FIFO_blk[0] | proc_88_data_PIPO_blk[0] | proc_88_start_FIFO_blk[0] | proc_88_TLF_FIFO_blk[0] | proc_88_input_sync_blk[0] | proc_88_output_sync_blk[0]);
    assign proc_88_data_FIFO_blk[1] = 1'b0;
    assign proc_88_data_PIPO_blk[1] = 1'b0;
    assign proc_88_start_FIFO_blk[1] = 1'b0;
    assign proc_88_TLF_FIFO_blk[1] = 1'b0;
    assign proc_88_input_sync_blk[1] = 1'b0;
    assign proc_88_output_sync_blk[1] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[1] = dl_detect_out ? proc_dep_vld_vec_88_reg[1] : (proc_88_data_FIFO_blk[1] | proc_88_data_PIPO_blk[1] | proc_88_start_FIFO_blk[1] | proc_88_TLF_FIFO_blk[1] | proc_88_input_sync_blk[1] | proc_88_output_sync_blk[1]);
    assign proc_88_data_FIFO_blk[2] = 1'b0;
    assign proc_88_data_PIPO_blk[2] = 1'b0;
    assign proc_88_start_FIFO_blk[2] = 1'b0;
    assign proc_88_TLF_FIFO_blk[2] = 1'b0;
    assign proc_88_input_sync_blk[2] = 1'b0;
    assign proc_88_output_sync_blk[2] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[2] = dl_detect_out ? proc_dep_vld_vec_88_reg[2] : (proc_88_data_FIFO_blk[2] | proc_88_data_PIPO_blk[2] | proc_88_start_FIFO_blk[2] | proc_88_TLF_FIFO_blk[2] | proc_88_input_sync_blk[2] | proc_88_output_sync_blk[2]);
    assign proc_88_data_FIFO_blk[3] = 1'b0;
    assign proc_88_data_PIPO_blk[3] = 1'b0;
    assign proc_88_start_FIFO_blk[3] = 1'b0;
    assign proc_88_TLF_FIFO_blk[3] = 1'b0;
    assign proc_88_input_sync_blk[3] = 1'b0;
    assign proc_88_output_sync_blk[3] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[3] = dl_detect_out ? proc_dep_vld_vec_88_reg[3] : (proc_88_data_FIFO_blk[3] | proc_88_data_PIPO_blk[3] | proc_88_start_FIFO_blk[3] | proc_88_TLF_FIFO_blk[3] | proc_88_input_sync_blk[3] | proc_88_output_sync_blk[3]);
    assign proc_88_data_FIFO_blk[4] = 1'b0;
    assign proc_88_data_PIPO_blk[4] = 1'b0;
    assign proc_88_start_FIFO_blk[4] = 1'b0;
    assign proc_88_TLF_FIFO_blk[4] = 1'b0;
    assign proc_88_input_sync_blk[4] = 1'b0;
    assign proc_88_output_sync_blk[4] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[4] = dl_detect_out ? proc_dep_vld_vec_88_reg[4] : (proc_88_data_FIFO_blk[4] | proc_88_data_PIPO_blk[4] | proc_88_start_FIFO_blk[4] | proc_88_TLF_FIFO_blk[4] | proc_88_input_sync_blk[4] | proc_88_output_sync_blk[4]);
    assign proc_88_data_FIFO_blk[5] = 1'b0;
    assign proc_88_data_PIPO_blk[5] = 1'b0;
    assign proc_88_start_FIFO_blk[5] = 1'b0;
    assign proc_88_TLF_FIFO_blk[5] = 1'b0;
    assign proc_88_input_sync_blk[5] = 1'b0;
    assign proc_88_output_sync_blk[5] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[5] = dl_detect_out ? proc_dep_vld_vec_88_reg[5] : (proc_88_data_FIFO_blk[5] | proc_88_data_PIPO_blk[5] | proc_88_start_FIFO_blk[5] | proc_88_TLF_FIFO_blk[5] | proc_88_input_sync_blk[5] | proc_88_output_sync_blk[5]);
    assign proc_88_data_FIFO_blk[6] = 1'b0;
    assign proc_88_data_PIPO_blk[6] = 1'b0;
    assign proc_88_start_FIFO_blk[6] = 1'b0;
    assign proc_88_TLF_FIFO_blk[6] = 1'b0;
    assign proc_88_input_sync_blk[6] = 1'b0;
    assign proc_88_output_sync_blk[6] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[6] = dl_detect_out ? proc_dep_vld_vec_88_reg[6] : (proc_88_data_FIFO_blk[6] | proc_88_data_PIPO_blk[6] | proc_88_start_FIFO_blk[6] | proc_88_TLF_FIFO_blk[6] | proc_88_input_sync_blk[6] | proc_88_output_sync_blk[6]);
    assign proc_88_data_FIFO_blk[7] = 1'b0;
    assign proc_88_data_PIPO_blk[7] = 1'b0;
    assign proc_88_start_FIFO_blk[7] = 1'b0;
    assign proc_88_TLF_FIFO_blk[7] = 1'b0;
    assign proc_88_input_sync_blk[7] = 1'b0;
    assign proc_88_output_sync_blk[7] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[7] = dl_detect_out ? proc_dep_vld_vec_88_reg[7] : (proc_88_data_FIFO_blk[7] | proc_88_data_PIPO_blk[7] | proc_88_start_FIFO_blk[7] | proc_88_TLF_FIFO_blk[7] | proc_88_input_sync_blk[7] | proc_88_output_sync_blk[7]);
    assign proc_88_data_FIFO_blk[8] = 1'b0;
    assign proc_88_data_PIPO_blk[8] = 1'b0;
    assign proc_88_start_FIFO_blk[8] = 1'b0;
    assign proc_88_TLF_FIFO_blk[8] = 1'b0;
    assign proc_88_input_sync_blk[8] = 1'b0;
    assign proc_88_output_sync_blk[8] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[8] = dl_detect_out ? proc_dep_vld_vec_88_reg[8] : (proc_88_data_FIFO_blk[8] | proc_88_data_PIPO_blk[8] | proc_88_start_FIFO_blk[8] | proc_88_TLF_FIFO_blk[8] | proc_88_input_sync_blk[8] | proc_88_output_sync_blk[8]);
    assign proc_88_data_FIFO_blk[9] = 1'b0;
    assign proc_88_data_PIPO_blk[9] = 1'b0;
    assign proc_88_start_FIFO_blk[9] = 1'b0;
    assign proc_88_TLF_FIFO_blk[9] = 1'b0;
    assign proc_88_input_sync_blk[9] = 1'b0;
    assign proc_88_output_sync_blk[9] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[9] = dl_detect_out ? proc_dep_vld_vec_88_reg[9] : (proc_88_data_FIFO_blk[9] | proc_88_data_PIPO_blk[9] | proc_88_start_FIFO_blk[9] | proc_88_TLF_FIFO_blk[9] | proc_88_input_sync_blk[9] | proc_88_output_sync_blk[9]);
    assign proc_88_data_FIFO_blk[10] = 1'b0;
    assign proc_88_data_PIPO_blk[10] = 1'b0;
    assign proc_88_start_FIFO_blk[10] = 1'b0;
    assign proc_88_TLF_FIFO_blk[10] = 1'b0;
    assign proc_88_input_sync_blk[10] = 1'b0;
    assign proc_88_output_sync_blk[10] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[10] = dl_detect_out ? proc_dep_vld_vec_88_reg[10] : (proc_88_data_FIFO_blk[10] | proc_88_data_PIPO_blk[10] | proc_88_start_FIFO_blk[10] | proc_88_TLF_FIFO_blk[10] | proc_88_input_sync_blk[10] | proc_88_output_sync_blk[10]);
    assign proc_88_data_FIFO_blk[11] = 1'b0;
    assign proc_88_data_PIPO_blk[11] = 1'b0;
    assign proc_88_start_FIFO_blk[11] = 1'b0;
    assign proc_88_TLF_FIFO_blk[11] = 1'b0;
    assign proc_88_input_sync_blk[11] = 1'b0;
    assign proc_88_output_sync_blk[11] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[11] = dl_detect_out ? proc_dep_vld_vec_88_reg[11] : (proc_88_data_FIFO_blk[11] | proc_88_data_PIPO_blk[11] | proc_88_start_FIFO_blk[11] | proc_88_TLF_FIFO_blk[11] | proc_88_input_sync_blk[11] | proc_88_output_sync_blk[11]);
    assign proc_88_data_FIFO_blk[12] = 1'b0;
    assign proc_88_data_PIPO_blk[12] = 1'b0;
    assign proc_88_start_FIFO_blk[12] = 1'b0;
    assign proc_88_TLF_FIFO_blk[12] = 1'b0;
    assign proc_88_input_sync_blk[12] = 1'b0;
    assign proc_88_output_sync_blk[12] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[12] = dl_detect_out ? proc_dep_vld_vec_88_reg[12] : (proc_88_data_FIFO_blk[12] | proc_88_data_PIPO_blk[12] | proc_88_start_FIFO_blk[12] | proc_88_TLF_FIFO_blk[12] | proc_88_input_sync_blk[12] | proc_88_output_sync_blk[12]);
    assign proc_88_data_FIFO_blk[13] = 1'b0;
    assign proc_88_data_PIPO_blk[13] = 1'b0;
    assign proc_88_start_FIFO_blk[13] = 1'b0;
    assign proc_88_TLF_FIFO_blk[13] = 1'b0;
    assign proc_88_input_sync_blk[13] = 1'b0;
    assign proc_88_output_sync_blk[13] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[13] = dl_detect_out ? proc_dep_vld_vec_88_reg[13] : (proc_88_data_FIFO_blk[13] | proc_88_data_PIPO_blk[13] | proc_88_start_FIFO_blk[13] | proc_88_TLF_FIFO_blk[13] | proc_88_input_sync_blk[13] | proc_88_output_sync_blk[13]);
    assign proc_88_data_FIFO_blk[14] = 1'b0;
    assign proc_88_data_PIPO_blk[14] = 1'b0;
    assign proc_88_start_FIFO_blk[14] = 1'b0;
    assign proc_88_TLF_FIFO_blk[14] = 1'b0;
    assign proc_88_input_sync_blk[14] = 1'b0;
    assign proc_88_output_sync_blk[14] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[14] = dl_detect_out ? proc_dep_vld_vec_88_reg[14] : (proc_88_data_FIFO_blk[14] | proc_88_data_PIPO_blk[14] | proc_88_start_FIFO_blk[14] | proc_88_TLF_FIFO_blk[14] | proc_88_input_sync_blk[14] | proc_88_output_sync_blk[14]);
    assign proc_88_data_FIFO_blk[15] = 1'b0;
    assign proc_88_data_PIPO_blk[15] = 1'b0;
    assign proc_88_start_FIFO_blk[15] = 1'b0;
    assign proc_88_TLF_FIFO_blk[15] = 1'b0;
    assign proc_88_input_sync_blk[15] = 1'b0;
    assign proc_88_output_sync_blk[15] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[15] = dl_detect_out ? proc_dep_vld_vec_88_reg[15] : (proc_88_data_FIFO_blk[15] | proc_88_data_PIPO_blk[15] | proc_88_start_FIFO_blk[15] | proc_88_TLF_FIFO_blk[15] | proc_88_input_sync_blk[15] | proc_88_output_sync_blk[15]);
    assign proc_88_data_FIFO_blk[16] = 1'b0;
    assign proc_88_data_PIPO_blk[16] = 1'b0;
    assign proc_88_start_FIFO_blk[16] = 1'b0;
    assign proc_88_TLF_FIFO_blk[16] = 1'b0;
    assign proc_88_input_sync_blk[16] = 1'b0;
    assign proc_88_output_sync_blk[16] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_88[16] = dl_detect_out ? proc_dep_vld_vec_88_reg[16] : (proc_88_data_FIFO_blk[16] | proc_88_data_PIPO_blk[16] | proc_88_start_FIFO_blk[16] | proc_88_TLF_FIFO_blk[16] | proc_88_input_sync_blk[16] | proc_88_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_88_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_88_reg <= proc_dep_vld_vec_88;
        end
    end
    assign in_chan_dep_vld_vec_88[0] = dep_chan_vld_45_88;
    assign in_chan_dep_data_vec_88[175 : 0] = dep_chan_data_45_88;
    assign token_in_vec_88[0] = token_45_88;
    assign in_chan_dep_vld_vec_88[1] = dep_chan_vld_86_88;
    assign in_chan_dep_data_vec_88[351 : 176] = dep_chan_data_86_88;
    assign token_in_vec_88[1] = token_86_88;
    assign in_chan_dep_vld_vec_88[2] = dep_chan_vld_87_88;
    assign in_chan_dep_data_vec_88[527 : 352] = dep_chan_data_87_88;
    assign token_in_vec_88[2] = token_87_88;
    assign in_chan_dep_vld_vec_88[3] = dep_chan_vld_89_88;
    assign in_chan_dep_data_vec_88[703 : 528] = dep_chan_data_89_88;
    assign token_in_vec_88[3] = token_89_88;
    assign in_chan_dep_vld_vec_88[4] = dep_chan_vld_90_88;
    assign in_chan_dep_data_vec_88[879 : 704] = dep_chan_data_90_88;
    assign token_in_vec_88[4] = token_90_88;
    assign in_chan_dep_vld_vec_88[5] = dep_chan_vld_91_88;
    assign in_chan_dep_data_vec_88[1055 : 880] = dep_chan_data_91_88;
    assign token_in_vec_88[5] = token_91_88;
    assign in_chan_dep_vld_vec_88[6] = dep_chan_vld_92_88;
    assign in_chan_dep_data_vec_88[1231 : 1056] = dep_chan_data_92_88;
    assign token_in_vec_88[6] = token_92_88;
    assign in_chan_dep_vld_vec_88[7] = dep_chan_vld_93_88;
    assign in_chan_dep_data_vec_88[1407 : 1232] = dep_chan_data_93_88;
    assign token_in_vec_88[7] = token_93_88;
    assign in_chan_dep_vld_vec_88[8] = dep_chan_vld_94_88;
    assign in_chan_dep_data_vec_88[1583 : 1408] = dep_chan_data_94_88;
    assign token_in_vec_88[8] = token_94_88;
    assign in_chan_dep_vld_vec_88[9] = dep_chan_vld_95_88;
    assign in_chan_dep_data_vec_88[1759 : 1584] = dep_chan_data_95_88;
    assign token_in_vec_88[9] = token_95_88;
    assign in_chan_dep_vld_vec_88[10] = dep_chan_vld_96_88;
    assign in_chan_dep_data_vec_88[1935 : 1760] = dep_chan_data_96_88;
    assign token_in_vec_88[10] = token_96_88;
    assign in_chan_dep_vld_vec_88[11] = dep_chan_vld_97_88;
    assign in_chan_dep_data_vec_88[2111 : 1936] = dep_chan_data_97_88;
    assign token_in_vec_88[11] = token_97_88;
    assign in_chan_dep_vld_vec_88[12] = dep_chan_vld_98_88;
    assign in_chan_dep_data_vec_88[2287 : 2112] = dep_chan_data_98_88;
    assign token_in_vec_88[12] = token_98_88;
    assign in_chan_dep_vld_vec_88[13] = dep_chan_vld_99_88;
    assign in_chan_dep_data_vec_88[2463 : 2288] = dep_chan_data_99_88;
    assign token_in_vec_88[13] = token_99_88;
    assign in_chan_dep_vld_vec_88[14] = dep_chan_vld_100_88;
    assign in_chan_dep_data_vec_88[2639 : 2464] = dep_chan_data_100_88;
    assign token_in_vec_88[14] = token_100_88;
    assign in_chan_dep_vld_vec_88[15] = dep_chan_vld_101_88;
    assign in_chan_dep_data_vec_88[2815 : 2640] = dep_chan_data_101_88;
    assign token_in_vec_88[15] = token_101_88;
    assign in_chan_dep_vld_vec_88[16] = dep_chan_vld_175_88;
    assign in_chan_dep_data_vec_88[2991 : 2816] = dep_chan_data_175_88;
    assign token_in_vec_88[16] = token_175_88;
    assign dep_chan_vld_88_45 = out_chan_dep_vld_vec_88[0];
    assign dep_chan_data_88_45 = out_chan_dep_data_88;
    assign token_88_45 = token_out_vec_88[0];
    assign dep_chan_vld_88_86 = out_chan_dep_vld_vec_88[1];
    assign dep_chan_data_88_86 = out_chan_dep_data_88;
    assign token_88_86 = token_out_vec_88[1];
    assign dep_chan_vld_88_87 = out_chan_dep_vld_vec_88[2];
    assign dep_chan_data_88_87 = out_chan_dep_data_88;
    assign token_88_87 = token_out_vec_88[2];
    assign dep_chan_vld_88_89 = out_chan_dep_vld_vec_88[3];
    assign dep_chan_data_88_89 = out_chan_dep_data_88;
    assign token_88_89 = token_out_vec_88[3];
    assign dep_chan_vld_88_90 = out_chan_dep_vld_vec_88[4];
    assign dep_chan_data_88_90 = out_chan_dep_data_88;
    assign token_88_90 = token_out_vec_88[4];
    assign dep_chan_vld_88_91 = out_chan_dep_vld_vec_88[5];
    assign dep_chan_data_88_91 = out_chan_dep_data_88;
    assign token_88_91 = token_out_vec_88[5];
    assign dep_chan_vld_88_92 = out_chan_dep_vld_vec_88[6];
    assign dep_chan_data_88_92 = out_chan_dep_data_88;
    assign token_88_92 = token_out_vec_88[6];
    assign dep_chan_vld_88_93 = out_chan_dep_vld_vec_88[7];
    assign dep_chan_data_88_93 = out_chan_dep_data_88;
    assign token_88_93 = token_out_vec_88[7];
    assign dep_chan_vld_88_94 = out_chan_dep_vld_vec_88[8];
    assign dep_chan_data_88_94 = out_chan_dep_data_88;
    assign token_88_94 = token_out_vec_88[8];
    assign dep_chan_vld_88_95 = out_chan_dep_vld_vec_88[9];
    assign dep_chan_data_88_95 = out_chan_dep_data_88;
    assign token_88_95 = token_out_vec_88[9];
    assign dep_chan_vld_88_96 = out_chan_dep_vld_vec_88[10];
    assign dep_chan_data_88_96 = out_chan_dep_data_88;
    assign token_88_96 = token_out_vec_88[10];
    assign dep_chan_vld_88_97 = out_chan_dep_vld_vec_88[11];
    assign dep_chan_data_88_97 = out_chan_dep_data_88;
    assign token_88_97 = token_out_vec_88[11];
    assign dep_chan_vld_88_98 = out_chan_dep_vld_vec_88[12];
    assign dep_chan_data_88_98 = out_chan_dep_data_88;
    assign token_88_98 = token_out_vec_88[12];
    assign dep_chan_vld_88_99 = out_chan_dep_vld_vec_88[13];
    assign dep_chan_data_88_99 = out_chan_dep_data_88;
    assign token_88_99 = token_out_vec_88[13];
    assign dep_chan_vld_88_100 = out_chan_dep_vld_vec_88[14];
    assign dep_chan_data_88_100 = out_chan_dep_data_88;
    assign token_88_100 = token_out_vec_88[14];
    assign dep_chan_vld_88_101 = out_chan_dep_vld_vec_88[15];
    assign dep_chan_data_88_101 = out_chan_dep_data_88;
    assign token_88_101 = token_out_vec_88[15];
    assign dep_chan_vld_88_175 = out_chan_dep_vld_vec_88[16];
    assign dep_chan_data_88_175 = out_chan_dep_data_88;
    assign token_88_175 = token_out_vec_88[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 89, 17, 17) top_hls_deadlock_detect_unit_89 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_89),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_89),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_89),
        .token_in_vec(token_in_vec_89),
        .dl_detect_in(dl_detect_out),
        .origin(origin[89]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_89),
        .out_chan_dep_data(out_chan_dep_data_89),
        .token_out_vec(token_out_vec_89),
        .dl_detect_out(dl_in_vec[89]));

    assign proc_89_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.fifo_A_PE_3_8_x055_blk_n);
    assign proc_89_data_PIPO_blk[0] = 1'b0;
    assign proc_89_start_FIFO_blk[0] = 1'b0;
    assign proc_89_TLF_FIFO_blk[0] = 1'b0;
    assign proc_89_input_sync_blk[0] = 1'b0;
    assign proc_89_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_89[0] = dl_detect_out ? proc_dep_vld_vec_89_reg[0] : (proc_89_data_FIFO_blk[0] | proc_89_data_PIPO_blk[0] | proc_89_start_FIFO_blk[0] | proc_89_TLF_FIFO_blk[0] | proc_89_input_sync_blk[0] | proc_89_output_sync_blk[0]);
    assign proc_89_data_FIFO_blk[1] = 1'b0;
    assign proc_89_data_PIPO_blk[1] = 1'b0;
    assign proc_89_start_FIFO_blk[1] = 1'b0;
    assign proc_89_TLF_FIFO_blk[1] = 1'b0;
    assign proc_89_input_sync_blk[1] = 1'b0;
    assign proc_89_output_sync_blk[1] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[1] = dl_detect_out ? proc_dep_vld_vec_89_reg[1] : (proc_89_data_FIFO_blk[1] | proc_89_data_PIPO_blk[1] | proc_89_start_FIFO_blk[1] | proc_89_TLF_FIFO_blk[1] | proc_89_input_sync_blk[1] | proc_89_output_sync_blk[1]);
    assign proc_89_data_FIFO_blk[2] = 1'b0;
    assign proc_89_data_PIPO_blk[2] = 1'b0;
    assign proc_89_start_FIFO_blk[2] = 1'b0;
    assign proc_89_TLF_FIFO_blk[2] = 1'b0;
    assign proc_89_input_sync_blk[2] = 1'b0;
    assign proc_89_output_sync_blk[2] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[2] = dl_detect_out ? proc_dep_vld_vec_89_reg[2] : (proc_89_data_FIFO_blk[2] | proc_89_data_PIPO_blk[2] | proc_89_start_FIFO_blk[2] | proc_89_TLF_FIFO_blk[2] | proc_89_input_sync_blk[2] | proc_89_output_sync_blk[2]);
    assign proc_89_data_FIFO_blk[3] = 1'b0;
    assign proc_89_data_PIPO_blk[3] = 1'b0;
    assign proc_89_start_FIFO_blk[3] = 1'b0;
    assign proc_89_TLF_FIFO_blk[3] = 1'b0;
    assign proc_89_input_sync_blk[3] = 1'b0;
    assign proc_89_output_sync_blk[3] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[3] = dl_detect_out ? proc_dep_vld_vec_89_reg[3] : (proc_89_data_FIFO_blk[3] | proc_89_data_PIPO_blk[3] | proc_89_start_FIFO_blk[3] | proc_89_TLF_FIFO_blk[3] | proc_89_input_sync_blk[3] | proc_89_output_sync_blk[3]);
    assign proc_89_data_FIFO_blk[4] = 1'b0;
    assign proc_89_data_PIPO_blk[4] = 1'b0;
    assign proc_89_start_FIFO_blk[4] = 1'b0;
    assign proc_89_TLF_FIFO_blk[4] = 1'b0;
    assign proc_89_input_sync_blk[4] = 1'b0;
    assign proc_89_output_sync_blk[4] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[4] = dl_detect_out ? proc_dep_vld_vec_89_reg[4] : (proc_89_data_FIFO_blk[4] | proc_89_data_PIPO_blk[4] | proc_89_start_FIFO_blk[4] | proc_89_TLF_FIFO_blk[4] | proc_89_input_sync_blk[4] | proc_89_output_sync_blk[4]);
    assign proc_89_data_FIFO_blk[5] = 1'b0;
    assign proc_89_data_PIPO_blk[5] = 1'b0;
    assign proc_89_start_FIFO_blk[5] = 1'b0;
    assign proc_89_TLF_FIFO_blk[5] = 1'b0;
    assign proc_89_input_sync_blk[5] = 1'b0;
    assign proc_89_output_sync_blk[5] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[5] = dl_detect_out ? proc_dep_vld_vec_89_reg[5] : (proc_89_data_FIFO_blk[5] | proc_89_data_PIPO_blk[5] | proc_89_start_FIFO_blk[5] | proc_89_TLF_FIFO_blk[5] | proc_89_input_sync_blk[5] | proc_89_output_sync_blk[5]);
    assign proc_89_data_FIFO_blk[6] = 1'b0;
    assign proc_89_data_PIPO_blk[6] = 1'b0;
    assign proc_89_start_FIFO_blk[6] = 1'b0;
    assign proc_89_TLF_FIFO_blk[6] = 1'b0;
    assign proc_89_input_sync_blk[6] = 1'b0;
    assign proc_89_output_sync_blk[6] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[6] = dl_detect_out ? proc_dep_vld_vec_89_reg[6] : (proc_89_data_FIFO_blk[6] | proc_89_data_PIPO_blk[6] | proc_89_start_FIFO_blk[6] | proc_89_TLF_FIFO_blk[6] | proc_89_input_sync_blk[6] | proc_89_output_sync_blk[6]);
    assign proc_89_data_FIFO_blk[7] = 1'b0;
    assign proc_89_data_PIPO_blk[7] = 1'b0;
    assign proc_89_start_FIFO_blk[7] = 1'b0;
    assign proc_89_TLF_FIFO_blk[7] = 1'b0;
    assign proc_89_input_sync_blk[7] = 1'b0;
    assign proc_89_output_sync_blk[7] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[7] = dl_detect_out ? proc_dep_vld_vec_89_reg[7] : (proc_89_data_FIFO_blk[7] | proc_89_data_PIPO_blk[7] | proc_89_start_FIFO_blk[7] | proc_89_TLF_FIFO_blk[7] | proc_89_input_sync_blk[7] | proc_89_output_sync_blk[7]);
    assign proc_89_data_FIFO_blk[8] = 1'b0;
    assign proc_89_data_PIPO_blk[8] = 1'b0;
    assign proc_89_start_FIFO_blk[8] = 1'b0;
    assign proc_89_TLF_FIFO_blk[8] = 1'b0;
    assign proc_89_input_sync_blk[8] = 1'b0;
    assign proc_89_output_sync_blk[8] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[8] = dl_detect_out ? proc_dep_vld_vec_89_reg[8] : (proc_89_data_FIFO_blk[8] | proc_89_data_PIPO_blk[8] | proc_89_start_FIFO_blk[8] | proc_89_TLF_FIFO_blk[8] | proc_89_input_sync_blk[8] | proc_89_output_sync_blk[8]);
    assign proc_89_data_FIFO_blk[9] = 1'b0;
    assign proc_89_data_PIPO_blk[9] = 1'b0;
    assign proc_89_start_FIFO_blk[9] = 1'b0;
    assign proc_89_TLF_FIFO_blk[9] = 1'b0;
    assign proc_89_input_sync_blk[9] = 1'b0;
    assign proc_89_output_sync_blk[9] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[9] = dl_detect_out ? proc_dep_vld_vec_89_reg[9] : (proc_89_data_FIFO_blk[9] | proc_89_data_PIPO_blk[9] | proc_89_start_FIFO_blk[9] | proc_89_TLF_FIFO_blk[9] | proc_89_input_sync_blk[9] | proc_89_output_sync_blk[9]);
    assign proc_89_data_FIFO_blk[10] = 1'b0;
    assign proc_89_data_PIPO_blk[10] = 1'b0;
    assign proc_89_start_FIFO_blk[10] = 1'b0;
    assign proc_89_TLF_FIFO_blk[10] = 1'b0;
    assign proc_89_input_sync_blk[10] = 1'b0;
    assign proc_89_output_sync_blk[10] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[10] = dl_detect_out ? proc_dep_vld_vec_89_reg[10] : (proc_89_data_FIFO_blk[10] | proc_89_data_PIPO_blk[10] | proc_89_start_FIFO_blk[10] | proc_89_TLF_FIFO_blk[10] | proc_89_input_sync_blk[10] | proc_89_output_sync_blk[10]);
    assign proc_89_data_FIFO_blk[11] = 1'b0;
    assign proc_89_data_PIPO_blk[11] = 1'b0;
    assign proc_89_start_FIFO_blk[11] = 1'b0;
    assign proc_89_TLF_FIFO_blk[11] = 1'b0;
    assign proc_89_input_sync_blk[11] = 1'b0;
    assign proc_89_output_sync_blk[11] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[11] = dl_detect_out ? proc_dep_vld_vec_89_reg[11] : (proc_89_data_FIFO_blk[11] | proc_89_data_PIPO_blk[11] | proc_89_start_FIFO_blk[11] | proc_89_TLF_FIFO_blk[11] | proc_89_input_sync_blk[11] | proc_89_output_sync_blk[11]);
    assign proc_89_data_FIFO_blk[12] = 1'b0;
    assign proc_89_data_PIPO_blk[12] = 1'b0;
    assign proc_89_start_FIFO_blk[12] = 1'b0;
    assign proc_89_TLF_FIFO_blk[12] = 1'b0;
    assign proc_89_input_sync_blk[12] = 1'b0;
    assign proc_89_output_sync_blk[12] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[12] = dl_detect_out ? proc_dep_vld_vec_89_reg[12] : (proc_89_data_FIFO_blk[12] | proc_89_data_PIPO_blk[12] | proc_89_start_FIFO_blk[12] | proc_89_TLF_FIFO_blk[12] | proc_89_input_sync_blk[12] | proc_89_output_sync_blk[12]);
    assign proc_89_data_FIFO_blk[13] = 1'b0;
    assign proc_89_data_PIPO_blk[13] = 1'b0;
    assign proc_89_start_FIFO_blk[13] = 1'b0;
    assign proc_89_TLF_FIFO_blk[13] = 1'b0;
    assign proc_89_input_sync_blk[13] = 1'b0;
    assign proc_89_output_sync_blk[13] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[13] = dl_detect_out ? proc_dep_vld_vec_89_reg[13] : (proc_89_data_FIFO_blk[13] | proc_89_data_PIPO_blk[13] | proc_89_start_FIFO_blk[13] | proc_89_TLF_FIFO_blk[13] | proc_89_input_sync_blk[13] | proc_89_output_sync_blk[13]);
    assign proc_89_data_FIFO_blk[14] = 1'b0;
    assign proc_89_data_PIPO_blk[14] = 1'b0;
    assign proc_89_start_FIFO_blk[14] = 1'b0;
    assign proc_89_TLF_FIFO_blk[14] = 1'b0;
    assign proc_89_input_sync_blk[14] = 1'b0;
    assign proc_89_output_sync_blk[14] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[14] = dl_detect_out ? proc_dep_vld_vec_89_reg[14] : (proc_89_data_FIFO_blk[14] | proc_89_data_PIPO_blk[14] | proc_89_start_FIFO_blk[14] | proc_89_TLF_FIFO_blk[14] | proc_89_input_sync_blk[14] | proc_89_output_sync_blk[14]);
    assign proc_89_data_FIFO_blk[15] = 1'b0;
    assign proc_89_data_PIPO_blk[15] = 1'b0;
    assign proc_89_start_FIFO_blk[15] = 1'b0;
    assign proc_89_TLF_FIFO_blk[15] = 1'b0;
    assign proc_89_input_sync_blk[15] = 1'b0;
    assign proc_89_output_sync_blk[15] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[15] = dl_detect_out ? proc_dep_vld_vec_89_reg[15] : (proc_89_data_FIFO_blk[15] | proc_89_data_PIPO_blk[15] | proc_89_start_FIFO_blk[15] | proc_89_TLF_FIFO_blk[15] | proc_89_input_sync_blk[15] | proc_89_output_sync_blk[15]);
    assign proc_89_data_FIFO_blk[16] = 1'b0;
    assign proc_89_data_PIPO_blk[16] = 1'b0;
    assign proc_89_start_FIFO_blk[16] = 1'b0;
    assign proc_89_TLF_FIFO_blk[16] = 1'b0;
    assign proc_89_input_sync_blk[16] = 1'b0;
    assign proc_89_output_sync_blk[16] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_89[16] = dl_detect_out ? proc_dep_vld_vec_89_reg[16] : (proc_89_data_FIFO_blk[16] | proc_89_data_PIPO_blk[16] | proc_89_start_FIFO_blk[16] | proc_89_TLF_FIFO_blk[16] | proc_89_input_sync_blk[16] | proc_89_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_89_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_89_reg <= proc_dep_vld_vec_89;
        end
    end
    assign in_chan_dep_vld_vec_89[0] = dep_chan_vld_53_89;
    assign in_chan_dep_data_vec_89[175 : 0] = dep_chan_data_53_89;
    assign token_in_vec_89[0] = token_53_89;
    assign in_chan_dep_vld_vec_89[1] = dep_chan_vld_86_89;
    assign in_chan_dep_data_vec_89[351 : 176] = dep_chan_data_86_89;
    assign token_in_vec_89[1] = token_86_89;
    assign in_chan_dep_vld_vec_89[2] = dep_chan_vld_87_89;
    assign in_chan_dep_data_vec_89[527 : 352] = dep_chan_data_87_89;
    assign token_in_vec_89[2] = token_87_89;
    assign in_chan_dep_vld_vec_89[3] = dep_chan_vld_88_89;
    assign in_chan_dep_data_vec_89[703 : 528] = dep_chan_data_88_89;
    assign token_in_vec_89[3] = token_88_89;
    assign in_chan_dep_vld_vec_89[4] = dep_chan_vld_90_89;
    assign in_chan_dep_data_vec_89[879 : 704] = dep_chan_data_90_89;
    assign token_in_vec_89[4] = token_90_89;
    assign in_chan_dep_vld_vec_89[5] = dep_chan_vld_91_89;
    assign in_chan_dep_data_vec_89[1055 : 880] = dep_chan_data_91_89;
    assign token_in_vec_89[5] = token_91_89;
    assign in_chan_dep_vld_vec_89[6] = dep_chan_vld_92_89;
    assign in_chan_dep_data_vec_89[1231 : 1056] = dep_chan_data_92_89;
    assign token_in_vec_89[6] = token_92_89;
    assign in_chan_dep_vld_vec_89[7] = dep_chan_vld_93_89;
    assign in_chan_dep_data_vec_89[1407 : 1232] = dep_chan_data_93_89;
    assign token_in_vec_89[7] = token_93_89;
    assign in_chan_dep_vld_vec_89[8] = dep_chan_vld_94_89;
    assign in_chan_dep_data_vec_89[1583 : 1408] = dep_chan_data_94_89;
    assign token_in_vec_89[8] = token_94_89;
    assign in_chan_dep_vld_vec_89[9] = dep_chan_vld_95_89;
    assign in_chan_dep_data_vec_89[1759 : 1584] = dep_chan_data_95_89;
    assign token_in_vec_89[9] = token_95_89;
    assign in_chan_dep_vld_vec_89[10] = dep_chan_vld_96_89;
    assign in_chan_dep_data_vec_89[1935 : 1760] = dep_chan_data_96_89;
    assign token_in_vec_89[10] = token_96_89;
    assign in_chan_dep_vld_vec_89[11] = dep_chan_vld_97_89;
    assign in_chan_dep_data_vec_89[2111 : 1936] = dep_chan_data_97_89;
    assign token_in_vec_89[11] = token_97_89;
    assign in_chan_dep_vld_vec_89[12] = dep_chan_vld_98_89;
    assign in_chan_dep_data_vec_89[2287 : 2112] = dep_chan_data_98_89;
    assign token_in_vec_89[12] = token_98_89;
    assign in_chan_dep_vld_vec_89[13] = dep_chan_vld_99_89;
    assign in_chan_dep_data_vec_89[2463 : 2288] = dep_chan_data_99_89;
    assign token_in_vec_89[13] = token_99_89;
    assign in_chan_dep_vld_vec_89[14] = dep_chan_vld_100_89;
    assign in_chan_dep_data_vec_89[2639 : 2464] = dep_chan_data_100_89;
    assign token_in_vec_89[14] = token_100_89;
    assign in_chan_dep_vld_vec_89[15] = dep_chan_vld_101_89;
    assign in_chan_dep_data_vec_89[2815 : 2640] = dep_chan_data_101_89;
    assign token_in_vec_89[15] = token_101_89;
    assign in_chan_dep_vld_vec_89[16] = dep_chan_vld_175_89;
    assign in_chan_dep_data_vec_89[2991 : 2816] = dep_chan_data_175_89;
    assign token_in_vec_89[16] = token_175_89;
    assign dep_chan_vld_89_53 = out_chan_dep_vld_vec_89[0];
    assign dep_chan_data_89_53 = out_chan_dep_data_89;
    assign token_89_53 = token_out_vec_89[0];
    assign dep_chan_vld_89_86 = out_chan_dep_vld_vec_89[1];
    assign dep_chan_data_89_86 = out_chan_dep_data_89;
    assign token_89_86 = token_out_vec_89[1];
    assign dep_chan_vld_89_87 = out_chan_dep_vld_vec_89[2];
    assign dep_chan_data_89_87 = out_chan_dep_data_89;
    assign token_89_87 = token_out_vec_89[2];
    assign dep_chan_vld_89_88 = out_chan_dep_vld_vec_89[3];
    assign dep_chan_data_89_88 = out_chan_dep_data_89;
    assign token_89_88 = token_out_vec_89[3];
    assign dep_chan_vld_89_90 = out_chan_dep_vld_vec_89[4];
    assign dep_chan_data_89_90 = out_chan_dep_data_89;
    assign token_89_90 = token_out_vec_89[4];
    assign dep_chan_vld_89_91 = out_chan_dep_vld_vec_89[5];
    assign dep_chan_data_89_91 = out_chan_dep_data_89;
    assign token_89_91 = token_out_vec_89[5];
    assign dep_chan_vld_89_92 = out_chan_dep_vld_vec_89[6];
    assign dep_chan_data_89_92 = out_chan_dep_data_89;
    assign token_89_92 = token_out_vec_89[6];
    assign dep_chan_vld_89_93 = out_chan_dep_vld_vec_89[7];
    assign dep_chan_data_89_93 = out_chan_dep_data_89;
    assign token_89_93 = token_out_vec_89[7];
    assign dep_chan_vld_89_94 = out_chan_dep_vld_vec_89[8];
    assign dep_chan_data_89_94 = out_chan_dep_data_89;
    assign token_89_94 = token_out_vec_89[8];
    assign dep_chan_vld_89_95 = out_chan_dep_vld_vec_89[9];
    assign dep_chan_data_89_95 = out_chan_dep_data_89;
    assign token_89_95 = token_out_vec_89[9];
    assign dep_chan_vld_89_96 = out_chan_dep_vld_vec_89[10];
    assign dep_chan_data_89_96 = out_chan_dep_data_89;
    assign token_89_96 = token_out_vec_89[10];
    assign dep_chan_vld_89_97 = out_chan_dep_vld_vec_89[11];
    assign dep_chan_data_89_97 = out_chan_dep_data_89;
    assign token_89_97 = token_out_vec_89[11];
    assign dep_chan_vld_89_98 = out_chan_dep_vld_vec_89[12];
    assign dep_chan_data_89_98 = out_chan_dep_data_89;
    assign token_89_98 = token_out_vec_89[12];
    assign dep_chan_vld_89_99 = out_chan_dep_vld_vec_89[13];
    assign dep_chan_data_89_99 = out_chan_dep_data_89;
    assign token_89_99 = token_out_vec_89[13];
    assign dep_chan_vld_89_100 = out_chan_dep_vld_vec_89[14];
    assign dep_chan_data_89_100 = out_chan_dep_data_89;
    assign token_89_100 = token_out_vec_89[14];
    assign dep_chan_vld_89_101 = out_chan_dep_vld_vec_89[15];
    assign dep_chan_data_89_101 = out_chan_dep_data_89;
    assign token_89_101 = token_out_vec_89[15];
    assign dep_chan_vld_89_175 = out_chan_dep_vld_vec_89[16];
    assign dep_chan_data_89_175 = out_chan_dep_data_89;
    assign token_89_175 = token_out_vec_89[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 90, 17, 17) top_hls_deadlock_detect_unit_90 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_90),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_90),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_90),
        .token_in_vec(token_in_vec_90),
        .dl_detect_in(dl_detect_out),
        .origin(origin[90]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_90),
        .out_chan_dep_data(out_chan_dep_data_90),
        .token_out_vec(token_out_vec_90),
        .dl_detect_out(dl_in_vec[90]));

    assign proc_90_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.fifo_A_PE_4_8_x064_blk_n);
    assign proc_90_data_PIPO_blk[0] = 1'b0;
    assign proc_90_start_FIFO_blk[0] = 1'b0;
    assign proc_90_TLF_FIFO_blk[0] = 1'b0;
    assign proc_90_input_sync_blk[0] = 1'b0;
    assign proc_90_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_90[0] = dl_detect_out ? proc_dep_vld_vec_90_reg[0] : (proc_90_data_FIFO_blk[0] | proc_90_data_PIPO_blk[0] | proc_90_start_FIFO_blk[0] | proc_90_TLF_FIFO_blk[0] | proc_90_input_sync_blk[0] | proc_90_output_sync_blk[0]);
    assign proc_90_data_FIFO_blk[1] = 1'b0;
    assign proc_90_data_PIPO_blk[1] = 1'b0;
    assign proc_90_start_FIFO_blk[1] = 1'b0;
    assign proc_90_TLF_FIFO_blk[1] = 1'b0;
    assign proc_90_input_sync_blk[1] = 1'b0;
    assign proc_90_output_sync_blk[1] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[1] = dl_detect_out ? proc_dep_vld_vec_90_reg[1] : (proc_90_data_FIFO_blk[1] | proc_90_data_PIPO_blk[1] | proc_90_start_FIFO_blk[1] | proc_90_TLF_FIFO_blk[1] | proc_90_input_sync_blk[1] | proc_90_output_sync_blk[1]);
    assign proc_90_data_FIFO_blk[2] = 1'b0;
    assign proc_90_data_PIPO_blk[2] = 1'b0;
    assign proc_90_start_FIFO_blk[2] = 1'b0;
    assign proc_90_TLF_FIFO_blk[2] = 1'b0;
    assign proc_90_input_sync_blk[2] = 1'b0;
    assign proc_90_output_sync_blk[2] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[2] = dl_detect_out ? proc_dep_vld_vec_90_reg[2] : (proc_90_data_FIFO_blk[2] | proc_90_data_PIPO_blk[2] | proc_90_start_FIFO_blk[2] | proc_90_TLF_FIFO_blk[2] | proc_90_input_sync_blk[2] | proc_90_output_sync_blk[2]);
    assign proc_90_data_FIFO_blk[3] = 1'b0;
    assign proc_90_data_PIPO_blk[3] = 1'b0;
    assign proc_90_start_FIFO_blk[3] = 1'b0;
    assign proc_90_TLF_FIFO_blk[3] = 1'b0;
    assign proc_90_input_sync_blk[3] = 1'b0;
    assign proc_90_output_sync_blk[3] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[3] = dl_detect_out ? proc_dep_vld_vec_90_reg[3] : (proc_90_data_FIFO_blk[3] | proc_90_data_PIPO_blk[3] | proc_90_start_FIFO_blk[3] | proc_90_TLF_FIFO_blk[3] | proc_90_input_sync_blk[3] | proc_90_output_sync_blk[3]);
    assign proc_90_data_FIFO_blk[4] = 1'b0;
    assign proc_90_data_PIPO_blk[4] = 1'b0;
    assign proc_90_start_FIFO_blk[4] = 1'b0;
    assign proc_90_TLF_FIFO_blk[4] = 1'b0;
    assign proc_90_input_sync_blk[4] = 1'b0;
    assign proc_90_output_sync_blk[4] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[4] = dl_detect_out ? proc_dep_vld_vec_90_reg[4] : (proc_90_data_FIFO_blk[4] | proc_90_data_PIPO_blk[4] | proc_90_start_FIFO_blk[4] | proc_90_TLF_FIFO_blk[4] | proc_90_input_sync_blk[4] | proc_90_output_sync_blk[4]);
    assign proc_90_data_FIFO_blk[5] = 1'b0;
    assign proc_90_data_PIPO_blk[5] = 1'b0;
    assign proc_90_start_FIFO_blk[5] = 1'b0;
    assign proc_90_TLF_FIFO_blk[5] = 1'b0;
    assign proc_90_input_sync_blk[5] = 1'b0;
    assign proc_90_output_sync_blk[5] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[5] = dl_detect_out ? proc_dep_vld_vec_90_reg[5] : (proc_90_data_FIFO_blk[5] | proc_90_data_PIPO_blk[5] | proc_90_start_FIFO_blk[5] | proc_90_TLF_FIFO_blk[5] | proc_90_input_sync_blk[5] | proc_90_output_sync_blk[5]);
    assign proc_90_data_FIFO_blk[6] = 1'b0;
    assign proc_90_data_PIPO_blk[6] = 1'b0;
    assign proc_90_start_FIFO_blk[6] = 1'b0;
    assign proc_90_TLF_FIFO_blk[6] = 1'b0;
    assign proc_90_input_sync_blk[6] = 1'b0;
    assign proc_90_output_sync_blk[6] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[6] = dl_detect_out ? proc_dep_vld_vec_90_reg[6] : (proc_90_data_FIFO_blk[6] | proc_90_data_PIPO_blk[6] | proc_90_start_FIFO_blk[6] | proc_90_TLF_FIFO_blk[6] | proc_90_input_sync_blk[6] | proc_90_output_sync_blk[6]);
    assign proc_90_data_FIFO_blk[7] = 1'b0;
    assign proc_90_data_PIPO_blk[7] = 1'b0;
    assign proc_90_start_FIFO_blk[7] = 1'b0;
    assign proc_90_TLF_FIFO_blk[7] = 1'b0;
    assign proc_90_input_sync_blk[7] = 1'b0;
    assign proc_90_output_sync_blk[7] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[7] = dl_detect_out ? proc_dep_vld_vec_90_reg[7] : (proc_90_data_FIFO_blk[7] | proc_90_data_PIPO_blk[7] | proc_90_start_FIFO_blk[7] | proc_90_TLF_FIFO_blk[7] | proc_90_input_sync_blk[7] | proc_90_output_sync_blk[7]);
    assign proc_90_data_FIFO_blk[8] = 1'b0;
    assign proc_90_data_PIPO_blk[8] = 1'b0;
    assign proc_90_start_FIFO_blk[8] = 1'b0;
    assign proc_90_TLF_FIFO_blk[8] = 1'b0;
    assign proc_90_input_sync_blk[8] = 1'b0;
    assign proc_90_output_sync_blk[8] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[8] = dl_detect_out ? proc_dep_vld_vec_90_reg[8] : (proc_90_data_FIFO_blk[8] | proc_90_data_PIPO_blk[8] | proc_90_start_FIFO_blk[8] | proc_90_TLF_FIFO_blk[8] | proc_90_input_sync_blk[8] | proc_90_output_sync_blk[8]);
    assign proc_90_data_FIFO_blk[9] = 1'b0;
    assign proc_90_data_PIPO_blk[9] = 1'b0;
    assign proc_90_start_FIFO_blk[9] = 1'b0;
    assign proc_90_TLF_FIFO_blk[9] = 1'b0;
    assign proc_90_input_sync_blk[9] = 1'b0;
    assign proc_90_output_sync_blk[9] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[9] = dl_detect_out ? proc_dep_vld_vec_90_reg[9] : (proc_90_data_FIFO_blk[9] | proc_90_data_PIPO_blk[9] | proc_90_start_FIFO_blk[9] | proc_90_TLF_FIFO_blk[9] | proc_90_input_sync_blk[9] | proc_90_output_sync_blk[9]);
    assign proc_90_data_FIFO_blk[10] = 1'b0;
    assign proc_90_data_PIPO_blk[10] = 1'b0;
    assign proc_90_start_FIFO_blk[10] = 1'b0;
    assign proc_90_TLF_FIFO_blk[10] = 1'b0;
    assign proc_90_input_sync_blk[10] = 1'b0;
    assign proc_90_output_sync_blk[10] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[10] = dl_detect_out ? proc_dep_vld_vec_90_reg[10] : (proc_90_data_FIFO_blk[10] | proc_90_data_PIPO_blk[10] | proc_90_start_FIFO_blk[10] | proc_90_TLF_FIFO_blk[10] | proc_90_input_sync_blk[10] | proc_90_output_sync_blk[10]);
    assign proc_90_data_FIFO_blk[11] = 1'b0;
    assign proc_90_data_PIPO_blk[11] = 1'b0;
    assign proc_90_start_FIFO_blk[11] = 1'b0;
    assign proc_90_TLF_FIFO_blk[11] = 1'b0;
    assign proc_90_input_sync_blk[11] = 1'b0;
    assign proc_90_output_sync_blk[11] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[11] = dl_detect_out ? proc_dep_vld_vec_90_reg[11] : (proc_90_data_FIFO_blk[11] | proc_90_data_PIPO_blk[11] | proc_90_start_FIFO_blk[11] | proc_90_TLF_FIFO_blk[11] | proc_90_input_sync_blk[11] | proc_90_output_sync_blk[11]);
    assign proc_90_data_FIFO_blk[12] = 1'b0;
    assign proc_90_data_PIPO_blk[12] = 1'b0;
    assign proc_90_start_FIFO_blk[12] = 1'b0;
    assign proc_90_TLF_FIFO_blk[12] = 1'b0;
    assign proc_90_input_sync_blk[12] = 1'b0;
    assign proc_90_output_sync_blk[12] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[12] = dl_detect_out ? proc_dep_vld_vec_90_reg[12] : (proc_90_data_FIFO_blk[12] | proc_90_data_PIPO_blk[12] | proc_90_start_FIFO_blk[12] | proc_90_TLF_FIFO_blk[12] | proc_90_input_sync_blk[12] | proc_90_output_sync_blk[12]);
    assign proc_90_data_FIFO_blk[13] = 1'b0;
    assign proc_90_data_PIPO_blk[13] = 1'b0;
    assign proc_90_start_FIFO_blk[13] = 1'b0;
    assign proc_90_TLF_FIFO_blk[13] = 1'b0;
    assign proc_90_input_sync_blk[13] = 1'b0;
    assign proc_90_output_sync_blk[13] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[13] = dl_detect_out ? proc_dep_vld_vec_90_reg[13] : (proc_90_data_FIFO_blk[13] | proc_90_data_PIPO_blk[13] | proc_90_start_FIFO_blk[13] | proc_90_TLF_FIFO_blk[13] | proc_90_input_sync_blk[13] | proc_90_output_sync_blk[13]);
    assign proc_90_data_FIFO_blk[14] = 1'b0;
    assign proc_90_data_PIPO_blk[14] = 1'b0;
    assign proc_90_start_FIFO_blk[14] = 1'b0;
    assign proc_90_TLF_FIFO_blk[14] = 1'b0;
    assign proc_90_input_sync_blk[14] = 1'b0;
    assign proc_90_output_sync_blk[14] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[14] = dl_detect_out ? proc_dep_vld_vec_90_reg[14] : (proc_90_data_FIFO_blk[14] | proc_90_data_PIPO_blk[14] | proc_90_start_FIFO_blk[14] | proc_90_TLF_FIFO_blk[14] | proc_90_input_sync_blk[14] | proc_90_output_sync_blk[14]);
    assign proc_90_data_FIFO_blk[15] = 1'b0;
    assign proc_90_data_PIPO_blk[15] = 1'b0;
    assign proc_90_start_FIFO_blk[15] = 1'b0;
    assign proc_90_TLF_FIFO_blk[15] = 1'b0;
    assign proc_90_input_sync_blk[15] = 1'b0;
    assign proc_90_output_sync_blk[15] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[15] = dl_detect_out ? proc_dep_vld_vec_90_reg[15] : (proc_90_data_FIFO_blk[15] | proc_90_data_PIPO_blk[15] | proc_90_start_FIFO_blk[15] | proc_90_TLF_FIFO_blk[15] | proc_90_input_sync_blk[15] | proc_90_output_sync_blk[15]);
    assign proc_90_data_FIFO_blk[16] = 1'b0;
    assign proc_90_data_PIPO_blk[16] = 1'b0;
    assign proc_90_start_FIFO_blk[16] = 1'b0;
    assign proc_90_TLF_FIFO_blk[16] = 1'b0;
    assign proc_90_input_sync_blk[16] = 1'b0;
    assign proc_90_output_sync_blk[16] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_90[16] = dl_detect_out ? proc_dep_vld_vec_90_reg[16] : (proc_90_data_FIFO_blk[16] | proc_90_data_PIPO_blk[16] | proc_90_start_FIFO_blk[16] | proc_90_TLF_FIFO_blk[16] | proc_90_input_sync_blk[16] | proc_90_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_90_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_90_reg <= proc_dep_vld_vec_90;
        end
    end
    assign in_chan_dep_vld_vec_90[0] = dep_chan_vld_61_90;
    assign in_chan_dep_data_vec_90[175 : 0] = dep_chan_data_61_90;
    assign token_in_vec_90[0] = token_61_90;
    assign in_chan_dep_vld_vec_90[1] = dep_chan_vld_86_90;
    assign in_chan_dep_data_vec_90[351 : 176] = dep_chan_data_86_90;
    assign token_in_vec_90[1] = token_86_90;
    assign in_chan_dep_vld_vec_90[2] = dep_chan_vld_87_90;
    assign in_chan_dep_data_vec_90[527 : 352] = dep_chan_data_87_90;
    assign token_in_vec_90[2] = token_87_90;
    assign in_chan_dep_vld_vec_90[3] = dep_chan_vld_88_90;
    assign in_chan_dep_data_vec_90[703 : 528] = dep_chan_data_88_90;
    assign token_in_vec_90[3] = token_88_90;
    assign in_chan_dep_vld_vec_90[4] = dep_chan_vld_89_90;
    assign in_chan_dep_data_vec_90[879 : 704] = dep_chan_data_89_90;
    assign token_in_vec_90[4] = token_89_90;
    assign in_chan_dep_vld_vec_90[5] = dep_chan_vld_91_90;
    assign in_chan_dep_data_vec_90[1055 : 880] = dep_chan_data_91_90;
    assign token_in_vec_90[5] = token_91_90;
    assign in_chan_dep_vld_vec_90[6] = dep_chan_vld_92_90;
    assign in_chan_dep_data_vec_90[1231 : 1056] = dep_chan_data_92_90;
    assign token_in_vec_90[6] = token_92_90;
    assign in_chan_dep_vld_vec_90[7] = dep_chan_vld_93_90;
    assign in_chan_dep_data_vec_90[1407 : 1232] = dep_chan_data_93_90;
    assign token_in_vec_90[7] = token_93_90;
    assign in_chan_dep_vld_vec_90[8] = dep_chan_vld_94_90;
    assign in_chan_dep_data_vec_90[1583 : 1408] = dep_chan_data_94_90;
    assign token_in_vec_90[8] = token_94_90;
    assign in_chan_dep_vld_vec_90[9] = dep_chan_vld_95_90;
    assign in_chan_dep_data_vec_90[1759 : 1584] = dep_chan_data_95_90;
    assign token_in_vec_90[9] = token_95_90;
    assign in_chan_dep_vld_vec_90[10] = dep_chan_vld_96_90;
    assign in_chan_dep_data_vec_90[1935 : 1760] = dep_chan_data_96_90;
    assign token_in_vec_90[10] = token_96_90;
    assign in_chan_dep_vld_vec_90[11] = dep_chan_vld_97_90;
    assign in_chan_dep_data_vec_90[2111 : 1936] = dep_chan_data_97_90;
    assign token_in_vec_90[11] = token_97_90;
    assign in_chan_dep_vld_vec_90[12] = dep_chan_vld_98_90;
    assign in_chan_dep_data_vec_90[2287 : 2112] = dep_chan_data_98_90;
    assign token_in_vec_90[12] = token_98_90;
    assign in_chan_dep_vld_vec_90[13] = dep_chan_vld_99_90;
    assign in_chan_dep_data_vec_90[2463 : 2288] = dep_chan_data_99_90;
    assign token_in_vec_90[13] = token_99_90;
    assign in_chan_dep_vld_vec_90[14] = dep_chan_vld_100_90;
    assign in_chan_dep_data_vec_90[2639 : 2464] = dep_chan_data_100_90;
    assign token_in_vec_90[14] = token_100_90;
    assign in_chan_dep_vld_vec_90[15] = dep_chan_vld_101_90;
    assign in_chan_dep_data_vec_90[2815 : 2640] = dep_chan_data_101_90;
    assign token_in_vec_90[15] = token_101_90;
    assign in_chan_dep_vld_vec_90[16] = dep_chan_vld_175_90;
    assign in_chan_dep_data_vec_90[2991 : 2816] = dep_chan_data_175_90;
    assign token_in_vec_90[16] = token_175_90;
    assign dep_chan_vld_90_61 = out_chan_dep_vld_vec_90[0];
    assign dep_chan_data_90_61 = out_chan_dep_data_90;
    assign token_90_61 = token_out_vec_90[0];
    assign dep_chan_vld_90_86 = out_chan_dep_vld_vec_90[1];
    assign dep_chan_data_90_86 = out_chan_dep_data_90;
    assign token_90_86 = token_out_vec_90[1];
    assign dep_chan_vld_90_87 = out_chan_dep_vld_vec_90[2];
    assign dep_chan_data_90_87 = out_chan_dep_data_90;
    assign token_90_87 = token_out_vec_90[2];
    assign dep_chan_vld_90_88 = out_chan_dep_vld_vec_90[3];
    assign dep_chan_data_90_88 = out_chan_dep_data_90;
    assign token_90_88 = token_out_vec_90[3];
    assign dep_chan_vld_90_89 = out_chan_dep_vld_vec_90[4];
    assign dep_chan_data_90_89 = out_chan_dep_data_90;
    assign token_90_89 = token_out_vec_90[4];
    assign dep_chan_vld_90_91 = out_chan_dep_vld_vec_90[5];
    assign dep_chan_data_90_91 = out_chan_dep_data_90;
    assign token_90_91 = token_out_vec_90[5];
    assign dep_chan_vld_90_92 = out_chan_dep_vld_vec_90[6];
    assign dep_chan_data_90_92 = out_chan_dep_data_90;
    assign token_90_92 = token_out_vec_90[6];
    assign dep_chan_vld_90_93 = out_chan_dep_vld_vec_90[7];
    assign dep_chan_data_90_93 = out_chan_dep_data_90;
    assign token_90_93 = token_out_vec_90[7];
    assign dep_chan_vld_90_94 = out_chan_dep_vld_vec_90[8];
    assign dep_chan_data_90_94 = out_chan_dep_data_90;
    assign token_90_94 = token_out_vec_90[8];
    assign dep_chan_vld_90_95 = out_chan_dep_vld_vec_90[9];
    assign dep_chan_data_90_95 = out_chan_dep_data_90;
    assign token_90_95 = token_out_vec_90[9];
    assign dep_chan_vld_90_96 = out_chan_dep_vld_vec_90[10];
    assign dep_chan_data_90_96 = out_chan_dep_data_90;
    assign token_90_96 = token_out_vec_90[10];
    assign dep_chan_vld_90_97 = out_chan_dep_vld_vec_90[11];
    assign dep_chan_data_90_97 = out_chan_dep_data_90;
    assign token_90_97 = token_out_vec_90[11];
    assign dep_chan_vld_90_98 = out_chan_dep_vld_vec_90[12];
    assign dep_chan_data_90_98 = out_chan_dep_data_90;
    assign token_90_98 = token_out_vec_90[12];
    assign dep_chan_vld_90_99 = out_chan_dep_vld_vec_90[13];
    assign dep_chan_data_90_99 = out_chan_dep_data_90;
    assign token_90_99 = token_out_vec_90[13];
    assign dep_chan_vld_90_100 = out_chan_dep_vld_vec_90[14];
    assign dep_chan_data_90_100 = out_chan_dep_data_90;
    assign token_90_100 = token_out_vec_90[14];
    assign dep_chan_vld_90_101 = out_chan_dep_vld_vec_90[15];
    assign dep_chan_data_90_101 = out_chan_dep_data_90;
    assign token_90_101 = token_out_vec_90[15];
    assign dep_chan_vld_90_175 = out_chan_dep_vld_vec_90[16];
    assign dep_chan_data_90_175 = out_chan_dep_data_90;
    assign token_90_175 = token_out_vec_90[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 91, 17, 17) top_hls_deadlock_detect_unit_91 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_91),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_91),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_91),
        .token_in_vec(token_in_vec_91),
        .dl_detect_in(dl_detect_out),
        .origin(origin[91]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_91),
        .out_chan_dep_data(out_chan_dep_data_91),
        .token_out_vec(token_out_vec_91),
        .dl_detect_out(dl_in_vec[91]));

    assign proc_91_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.fifo_A_PE_5_8_x073_blk_n);
    assign proc_91_data_PIPO_blk[0] = 1'b0;
    assign proc_91_start_FIFO_blk[0] = 1'b0;
    assign proc_91_TLF_FIFO_blk[0] = 1'b0;
    assign proc_91_input_sync_blk[0] = 1'b0;
    assign proc_91_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_91[0] = dl_detect_out ? proc_dep_vld_vec_91_reg[0] : (proc_91_data_FIFO_blk[0] | proc_91_data_PIPO_blk[0] | proc_91_start_FIFO_blk[0] | proc_91_TLF_FIFO_blk[0] | proc_91_input_sync_blk[0] | proc_91_output_sync_blk[0]);
    assign proc_91_data_FIFO_blk[1] = 1'b0;
    assign proc_91_data_PIPO_blk[1] = 1'b0;
    assign proc_91_start_FIFO_blk[1] = 1'b0;
    assign proc_91_TLF_FIFO_blk[1] = 1'b0;
    assign proc_91_input_sync_blk[1] = 1'b0;
    assign proc_91_output_sync_blk[1] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[1] = dl_detect_out ? proc_dep_vld_vec_91_reg[1] : (proc_91_data_FIFO_blk[1] | proc_91_data_PIPO_blk[1] | proc_91_start_FIFO_blk[1] | proc_91_TLF_FIFO_blk[1] | proc_91_input_sync_blk[1] | proc_91_output_sync_blk[1]);
    assign proc_91_data_FIFO_blk[2] = 1'b0;
    assign proc_91_data_PIPO_blk[2] = 1'b0;
    assign proc_91_start_FIFO_blk[2] = 1'b0;
    assign proc_91_TLF_FIFO_blk[2] = 1'b0;
    assign proc_91_input_sync_blk[2] = 1'b0;
    assign proc_91_output_sync_blk[2] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[2] = dl_detect_out ? proc_dep_vld_vec_91_reg[2] : (proc_91_data_FIFO_blk[2] | proc_91_data_PIPO_blk[2] | proc_91_start_FIFO_blk[2] | proc_91_TLF_FIFO_blk[2] | proc_91_input_sync_blk[2] | proc_91_output_sync_blk[2]);
    assign proc_91_data_FIFO_blk[3] = 1'b0;
    assign proc_91_data_PIPO_blk[3] = 1'b0;
    assign proc_91_start_FIFO_blk[3] = 1'b0;
    assign proc_91_TLF_FIFO_blk[3] = 1'b0;
    assign proc_91_input_sync_blk[3] = 1'b0;
    assign proc_91_output_sync_blk[3] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[3] = dl_detect_out ? proc_dep_vld_vec_91_reg[3] : (proc_91_data_FIFO_blk[3] | proc_91_data_PIPO_blk[3] | proc_91_start_FIFO_blk[3] | proc_91_TLF_FIFO_blk[3] | proc_91_input_sync_blk[3] | proc_91_output_sync_blk[3]);
    assign proc_91_data_FIFO_blk[4] = 1'b0;
    assign proc_91_data_PIPO_blk[4] = 1'b0;
    assign proc_91_start_FIFO_blk[4] = 1'b0;
    assign proc_91_TLF_FIFO_blk[4] = 1'b0;
    assign proc_91_input_sync_blk[4] = 1'b0;
    assign proc_91_output_sync_blk[4] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[4] = dl_detect_out ? proc_dep_vld_vec_91_reg[4] : (proc_91_data_FIFO_blk[4] | proc_91_data_PIPO_blk[4] | proc_91_start_FIFO_blk[4] | proc_91_TLF_FIFO_blk[4] | proc_91_input_sync_blk[4] | proc_91_output_sync_blk[4]);
    assign proc_91_data_FIFO_blk[5] = 1'b0;
    assign proc_91_data_PIPO_blk[5] = 1'b0;
    assign proc_91_start_FIFO_blk[5] = 1'b0;
    assign proc_91_TLF_FIFO_blk[5] = 1'b0;
    assign proc_91_input_sync_blk[5] = 1'b0;
    assign proc_91_output_sync_blk[5] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[5] = dl_detect_out ? proc_dep_vld_vec_91_reg[5] : (proc_91_data_FIFO_blk[5] | proc_91_data_PIPO_blk[5] | proc_91_start_FIFO_blk[5] | proc_91_TLF_FIFO_blk[5] | proc_91_input_sync_blk[5] | proc_91_output_sync_blk[5]);
    assign proc_91_data_FIFO_blk[6] = 1'b0;
    assign proc_91_data_PIPO_blk[6] = 1'b0;
    assign proc_91_start_FIFO_blk[6] = 1'b0;
    assign proc_91_TLF_FIFO_blk[6] = 1'b0;
    assign proc_91_input_sync_blk[6] = 1'b0;
    assign proc_91_output_sync_blk[6] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[6] = dl_detect_out ? proc_dep_vld_vec_91_reg[6] : (proc_91_data_FIFO_blk[6] | proc_91_data_PIPO_blk[6] | proc_91_start_FIFO_blk[6] | proc_91_TLF_FIFO_blk[6] | proc_91_input_sync_blk[6] | proc_91_output_sync_blk[6]);
    assign proc_91_data_FIFO_blk[7] = 1'b0;
    assign proc_91_data_PIPO_blk[7] = 1'b0;
    assign proc_91_start_FIFO_blk[7] = 1'b0;
    assign proc_91_TLF_FIFO_blk[7] = 1'b0;
    assign proc_91_input_sync_blk[7] = 1'b0;
    assign proc_91_output_sync_blk[7] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[7] = dl_detect_out ? proc_dep_vld_vec_91_reg[7] : (proc_91_data_FIFO_blk[7] | proc_91_data_PIPO_blk[7] | proc_91_start_FIFO_blk[7] | proc_91_TLF_FIFO_blk[7] | proc_91_input_sync_blk[7] | proc_91_output_sync_blk[7]);
    assign proc_91_data_FIFO_blk[8] = 1'b0;
    assign proc_91_data_PIPO_blk[8] = 1'b0;
    assign proc_91_start_FIFO_blk[8] = 1'b0;
    assign proc_91_TLF_FIFO_blk[8] = 1'b0;
    assign proc_91_input_sync_blk[8] = 1'b0;
    assign proc_91_output_sync_blk[8] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[8] = dl_detect_out ? proc_dep_vld_vec_91_reg[8] : (proc_91_data_FIFO_blk[8] | proc_91_data_PIPO_blk[8] | proc_91_start_FIFO_blk[8] | proc_91_TLF_FIFO_blk[8] | proc_91_input_sync_blk[8] | proc_91_output_sync_blk[8]);
    assign proc_91_data_FIFO_blk[9] = 1'b0;
    assign proc_91_data_PIPO_blk[9] = 1'b0;
    assign proc_91_start_FIFO_blk[9] = 1'b0;
    assign proc_91_TLF_FIFO_blk[9] = 1'b0;
    assign proc_91_input_sync_blk[9] = 1'b0;
    assign proc_91_output_sync_blk[9] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[9] = dl_detect_out ? proc_dep_vld_vec_91_reg[9] : (proc_91_data_FIFO_blk[9] | proc_91_data_PIPO_blk[9] | proc_91_start_FIFO_blk[9] | proc_91_TLF_FIFO_blk[9] | proc_91_input_sync_blk[9] | proc_91_output_sync_blk[9]);
    assign proc_91_data_FIFO_blk[10] = 1'b0;
    assign proc_91_data_PIPO_blk[10] = 1'b0;
    assign proc_91_start_FIFO_blk[10] = 1'b0;
    assign proc_91_TLF_FIFO_blk[10] = 1'b0;
    assign proc_91_input_sync_blk[10] = 1'b0;
    assign proc_91_output_sync_blk[10] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[10] = dl_detect_out ? proc_dep_vld_vec_91_reg[10] : (proc_91_data_FIFO_blk[10] | proc_91_data_PIPO_blk[10] | proc_91_start_FIFO_blk[10] | proc_91_TLF_FIFO_blk[10] | proc_91_input_sync_blk[10] | proc_91_output_sync_blk[10]);
    assign proc_91_data_FIFO_blk[11] = 1'b0;
    assign proc_91_data_PIPO_blk[11] = 1'b0;
    assign proc_91_start_FIFO_blk[11] = 1'b0;
    assign proc_91_TLF_FIFO_blk[11] = 1'b0;
    assign proc_91_input_sync_blk[11] = 1'b0;
    assign proc_91_output_sync_blk[11] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[11] = dl_detect_out ? proc_dep_vld_vec_91_reg[11] : (proc_91_data_FIFO_blk[11] | proc_91_data_PIPO_blk[11] | proc_91_start_FIFO_blk[11] | proc_91_TLF_FIFO_blk[11] | proc_91_input_sync_blk[11] | proc_91_output_sync_blk[11]);
    assign proc_91_data_FIFO_blk[12] = 1'b0;
    assign proc_91_data_PIPO_blk[12] = 1'b0;
    assign proc_91_start_FIFO_blk[12] = 1'b0;
    assign proc_91_TLF_FIFO_blk[12] = 1'b0;
    assign proc_91_input_sync_blk[12] = 1'b0;
    assign proc_91_output_sync_blk[12] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[12] = dl_detect_out ? proc_dep_vld_vec_91_reg[12] : (proc_91_data_FIFO_blk[12] | proc_91_data_PIPO_blk[12] | proc_91_start_FIFO_blk[12] | proc_91_TLF_FIFO_blk[12] | proc_91_input_sync_blk[12] | proc_91_output_sync_blk[12]);
    assign proc_91_data_FIFO_blk[13] = 1'b0;
    assign proc_91_data_PIPO_blk[13] = 1'b0;
    assign proc_91_start_FIFO_blk[13] = 1'b0;
    assign proc_91_TLF_FIFO_blk[13] = 1'b0;
    assign proc_91_input_sync_blk[13] = 1'b0;
    assign proc_91_output_sync_blk[13] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[13] = dl_detect_out ? proc_dep_vld_vec_91_reg[13] : (proc_91_data_FIFO_blk[13] | proc_91_data_PIPO_blk[13] | proc_91_start_FIFO_blk[13] | proc_91_TLF_FIFO_blk[13] | proc_91_input_sync_blk[13] | proc_91_output_sync_blk[13]);
    assign proc_91_data_FIFO_blk[14] = 1'b0;
    assign proc_91_data_PIPO_blk[14] = 1'b0;
    assign proc_91_start_FIFO_blk[14] = 1'b0;
    assign proc_91_TLF_FIFO_blk[14] = 1'b0;
    assign proc_91_input_sync_blk[14] = 1'b0;
    assign proc_91_output_sync_blk[14] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[14] = dl_detect_out ? proc_dep_vld_vec_91_reg[14] : (proc_91_data_FIFO_blk[14] | proc_91_data_PIPO_blk[14] | proc_91_start_FIFO_blk[14] | proc_91_TLF_FIFO_blk[14] | proc_91_input_sync_blk[14] | proc_91_output_sync_blk[14]);
    assign proc_91_data_FIFO_blk[15] = 1'b0;
    assign proc_91_data_PIPO_blk[15] = 1'b0;
    assign proc_91_start_FIFO_blk[15] = 1'b0;
    assign proc_91_TLF_FIFO_blk[15] = 1'b0;
    assign proc_91_input_sync_blk[15] = 1'b0;
    assign proc_91_output_sync_blk[15] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[15] = dl_detect_out ? proc_dep_vld_vec_91_reg[15] : (proc_91_data_FIFO_blk[15] | proc_91_data_PIPO_blk[15] | proc_91_start_FIFO_blk[15] | proc_91_TLF_FIFO_blk[15] | proc_91_input_sync_blk[15] | proc_91_output_sync_blk[15]);
    assign proc_91_data_FIFO_blk[16] = 1'b0;
    assign proc_91_data_PIPO_blk[16] = 1'b0;
    assign proc_91_start_FIFO_blk[16] = 1'b0;
    assign proc_91_TLF_FIFO_blk[16] = 1'b0;
    assign proc_91_input_sync_blk[16] = 1'b0;
    assign proc_91_output_sync_blk[16] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_91[16] = dl_detect_out ? proc_dep_vld_vec_91_reg[16] : (proc_91_data_FIFO_blk[16] | proc_91_data_PIPO_blk[16] | proc_91_start_FIFO_blk[16] | proc_91_TLF_FIFO_blk[16] | proc_91_input_sync_blk[16] | proc_91_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_91_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_91_reg <= proc_dep_vld_vec_91;
        end
    end
    assign in_chan_dep_vld_vec_91[0] = dep_chan_vld_69_91;
    assign in_chan_dep_data_vec_91[175 : 0] = dep_chan_data_69_91;
    assign token_in_vec_91[0] = token_69_91;
    assign in_chan_dep_vld_vec_91[1] = dep_chan_vld_86_91;
    assign in_chan_dep_data_vec_91[351 : 176] = dep_chan_data_86_91;
    assign token_in_vec_91[1] = token_86_91;
    assign in_chan_dep_vld_vec_91[2] = dep_chan_vld_87_91;
    assign in_chan_dep_data_vec_91[527 : 352] = dep_chan_data_87_91;
    assign token_in_vec_91[2] = token_87_91;
    assign in_chan_dep_vld_vec_91[3] = dep_chan_vld_88_91;
    assign in_chan_dep_data_vec_91[703 : 528] = dep_chan_data_88_91;
    assign token_in_vec_91[3] = token_88_91;
    assign in_chan_dep_vld_vec_91[4] = dep_chan_vld_89_91;
    assign in_chan_dep_data_vec_91[879 : 704] = dep_chan_data_89_91;
    assign token_in_vec_91[4] = token_89_91;
    assign in_chan_dep_vld_vec_91[5] = dep_chan_vld_90_91;
    assign in_chan_dep_data_vec_91[1055 : 880] = dep_chan_data_90_91;
    assign token_in_vec_91[5] = token_90_91;
    assign in_chan_dep_vld_vec_91[6] = dep_chan_vld_92_91;
    assign in_chan_dep_data_vec_91[1231 : 1056] = dep_chan_data_92_91;
    assign token_in_vec_91[6] = token_92_91;
    assign in_chan_dep_vld_vec_91[7] = dep_chan_vld_93_91;
    assign in_chan_dep_data_vec_91[1407 : 1232] = dep_chan_data_93_91;
    assign token_in_vec_91[7] = token_93_91;
    assign in_chan_dep_vld_vec_91[8] = dep_chan_vld_94_91;
    assign in_chan_dep_data_vec_91[1583 : 1408] = dep_chan_data_94_91;
    assign token_in_vec_91[8] = token_94_91;
    assign in_chan_dep_vld_vec_91[9] = dep_chan_vld_95_91;
    assign in_chan_dep_data_vec_91[1759 : 1584] = dep_chan_data_95_91;
    assign token_in_vec_91[9] = token_95_91;
    assign in_chan_dep_vld_vec_91[10] = dep_chan_vld_96_91;
    assign in_chan_dep_data_vec_91[1935 : 1760] = dep_chan_data_96_91;
    assign token_in_vec_91[10] = token_96_91;
    assign in_chan_dep_vld_vec_91[11] = dep_chan_vld_97_91;
    assign in_chan_dep_data_vec_91[2111 : 1936] = dep_chan_data_97_91;
    assign token_in_vec_91[11] = token_97_91;
    assign in_chan_dep_vld_vec_91[12] = dep_chan_vld_98_91;
    assign in_chan_dep_data_vec_91[2287 : 2112] = dep_chan_data_98_91;
    assign token_in_vec_91[12] = token_98_91;
    assign in_chan_dep_vld_vec_91[13] = dep_chan_vld_99_91;
    assign in_chan_dep_data_vec_91[2463 : 2288] = dep_chan_data_99_91;
    assign token_in_vec_91[13] = token_99_91;
    assign in_chan_dep_vld_vec_91[14] = dep_chan_vld_100_91;
    assign in_chan_dep_data_vec_91[2639 : 2464] = dep_chan_data_100_91;
    assign token_in_vec_91[14] = token_100_91;
    assign in_chan_dep_vld_vec_91[15] = dep_chan_vld_101_91;
    assign in_chan_dep_data_vec_91[2815 : 2640] = dep_chan_data_101_91;
    assign token_in_vec_91[15] = token_101_91;
    assign in_chan_dep_vld_vec_91[16] = dep_chan_vld_175_91;
    assign in_chan_dep_data_vec_91[2991 : 2816] = dep_chan_data_175_91;
    assign token_in_vec_91[16] = token_175_91;
    assign dep_chan_vld_91_69 = out_chan_dep_vld_vec_91[0];
    assign dep_chan_data_91_69 = out_chan_dep_data_91;
    assign token_91_69 = token_out_vec_91[0];
    assign dep_chan_vld_91_86 = out_chan_dep_vld_vec_91[1];
    assign dep_chan_data_91_86 = out_chan_dep_data_91;
    assign token_91_86 = token_out_vec_91[1];
    assign dep_chan_vld_91_87 = out_chan_dep_vld_vec_91[2];
    assign dep_chan_data_91_87 = out_chan_dep_data_91;
    assign token_91_87 = token_out_vec_91[2];
    assign dep_chan_vld_91_88 = out_chan_dep_vld_vec_91[3];
    assign dep_chan_data_91_88 = out_chan_dep_data_91;
    assign token_91_88 = token_out_vec_91[3];
    assign dep_chan_vld_91_89 = out_chan_dep_vld_vec_91[4];
    assign dep_chan_data_91_89 = out_chan_dep_data_91;
    assign token_91_89 = token_out_vec_91[4];
    assign dep_chan_vld_91_90 = out_chan_dep_vld_vec_91[5];
    assign dep_chan_data_91_90 = out_chan_dep_data_91;
    assign token_91_90 = token_out_vec_91[5];
    assign dep_chan_vld_91_92 = out_chan_dep_vld_vec_91[6];
    assign dep_chan_data_91_92 = out_chan_dep_data_91;
    assign token_91_92 = token_out_vec_91[6];
    assign dep_chan_vld_91_93 = out_chan_dep_vld_vec_91[7];
    assign dep_chan_data_91_93 = out_chan_dep_data_91;
    assign token_91_93 = token_out_vec_91[7];
    assign dep_chan_vld_91_94 = out_chan_dep_vld_vec_91[8];
    assign dep_chan_data_91_94 = out_chan_dep_data_91;
    assign token_91_94 = token_out_vec_91[8];
    assign dep_chan_vld_91_95 = out_chan_dep_vld_vec_91[9];
    assign dep_chan_data_91_95 = out_chan_dep_data_91;
    assign token_91_95 = token_out_vec_91[9];
    assign dep_chan_vld_91_96 = out_chan_dep_vld_vec_91[10];
    assign dep_chan_data_91_96 = out_chan_dep_data_91;
    assign token_91_96 = token_out_vec_91[10];
    assign dep_chan_vld_91_97 = out_chan_dep_vld_vec_91[11];
    assign dep_chan_data_91_97 = out_chan_dep_data_91;
    assign token_91_97 = token_out_vec_91[11];
    assign dep_chan_vld_91_98 = out_chan_dep_vld_vec_91[12];
    assign dep_chan_data_91_98 = out_chan_dep_data_91;
    assign token_91_98 = token_out_vec_91[12];
    assign dep_chan_vld_91_99 = out_chan_dep_vld_vec_91[13];
    assign dep_chan_data_91_99 = out_chan_dep_data_91;
    assign token_91_99 = token_out_vec_91[13];
    assign dep_chan_vld_91_100 = out_chan_dep_vld_vec_91[14];
    assign dep_chan_data_91_100 = out_chan_dep_data_91;
    assign token_91_100 = token_out_vec_91[14];
    assign dep_chan_vld_91_101 = out_chan_dep_vld_vec_91[15];
    assign dep_chan_data_91_101 = out_chan_dep_data_91;
    assign token_91_101 = token_out_vec_91[15];
    assign dep_chan_vld_91_175 = out_chan_dep_vld_vec_91[16];
    assign dep_chan_data_91_175 = out_chan_dep_data_91;
    assign token_91_175 = token_out_vec_91[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 92, 17, 17) top_hls_deadlock_detect_unit_92 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_92),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_92),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_92),
        .token_in_vec(token_in_vec_92),
        .dl_detect_in(dl_detect_out),
        .origin(origin[92]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_92),
        .out_chan_dep_data(out_chan_dep_data_92),
        .token_out_vec(token_out_vec_92),
        .dl_detect_out(dl_in_vec[92]));

    assign proc_92_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.fifo_A_PE_6_8_x082_blk_n);
    assign proc_92_data_PIPO_blk[0] = 1'b0;
    assign proc_92_start_FIFO_blk[0] = 1'b0;
    assign proc_92_TLF_FIFO_blk[0] = 1'b0;
    assign proc_92_input_sync_blk[0] = 1'b0;
    assign proc_92_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_92[0] = dl_detect_out ? proc_dep_vld_vec_92_reg[0] : (proc_92_data_FIFO_blk[0] | proc_92_data_PIPO_blk[0] | proc_92_start_FIFO_blk[0] | proc_92_TLF_FIFO_blk[0] | proc_92_input_sync_blk[0] | proc_92_output_sync_blk[0]);
    assign proc_92_data_FIFO_blk[1] = 1'b0;
    assign proc_92_data_PIPO_blk[1] = 1'b0;
    assign proc_92_start_FIFO_blk[1] = 1'b0;
    assign proc_92_TLF_FIFO_blk[1] = 1'b0;
    assign proc_92_input_sync_blk[1] = 1'b0;
    assign proc_92_output_sync_blk[1] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[1] = dl_detect_out ? proc_dep_vld_vec_92_reg[1] : (proc_92_data_FIFO_blk[1] | proc_92_data_PIPO_blk[1] | proc_92_start_FIFO_blk[1] | proc_92_TLF_FIFO_blk[1] | proc_92_input_sync_blk[1] | proc_92_output_sync_blk[1]);
    assign proc_92_data_FIFO_blk[2] = 1'b0;
    assign proc_92_data_PIPO_blk[2] = 1'b0;
    assign proc_92_start_FIFO_blk[2] = 1'b0;
    assign proc_92_TLF_FIFO_blk[2] = 1'b0;
    assign proc_92_input_sync_blk[2] = 1'b0;
    assign proc_92_output_sync_blk[2] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[2] = dl_detect_out ? proc_dep_vld_vec_92_reg[2] : (proc_92_data_FIFO_blk[2] | proc_92_data_PIPO_blk[2] | proc_92_start_FIFO_blk[2] | proc_92_TLF_FIFO_blk[2] | proc_92_input_sync_blk[2] | proc_92_output_sync_blk[2]);
    assign proc_92_data_FIFO_blk[3] = 1'b0;
    assign proc_92_data_PIPO_blk[3] = 1'b0;
    assign proc_92_start_FIFO_blk[3] = 1'b0;
    assign proc_92_TLF_FIFO_blk[3] = 1'b0;
    assign proc_92_input_sync_blk[3] = 1'b0;
    assign proc_92_output_sync_blk[3] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[3] = dl_detect_out ? proc_dep_vld_vec_92_reg[3] : (proc_92_data_FIFO_blk[3] | proc_92_data_PIPO_blk[3] | proc_92_start_FIFO_blk[3] | proc_92_TLF_FIFO_blk[3] | proc_92_input_sync_blk[3] | proc_92_output_sync_blk[3]);
    assign proc_92_data_FIFO_blk[4] = 1'b0;
    assign proc_92_data_PIPO_blk[4] = 1'b0;
    assign proc_92_start_FIFO_blk[4] = 1'b0;
    assign proc_92_TLF_FIFO_blk[4] = 1'b0;
    assign proc_92_input_sync_blk[4] = 1'b0;
    assign proc_92_output_sync_blk[4] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[4] = dl_detect_out ? proc_dep_vld_vec_92_reg[4] : (proc_92_data_FIFO_blk[4] | proc_92_data_PIPO_blk[4] | proc_92_start_FIFO_blk[4] | proc_92_TLF_FIFO_blk[4] | proc_92_input_sync_blk[4] | proc_92_output_sync_blk[4]);
    assign proc_92_data_FIFO_blk[5] = 1'b0;
    assign proc_92_data_PIPO_blk[5] = 1'b0;
    assign proc_92_start_FIFO_blk[5] = 1'b0;
    assign proc_92_TLF_FIFO_blk[5] = 1'b0;
    assign proc_92_input_sync_blk[5] = 1'b0;
    assign proc_92_output_sync_blk[5] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[5] = dl_detect_out ? proc_dep_vld_vec_92_reg[5] : (proc_92_data_FIFO_blk[5] | proc_92_data_PIPO_blk[5] | proc_92_start_FIFO_blk[5] | proc_92_TLF_FIFO_blk[5] | proc_92_input_sync_blk[5] | proc_92_output_sync_blk[5]);
    assign proc_92_data_FIFO_blk[6] = 1'b0;
    assign proc_92_data_PIPO_blk[6] = 1'b0;
    assign proc_92_start_FIFO_blk[6] = 1'b0;
    assign proc_92_TLF_FIFO_blk[6] = 1'b0;
    assign proc_92_input_sync_blk[6] = 1'b0;
    assign proc_92_output_sync_blk[6] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[6] = dl_detect_out ? proc_dep_vld_vec_92_reg[6] : (proc_92_data_FIFO_blk[6] | proc_92_data_PIPO_blk[6] | proc_92_start_FIFO_blk[6] | proc_92_TLF_FIFO_blk[6] | proc_92_input_sync_blk[6] | proc_92_output_sync_blk[6]);
    assign proc_92_data_FIFO_blk[7] = 1'b0;
    assign proc_92_data_PIPO_blk[7] = 1'b0;
    assign proc_92_start_FIFO_blk[7] = 1'b0;
    assign proc_92_TLF_FIFO_blk[7] = 1'b0;
    assign proc_92_input_sync_blk[7] = 1'b0;
    assign proc_92_output_sync_blk[7] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[7] = dl_detect_out ? proc_dep_vld_vec_92_reg[7] : (proc_92_data_FIFO_blk[7] | proc_92_data_PIPO_blk[7] | proc_92_start_FIFO_blk[7] | proc_92_TLF_FIFO_blk[7] | proc_92_input_sync_blk[7] | proc_92_output_sync_blk[7]);
    assign proc_92_data_FIFO_blk[8] = 1'b0;
    assign proc_92_data_PIPO_blk[8] = 1'b0;
    assign proc_92_start_FIFO_blk[8] = 1'b0;
    assign proc_92_TLF_FIFO_blk[8] = 1'b0;
    assign proc_92_input_sync_blk[8] = 1'b0;
    assign proc_92_output_sync_blk[8] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[8] = dl_detect_out ? proc_dep_vld_vec_92_reg[8] : (proc_92_data_FIFO_blk[8] | proc_92_data_PIPO_blk[8] | proc_92_start_FIFO_blk[8] | proc_92_TLF_FIFO_blk[8] | proc_92_input_sync_blk[8] | proc_92_output_sync_blk[8]);
    assign proc_92_data_FIFO_blk[9] = 1'b0;
    assign proc_92_data_PIPO_blk[9] = 1'b0;
    assign proc_92_start_FIFO_blk[9] = 1'b0;
    assign proc_92_TLF_FIFO_blk[9] = 1'b0;
    assign proc_92_input_sync_blk[9] = 1'b0;
    assign proc_92_output_sync_blk[9] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[9] = dl_detect_out ? proc_dep_vld_vec_92_reg[9] : (proc_92_data_FIFO_blk[9] | proc_92_data_PIPO_blk[9] | proc_92_start_FIFO_blk[9] | proc_92_TLF_FIFO_blk[9] | proc_92_input_sync_blk[9] | proc_92_output_sync_blk[9]);
    assign proc_92_data_FIFO_blk[10] = 1'b0;
    assign proc_92_data_PIPO_blk[10] = 1'b0;
    assign proc_92_start_FIFO_blk[10] = 1'b0;
    assign proc_92_TLF_FIFO_blk[10] = 1'b0;
    assign proc_92_input_sync_blk[10] = 1'b0;
    assign proc_92_output_sync_blk[10] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[10] = dl_detect_out ? proc_dep_vld_vec_92_reg[10] : (proc_92_data_FIFO_blk[10] | proc_92_data_PIPO_blk[10] | proc_92_start_FIFO_blk[10] | proc_92_TLF_FIFO_blk[10] | proc_92_input_sync_blk[10] | proc_92_output_sync_blk[10]);
    assign proc_92_data_FIFO_blk[11] = 1'b0;
    assign proc_92_data_PIPO_blk[11] = 1'b0;
    assign proc_92_start_FIFO_blk[11] = 1'b0;
    assign proc_92_TLF_FIFO_blk[11] = 1'b0;
    assign proc_92_input_sync_blk[11] = 1'b0;
    assign proc_92_output_sync_blk[11] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[11] = dl_detect_out ? proc_dep_vld_vec_92_reg[11] : (proc_92_data_FIFO_blk[11] | proc_92_data_PIPO_blk[11] | proc_92_start_FIFO_blk[11] | proc_92_TLF_FIFO_blk[11] | proc_92_input_sync_blk[11] | proc_92_output_sync_blk[11]);
    assign proc_92_data_FIFO_blk[12] = 1'b0;
    assign proc_92_data_PIPO_blk[12] = 1'b0;
    assign proc_92_start_FIFO_blk[12] = 1'b0;
    assign proc_92_TLF_FIFO_blk[12] = 1'b0;
    assign proc_92_input_sync_blk[12] = 1'b0;
    assign proc_92_output_sync_blk[12] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[12] = dl_detect_out ? proc_dep_vld_vec_92_reg[12] : (proc_92_data_FIFO_blk[12] | proc_92_data_PIPO_blk[12] | proc_92_start_FIFO_blk[12] | proc_92_TLF_FIFO_blk[12] | proc_92_input_sync_blk[12] | proc_92_output_sync_blk[12]);
    assign proc_92_data_FIFO_blk[13] = 1'b0;
    assign proc_92_data_PIPO_blk[13] = 1'b0;
    assign proc_92_start_FIFO_blk[13] = 1'b0;
    assign proc_92_TLF_FIFO_blk[13] = 1'b0;
    assign proc_92_input_sync_blk[13] = 1'b0;
    assign proc_92_output_sync_blk[13] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[13] = dl_detect_out ? proc_dep_vld_vec_92_reg[13] : (proc_92_data_FIFO_blk[13] | proc_92_data_PIPO_blk[13] | proc_92_start_FIFO_blk[13] | proc_92_TLF_FIFO_blk[13] | proc_92_input_sync_blk[13] | proc_92_output_sync_blk[13]);
    assign proc_92_data_FIFO_blk[14] = 1'b0;
    assign proc_92_data_PIPO_blk[14] = 1'b0;
    assign proc_92_start_FIFO_blk[14] = 1'b0;
    assign proc_92_TLF_FIFO_blk[14] = 1'b0;
    assign proc_92_input_sync_blk[14] = 1'b0;
    assign proc_92_output_sync_blk[14] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[14] = dl_detect_out ? proc_dep_vld_vec_92_reg[14] : (proc_92_data_FIFO_blk[14] | proc_92_data_PIPO_blk[14] | proc_92_start_FIFO_blk[14] | proc_92_TLF_FIFO_blk[14] | proc_92_input_sync_blk[14] | proc_92_output_sync_blk[14]);
    assign proc_92_data_FIFO_blk[15] = 1'b0;
    assign proc_92_data_PIPO_blk[15] = 1'b0;
    assign proc_92_start_FIFO_blk[15] = 1'b0;
    assign proc_92_TLF_FIFO_blk[15] = 1'b0;
    assign proc_92_input_sync_blk[15] = 1'b0;
    assign proc_92_output_sync_blk[15] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[15] = dl_detect_out ? proc_dep_vld_vec_92_reg[15] : (proc_92_data_FIFO_blk[15] | proc_92_data_PIPO_blk[15] | proc_92_start_FIFO_blk[15] | proc_92_TLF_FIFO_blk[15] | proc_92_input_sync_blk[15] | proc_92_output_sync_blk[15]);
    assign proc_92_data_FIFO_blk[16] = 1'b0;
    assign proc_92_data_PIPO_blk[16] = 1'b0;
    assign proc_92_start_FIFO_blk[16] = 1'b0;
    assign proc_92_TLF_FIFO_blk[16] = 1'b0;
    assign proc_92_input_sync_blk[16] = 1'b0;
    assign proc_92_output_sync_blk[16] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_92[16] = dl_detect_out ? proc_dep_vld_vec_92_reg[16] : (proc_92_data_FIFO_blk[16] | proc_92_data_PIPO_blk[16] | proc_92_start_FIFO_blk[16] | proc_92_TLF_FIFO_blk[16] | proc_92_input_sync_blk[16] | proc_92_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_92_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_92_reg <= proc_dep_vld_vec_92;
        end
    end
    assign in_chan_dep_vld_vec_92[0] = dep_chan_vld_77_92;
    assign in_chan_dep_data_vec_92[175 : 0] = dep_chan_data_77_92;
    assign token_in_vec_92[0] = token_77_92;
    assign in_chan_dep_vld_vec_92[1] = dep_chan_vld_86_92;
    assign in_chan_dep_data_vec_92[351 : 176] = dep_chan_data_86_92;
    assign token_in_vec_92[1] = token_86_92;
    assign in_chan_dep_vld_vec_92[2] = dep_chan_vld_87_92;
    assign in_chan_dep_data_vec_92[527 : 352] = dep_chan_data_87_92;
    assign token_in_vec_92[2] = token_87_92;
    assign in_chan_dep_vld_vec_92[3] = dep_chan_vld_88_92;
    assign in_chan_dep_data_vec_92[703 : 528] = dep_chan_data_88_92;
    assign token_in_vec_92[3] = token_88_92;
    assign in_chan_dep_vld_vec_92[4] = dep_chan_vld_89_92;
    assign in_chan_dep_data_vec_92[879 : 704] = dep_chan_data_89_92;
    assign token_in_vec_92[4] = token_89_92;
    assign in_chan_dep_vld_vec_92[5] = dep_chan_vld_90_92;
    assign in_chan_dep_data_vec_92[1055 : 880] = dep_chan_data_90_92;
    assign token_in_vec_92[5] = token_90_92;
    assign in_chan_dep_vld_vec_92[6] = dep_chan_vld_91_92;
    assign in_chan_dep_data_vec_92[1231 : 1056] = dep_chan_data_91_92;
    assign token_in_vec_92[6] = token_91_92;
    assign in_chan_dep_vld_vec_92[7] = dep_chan_vld_93_92;
    assign in_chan_dep_data_vec_92[1407 : 1232] = dep_chan_data_93_92;
    assign token_in_vec_92[7] = token_93_92;
    assign in_chan_dep_vld_vec_92[8] = dep_chan_vld_94_92;
    assign in_chan_dep_data_vec_92[1583 : 1408] = dep_chan_data_94_92;
    assign token_in_vec_92[8] = token_94_92;
    assign in_chan_dep_vld_vec_92[9] = dep_chan_vld_95_92;
    assign in_chan_dep_data_vec_92[1759 : 1584] = dep_chan_data_95_92;
    assign token_in_vec_92[9] = token_95_92;
    assign in_chan_dep_vld_vec_92[10] = dep_chan_vld_96_92;
    assign in_chan_dep_data_vec_92[1935 : 1760] = dep_chan_data_96_92;
    assign token_in_vec_92[10] = token_96_92;
    assign in_chan_dep_vld_vec_92[11] = dep_chan_vld_97_92;
    assign in_chan_dep_data_vec_92[2111 : 1936] = dep_chan_data_97_92;
    assign token_in_vec_92[11] = token_97_92;
    assign in_chan_dep_vld_vec_92[12] = dep_chan_vld_98_92;
    assign in_chan_dep_data_vec_92[2287 : 2112] = dep_chan_data_98_92;
    assign token_in_vec_92[12] = token_98_92;
    assign in_chan_dep_vld_vec_92[13] = dep_chan_vld_99_92;
    assign in_chan_dep_data_vec_92[2463 : 2288] = dep_chan_data_99_92;
    assign token_in_vec_92[13] = token_99_92;
    assign in_chan_dep_vld_vec_92[14] = dep_chan_vld_100_92;
    assign in_chan_dep_data_vec_92[2639 : 2464] = dep_chan_data_100_92;
    assign token_in_vec_92[14] = token_100_92;
    assign in_chan_dep_vld_vec_92[15] = dep_chan_vld_101_92;
    assign in_chan_dep_data_vec_92[2815 : 2640] = dep_chan_data_101_92;
    assign token_in_vec_92[15] = token_101_92;
    assign in_chan_dep_vld_vec_92[16] = dep_chan_vld_175_92;
    assign in_chan_dep_data_vec_92[2991 : 2816] = dep_chan_data_175_92;
    assign token_in_vec_92[16] = token_175_92;
    assign dep_chan_vld_92_77 = out_chan_dep_vld_vec_92[0];
    assign dep_chan_data_92_77 = out_chan_dep_data_92;
    assign token_92_77 = token_out_vec_92[0];
    assign dep_chan_vld_92_86 = out_chan_dep_vld_vec_92[1];
    assign dep_chan_data_92_86 = out_chan_dep_data_92;
    assign token_92_86 = token_out_vec_92[1];
    assign dep_chan_vld_92_87 = out_chan_dep_vld_vec_92[2];
    assign dep_chan_data_92_87 = out_chan_dep_data_92;
    assign token_92_87 = token_out_vec_92[2];
    assign dep_chan_vld_92_88 = out_chan_dep_vld_vec_92[3];
    assign dep_chan_data_92_88 = out_chan_dep_data_92;
    assign token_92_88 = token_out_vec_92[3];
    assign dep_chan_vld_92_89 = out_chan_dep_vld_vec_92[4];
    assign dep_chan_data_92_89 = out_chan_dep_data_92;
    assign token_92_89 = token_out_vec_92[4];
    assign dep_chan_vld_92_90 = out_chan_dep_vld_vec_92[5];
    assign dep_chan_data_92_90 = out_chan_dep_data_92;
    assign token_92_90 = token_out_vec_92[5];
    assign dep_chan_vld_92_91 = out_chan_dep_vld_vec_92[6];
    assign dep_chan_data_92_91 = out_chan_dep_data_92;
    assign token_92_91 = token_out_vec_92[6];
    assign dep_chan_vld_92_93 = out_chan_dep_vld_vec_92[7];
    assign dep_chan_data_92_93 = out_chan_dep_data_92;
    assign token_92_93 = token_out_vec_92[7];
    assign dep_chan_vld_92_94 = out_chan_dep_vld_vec_92[8];
    assign dep_chan_data_92_94 = out_chan_dep_data_92;
    assign token_92_94 = token_out_vec_92[8];
    assign dep_chan_vld_92_95 = out_chan_dep_vld_vec_92[9];
    assign dep_chan_data_92_95 = out_chan_dep_data_92;
    assign token_92_95 = token_out_vec_92[9];
    assign dep_chan_vld_92_96 = out_chan_dep_vld_vec_92[10];
    assign dep_chan_data_92_96 = out_chan_dep_data_92;
    assign token_92_96 = token_out_vec_92[10];
    assign dep_chan_vld_92_97 = out_chan_dep_vld_vec_92[11];
    assign dep_chan_data_92_97 = out_chan_dep_data_92;
    assign token_92_97 = token_out_vec_92[11];
    assign dep_chan_vld_92_98 = out_chan_dep_vld_vec_92[12];
    assign dep_chan_data_92_98 = out_chan_dep_data_92;
    assign token_92_98 = token_out_vec_92[12];
    assign dep_chan_vld_92_99 = out_chan_dep_vld_vec_92[13];
    assign dep_chan_data_92_99 = out_chan_dep_data_92;
    assign token_92_99 = token_out_vec_92[13];
    assign dep_chan_vld_92_100 = out_chan_dep_vld_vec_92[14];
    assign dep_chan_data_92_100 = out_chan_dep_data_92;
    assign token_92_100 = token_out_vec_92[14];
    assign dep_chan_vld_92_101 = out_chan_dep_vld_vec_92[15];
    assign dep_chan_data_92_101 = out_chan_dep_data_92;
    assign token_92_101 = token_out_vec_92[15];
    assign dep_chan_vld_92_175 = out_chan_dep_vld_vec_92[16];
    assign dep_chan_data_92_175 = out_chan_dep_data_92;
    assign token_92_175 = token_out_vec_92[16];

    // Process: grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 93, 17, 17) top_hls_deadlock_detect_unit_93 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_93),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_93),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_93),
        .token_in_vec(token_in_vec_93),
        .dl_detect_in(dl_detect_out),
        .origin(origin[93]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_93),
        .out_chan_dep_data(out_chan_dep_data_93),
        .token_out_vec(token_out_vec_93),
        .dl_detect_out(dl_in_vec[93]));

    assign proc_93_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.fifo_A_PE_7_8_x091_blk_n);
    assign proc_93_data_PIPO_blk[0] = 1'b0;
    assign proc_93_start_FIFO_blk[0] = 1'b0;
    assign proc_93_TLF_FIFO_blk[0] = 1'b0;
    assign proc_93_input_sync_blk[0] = 1'b0;
    assign proc_93_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_93[0] = dl_detect_out ? proc_dep_vld_vec_93_reg[0] : (proc_93_data_FIFO_blk[0] | proc_93_data_PIPO_blk[0] | proc_93_start_FIFO_blk[0] | proc_93_TLF_FIFO_blk[0] | proc_93_input_sync_blk[0] | proc_93_output_sync_blk[0]);
    assign proc_93_data_FIFO_blk[1] = 1'b0;
    assign proc_93_data_PIPO_blk[1] = 1'b0;
    assign proc_93_start_FIFO_blk[1] = 1'b0;
    assign proc_93_TLF_FIFO_blk[1] = 1'b0;
    assign proc_93_input_sync_blk[1] = 1'b0;
    assign proc_93_output_sync_blk[1] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[1] = dl_detect_out ? proc_dep_vld_vec_93_reg[1] : (proc_93_data_FIFO_blk[1] | proc_93_data_PIPO_blk[1] | proc_93_start_FIFO_blk[1] | proc_93_TLF_FIFO_blk[1] | proc_93_input_sync_blk[1] | proc_93_output_sync_blk[1]);
    assign proc_93_data_FIFO_blk[2] = 1'b0;
    assign proc_93_data_PIPO_blk[2] = 1'b0;
    assign proc_93_start_FIFO_blk[2] = 1'b0;
    assign proc_93_TLF_FIFO_blk[2] = 1'b0;
    assign proc_93_input_sync_blk[2] = 1'b0;
    assign proc_93_output_sync_blk[2] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[2] = dl_detect_out ? proc_dep_vld_vec_93_reg[2] : (proc_93_data_FIFO_blk[2] | proc_93_data_PIPO_blk[2] | proc_93_start_FIFO_blk[2] | proc_93_TLF_FIFO_blk[2] | proc_93_input_sync_blk[2] | proc_93_output_sync_blk[2]);
    assign proc_93_data_FIFO_blk[3] = 1'b0;
    assign proc_93_data_PIPO_blk[3] = 1'b0;
    assign proc_93_start_FIFO_blk[3] = 1'b0;
    assign proc_93_TLF_FIFO_blk[3] = 1'b0;
    assign proc_93_input_sync_blk[3] = 1'b0;
    assign proc_93_output_sync_blk[3] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[3] = dl_detect_out ? proc_dep_vld_vec_93_reg[3] : (proc_93_data_FIFO_blk[3] | proc_93_data_PIPO_blk[3] | proc_93_start_FIFO_blk[3] | proc_93_TLF_FIFO_blk[3] | proc_93_input_sync_blk[3] | proc_93_output_sync_blk[3]);
    assign proc_93_data_FIFO_blk[4] = 1'b0;
    assign proc_93_data_PIPO_blk[4] = 1'b0;
    assign proc_93_start_FIFO_blk[4] = 1'b0;
    assign proc_93_TLF_FIFO_blk[4] = 1'b0;
    assign proc_93_input_sync_blk[4] = 1'b0;
    assign proc_93_output_sync_blk[4] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[4] = dl_detect_out ? proc_dep_vld_vec_93_reg[4] : (proc_93_data_FIFO_blk[4] | proc_93_data_PIPO_blk[4] | proc_93_start_FIFO_blk[4] | proc_93_TLF_FIFO_blk[4] | proc_93_input_sync_blk[4] | proc_93_output_sync_blk[4]);
    assign proc_93_data_FIFO_blk[5] = 1'b0;
    assign proc_93_data_PIPO_blk[5] = 1'b0;
    assign proc_93_start_FIFO_blk[5] = 1'b0;
    assign proc_93_TLF_FIFO_blk[5] = 1'b0;
    assign proc_93_input_sync_blk[5] = 1'b0;
    assign proc_93_output_sync_blk[5] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[5] = dl_detect_out ? proc_dep_vld_vec_93_reg[5] : (proc_93_data_FIFO_blk[5] | proc_93_data_PIPO_blk[5] | proc_93_start_FIFO_blk[5] | proc_93_TLF_FIFO_blk[5] | proc_93_input_sync_blk[5] | proc_93_output_sync_blk[5]);
    assign proc_93_data_FIFO_blk[6] = 1'b0;
    assign proc_93_data_PIPO_blk[6] = 1'b0;
    assign proc_93_start_FIFO_blk[6] = 1'b0;
    assign proc_93_TLF_FIFO_blk[6] = 1'b0;
    assign proc_93_input_sync_blk[6] = 1'b0;
    assign proc_93_output_sync_blk[6] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[6] = dl_detect_out ? proc_dep_vld_vec_93_reg[6] : (proc_93_data_FIFO_blk[6] | proc_93_data_PIPO_blk[6] | proc_93_start_FIFO_blk[6] | proc_93_TLF_FIFO_blk[6] | proc_93_input_sync_blk[6] | proc_93_output_sync_blk[6]);
    assign proc_93_data_FIFO_blk[7] = 1'b0;
    assign proc_93_data_PIPO_blk[7] = 1'b0;
    assign proc_93_start_FIFO_blk[7] = 1'b0;
    assign proc_93_TLF_FIFO_blk[7] = 1'b0;
    assign proc_93_input_sync_blk[7] = 1'b0;
    assign proc_93_output_sync_blk[7] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[7] = dl_detect_out ? proc_dep_vld_vec_93_reg[7] : (proc_93_data_FIFO_blk[7] | proc_93_data_PIPO_blk[7] | proc_93_start_FIFO_blk[7] | proc_93_TLF_FIFO_blk[7] | proc_93_input_sync_blk[7] | proc_93_output_sync_blk[7]);
    assign proc_93_data_FIFO_blk[8] = 1'b0;
    assign proc_93_data_PIPO_blk[8] = 1'b0;
    assign proc_93_start_FIFO_blk[8] = 1'b0;
    assign proc_93_TLF_FIFO_blk[8] = 1'b0;
    assign proc_93_input_sync_blk[8] = 1'b0;
    assign proc_93_output_sync_blk[8] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[8] = dl_detect_out ? proc_dep_vld_vec_93_reg[8] : (proc_93_data_FIFO_blk[8] | proc_93_data_PIPO_blk[8] | proc_93_start_FIFO_blk[8] | proc_93_TLF_FIFO_blk[8] | proc_93_input_sync_blk[8] | proc_93_output_sync_blk[8]);
    assign proc_93_data_FIFO_blk[9] = 1'b0;
    assign proc_93_data_PIPO_blk[9] = 1'b0;
    assign proc_93_start_FIFO_blk[9] = 1'b0;
    assign proc_93_TLF_FIFO_blk[9] = 1'b0;
    assign proc_93_input_sync_blk[9] = 1'b0;
    assign proc_93_output_sync_blk[9] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[9] = dl_detect_out ? proc_dep_vld_vec_93_reg[9] : (proc_93_data_FIFO_blk[9] | proc_93_data_PIPO_blk[9] | proc_93_start_FIFO_blk[9] | proc_93_TLF_FIFO_blk[9] | proc_93_input_sync_blk[9] | proc_93_output_sync_blk[9]);
    assign proc_93_data_FIFO_blk[10] = 1'b0;
    assign proc_93_data_PIPO_blk[10] = 1'b0;
    assign proc_93_start_FIFO_blk[10] = 1'b0;
    assign proc_93_TLF_FIFO_blk[10] = 1'b0;
    assign proc_93_input_sync_blk[10] = 1'b0;
    assign proc_93_output_sync_blk[10] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[10] = dl_detect_out ? proc_dep_vld_vec_93_reg[10] : (proc_93_data_FIFO_blk[10] | proc_93_data_PIPO_blk[10] | proc_93_start_FIFO_blk[10] | proc_93_TLF_FIFO_blk[10] | proc_93_input_sync_blk[10] | proc_93_output_sync_blk[10]);
    assign proc_93_data_FIFO_blk[11] = 1'b0;
    assign proc_93_data_PIPO_blk[11] = 1'b0;
    assign proc_93_start_FIFO_blk[11] = 1'b0;
    assign proc_93_TLF_FIFO_blk[11] = 1'b0;
    assign proc_93_input_sync_blk[11] = 1'b0;
    assign proc_93_output_sync_blk[11] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[11] = dl_detect_out ? proc_dep_vld_vec_93_reg[11] : (proc_93_data_FIFO_blk[11] | proc_93_data_PIPO_blk[11] | proc_93_start_FIFO_blk[11] | proc_93_TLF_FIFO_blk[11] | proc_93_input_sync_blk[11] | proc_93_output_sync_blk[11]);
    assign proc_93_data_FIFO_blk[12] = 1'b0;
    assign proc_93_data_PIPO_blk[12] = 1'b0;
    assign proc_93_start_FIFO_blk[12] = 1'b0;
    assign proc_93_TLF_FIFO_blk[12] = 1'b0;
    assign proc_93_input_sync_blk[12] = 1'b0;
    assign proc_93_output_sync_blk[12] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[12] = dl_detect_out ? proc_dep_vld_vec_93_reg[12] : (proc_93_data_FIFO_blk[12] | proc_93_data_PIPO_blk[12] | proc_93_start_FIFO_blk[12] | proc_93_TLF_FIFO_blk[12] | proc_93_input_sync_blk[12] | proc_93_output_sync_blk[12]);
    assign proc_93_data_FIFO_blk[13] = 1'b0;
    assign proc_93_data_PIPO_blk[13] = 1'b0;
    assign proc_93_start_FIFO_blk[13] = 1'b0;
    assign proc_93_TLF_FIFO_blk[13] = 1'b0;
    assign proc_93_input_sync_blk[13] = 1'b0;
    assign proc_93_output_sync_blk[13] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[13] = dl_detect_out ? proc_dep_vld_vec_93_reg[13] : (proc_93_data_FIFO_blk[13] | proc_93_data_PIPO_blk[13] | proc_93_start_FIFO_blk[13] | proc_93_TLF_FIFO_blk[13] | proc_93_input_sync_blk[13] | proc_93_output_sync_blk[13]);
    assign proc_93_data_FIFO_blk[14] = 1'b0;
    assign proc_93_data_PIPO_blk[14] = 1'b0;
    assign proc_93_start_FIFO_blk[14] = 1'b0;
    assign proc_93_TLF_FIFO_blk[14] = 1'b0;
    assign proc_93_input_sync_blk[14] = 1'b0;
    assign proc_93_output_sync_blk[14] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[14] = dl_detect_out ? proc_dep_vld_vec_93_reg[14] : (proc_93_data_FIFO_blk[14] | proc_93_data_PIPO_blk[14] | proc_93_start_FIFO_blk[14] | proc_93_TLF_FIFO_blk[14] | proc_93_input_sync_blk[14] | proc_93_output_sync_blk[14]);
    assign proc_93_data_FIFO_blk[15] = 1'b0;
    assign proc_93_data_PIPO_blk[15] = 1'b0;
    assign proc_93_start_FIFO_blk[15] = 1'b0;
    assign proc_93_TLF_FIFO_blk[15] = 1'b0;
    assign proc_93_input_sync_blk[15] = 1'b0;
    assign proc_93_output_sync_blk[15] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[15] = dl_detect_out ? proc_dep_vld_vec_93_reg[15] : (proc_93_data_FIFO_blk[15] | proc_93_data_PIPO_blk[15] | proc_93_start_FIFO_blk[15] | proc_93_TLF_FIFO_blk[15] | proc_93_input_sync_blk[15] | proc_93_output_sync_blk[15]);
    assign proc_93_data_FIFO_blk[16] = 1'b0;
    assign proc_93_data_PIPO_blk[16] = 1'b0;
    assign proc_93_start_FIFO_blk[16] = 1'b0;
    assign proc_93_TLF_FIFO_blk[16] = 1'b0;
    assign proc_93_input_sync_blk[16] = 1'b0;
    assign proc_93_output_sync_blk[16] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_93[16] = dl_detect_out ? proc_dep_vld_vec_93_reg[16] : (proc_93_data_FIFO_blk[16] | proc_93_data_PIPO_blk[16] | proc_93_start_FIFO_blk[16] | proc_93_TLF_FIFO_blk[16] | proc_93_input_sync_blk[16] | proc_93_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_93_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_93_reg <= proc_dep_vld_vec_93;
        end
    end
    assign in_chan_dep_vld_vec_93[0] = dep_chan_vld_85_93;
    assign in_chan_dep_data_vec_93[175 : 0] = dep_chan_data_85_93;
    assign token_in_vec_93[0] = token_85_93;
    assign in_chan_dep_vld_vec_93[1] = dep_chan_vld_86_93;
    assign in_chan_dep_data_vec_93[351 : 176] = dep_chan_data_86_93;
    assign token_in_vec_93[1] = token_86_93;
    assign in_chan_dep_vld_vec_93[2] = dep_chan_vld_87_93;
    assign in_chan_dep_data_vec_93[527 : 352] = dep_chan_data_87_93;
    assign token_in_vec_93[2] = token_87_93;
    assign in_chan_dep_vld_vec_93[3] = dep_chan_vld_88_93;
    assign in_chan_dep_data_vec_93[703 : 528] = dep_chan_data_88_93;
    assign token_in_vec_93[3] = token_88_93;
    assign in_chan_dep_vld_vec_93[4] = dep_chan_vld_89_93;
    assign in_chan_dep_data_vec_93[879 : 704] = dep_chan_data_89_93;
    assign token_in_vec_93[4] = token_89_93;
    assign in_chan_dep_vld_vec_93[5] = dep_chan_vld_90_93;
    assign in_chan_dep_data_vec_93[1055 : 880] = dep_chan_data_90_93;
    assign token_in_vec_93[5] = token_90_93;
    assign in_chan_dep_vld_vec_93[6] = dep_chan_vld_91_93;
    assign in_chan_dep_data_vec_93[1231 : 1056] = dep_chan_data_91_93;
    assign token_in_vec_93[6] = token_91_93;
    assign in_chan_dep_vld_vec_93[7] = dep_chan_vld_92_93;
    assign in_chan_dep_data_vec_93[1407 : 1232] = dep_chan_data_92_93;
    assign token_in_vec_93[7] = token_92_93;
    assign in_chan_dep_vld_vec_93[8] = dep_chan_vld_94_93;
    assign in_chan_dep_data_vec_93[1583 : 1408] = dep_chan_data_94_93;
    assign token_in_vec_93[8] = token_94_93;
    assign in_chan_dep_vld_vec_93[9] = dep_chan_vld_95_93;
    assign in_chan_dep_data_vec_93[1759 : 1584] = dep_chan_data_95_93;
    assign token_in_vec_93[9] = token_95_93;
    assign in_chan_dep_vld_vec_93[10] = dep_chan_vld_96_93;
    assign in_chan_dep_data_vec_93[1935 : 1760] = dep_chan_data_96_93;
    assign token_in_vec_93[10] = token_96_93;
    assign in_chan_dep_vld_vec_93[11] = dep_chan_vld_97_93;
    assign in_chan_dep_data_vec_93[2111 : 1936] = dep_chan_data_97_93;
    assign token_in_vec_93[11] = token_97_93;
    assign in_chan_dep_vld_vec_93[12] = dep_chan_vld_98_93;
    assign in_chan_dep_data_vec_93[2287 : 2112] = dep_chan_data_98_93;
    assign token_in_vec_93[12] = token_98_93;
    assign in_chan_dep_vld_vec_93[13] = dep_chan_vld_99_93;
    assign in_chan_dep_data_vec_93[2463 : 2288] = dep_chan_data_99_93;
    assign token_in_vec_93[13] = token_99_93;
    assign in_chan_dep_vld_vec_93[14] = dep_chan_vld_100_93;
    assign in_chan_dep_data_vec_93[2639 : 2464] = dep_chan_data_100_93;
    assign token_in_vec_93[14] = token_100_93;
    assign in_chan_dep_vld_vec_93[15] = dep_chan_vld_101_93;
    assign in_chan_dep_data_vec_93[2815 : 2640] = dep_chan_data_101_93;
    assign token_in_vec_93[15] = token_101_93;
    assign in_chan_dep_vld_vec_93[16] = dep_chan_vld_175_93;
    assign in_chan_dep_data_vec_93[2991 : 2816] = dep_chan_data_175_93;
    assign token_in_vec_93[16] = token_175_93;
    assign dep_chan_vld_93_85 = out_chan_dep_vld_vec_93[0];
    assign dep_chan_data_93_85 = out_chan_dep_data_93;
    assign token_93_85 = token_out_vec_93[0];
    assign dep_chan_vld_93_86 = out_chan_dep_vld_vec_93[1];
    assign dep_chan_data_93_86 = out_chan_dep_data_93;
    assign token_93_86 = token_out_vec_93[1];
    assign dep_chan_vld_93_87 = out_chan_dep_vld_vec_93[2];
    assign dep_chan_data_93_87 = out_chan_dep_data_93;
    assign token_93_87 = token_out_vec_93[2];
    assign dep_chan_vld_93_88 = out_chan_dep_vld_vec_93[3];
    assign dep_chan_data_93_88 = out_chan_dep_data_93;
    assign token_93_88 = token_out_vec_93[3];
    assign dep_chan_vld_93_89 = out_chan_dep_vld_vec_93[4];
    assign dep_chan_data_93_89 = out_chan_dep_data_93;
    assign token_93_89 = token_out_vec_93[4];
    assign dep_chan_vld_93_90 = out_chan_dep_vld_vec_93[5];
    assign dep_chan_data_93_90 = out_chan_dep_data_93;
    assign token_93_90 = token_out_vec_93[5];
    assign dep_chan_vld_93_91 = out_chan_dep_vld_vec_93[6];
    assign dep_chan_data_93_91 = out_chan_dep_data_93;
    assign token_93_91 = token_out_vec_93[6];
    assign dep_chan_vld_93_92 = out_chan_dep_vld_vec_93[7];
    assign dep_chan_data_93_92 = out_chan_dep_data_93;
    assign token_93_92 = token_out_vec_93[7];
    assign dep_chan_vld_93_94 = out_chan_dep_vld_vec_93[8];
    assign dep_chan_data_93_94 = out_chan_dep_data_93;
    assign token_93_94 = token_out_vec_93[8];
    assign dep_chan_vld_93_95 = out_chan_dep_vld_vec_93[9];
    assign dep_chan_data_93_95 = out_chan_dep_data_93;
    assign token_93_95 = token_out_vec_93[9];
    assign dep_chan_vld_93_96 = out_chan_dep_vld_vec_93[10];
    assign dep_chan_data_93_96 = out_chan_dep_data_93;
    assign token_93_96 = token_out_vec_93[10];
    assign dep_chan_vld_93_97 = out_chan_dep_vld_vec_93[11];
    assign dep_chan_data_93_97 = out_chan_dep_data_93;
    assign token_93_97 = token_out_vec_93[11];
    assign dep_chan_vld_93_98 = out_chan_dep_vld_vec_93[12];
    assign dep_chan_data_93_98 = out_chan_dep_data_93;
    assign token_93_98 = token_out_vec_93[12];
    assign dep_chan_vld_93_99 = out_chan_dep_vld_vec_93[13];
    assign dep_chan_data_93_99 = out_chan_dep_data_93;
    assign token_93_99 = token_out_vec_93[13];
    assign dep_chan_vld_93_100 = out_chan_dep_vld_vec_93[14];
    assign dep_chan_data_93_100 = out_chan_dep_data_93;
    assign token_93_100 = token_out_vec_93[14];
    assign dep_chan_vld_93_101 = out_chan_dep_vld_vec_93[15];
    assign dep_chan_data_93_101 = out_chan_dep_data_93;
    assign token_93_101 = token_out_vec_93[15];
    assign dep_chan_vld_93_175 = out_chan_dep_vld_vec_93[16];
    assign dep_chan_data_93_175 = out_chan_dep_data_93;
    assign token_93_175 = token_out_vec_93[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 94, 17, 17) top_hls_deadlock_detect_unit_94 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_94),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_94),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_94),
        .token_in_vec(token_in_vec_94),
        .dl_detect_in(dl_detect_out),
        .origin(origin[94]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_94),
        .out_chan_dep_data(out_chan_dep_data_94),
        .token_out_vec(token_out_vec_94),
        .dl_detect_out(dl_in_vec[94]));

    assign proc_94_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.fifo_B_PE_8_0_x0100_blk_n);
    assign proc_94_data_PIPO_blk[0] = 1'b0;
    assign proc_94_start_FIFO_blk[0] = 1'b0;
    assign proc_94_TLF_FIFO_blk[0] = 1'b0;
    assign proc_94_input_sync_blk[0] = 1'b0;
    assign proc_94_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_94[0] = dl_detect_out ? proc_dep_vld_vec_94_reg[0] : (proc_94_data_FIFO_blk[0] | proc_94_data_PIPO_blk[0] | proc_94_start_FIFO_blk[0] | proc_94_TLF_FIFO_blk[0] | proc_94_input_sync_blk[0] | proc_94_output_sync_blk[0]);
    assign proc_94_data_FIFO_blk[1] = 1'b0;
    assign proc_94_data_PIPO_blk[1] = 1'b0;
    assign proc_94_start_FIFO_blk[1] = 1'b0;
    assign proc_94_TLF_FIFO_blk[1] = 1'b0;
    assign proc_94_input_sync_blk[1] = 1'b0;
    assign proc_94_output_sync_blk[1] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[1] = dl_detect_out ? proc_dep_vld_vec_94_reg[1] : (proc_94_data_FIFO_blk[1] | proc_94_data_PIPO_blk[1] | proc_94_start_FIFO_blk[1] | proc_94_TLF_FIFO_blk[1] | proc_94_input_sync_blk[1] | proc_94_output_sync_blk[1]);
    assign proc_94_data_FIFO_blk[2] = 1'b0;
    assign proc_94_data_PIPO_blk[2] = 1'b0;
    assign proc_94_start_FIFO_blk[2] = 1'b0;
    assign proc_94_TLF_FIFO_blk[2] = 1'b0;
    assign proc_94_input_sync_blk[2] = 1'b0;
    assign proc_94_output_sync_blk[2] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[2] = dl_detect_out ? proc_dep_vld_vec_94_reg[2] : (proc_94_data_FIFO_blk[2] | proc_94_data_PIPO_blk[2] | proc_94_start_FIFO_blk[2] | proc_94_TLF_FIFO_blk[2] | proc_94_input_sync_blk[2] | proc_94_output_sync_blk[2]);
    assign proc_94_data_FIFO_blk[3] = 1'b0;
    assign proc_94_data_PIPO_blk[3] = 1'b0;
    assign proc_94_start_FIFO_blk[3] = 1'b0;
    assign proc_94_TLF_FIFO_blk[3] = 1'b0;
    assign proc_94_input_sync_blk[3] = 1'b0;
    assign proc_94_output_sync_blk[3] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[3] = dl_detect_out ? proc_dep_vld_vec_94_reg[3] : (proc_94_data_FIFO_blk[3] | proc_94_data_PIPO_blk[3] | proc_94_start_FIFO_blk[3] | proc_94_TLF_FIFO_blk[3] | proc_94_input_sync_blk[3] | proc_94_output_sync_blk[3]);
    assign proc_94_data_FIFO_blk[4] = 1'b0;
    assign proc_94_data_PIPO_blk[4] = 1'b0;
    assign proc_94_start_FIFO_blk[4] = 1'b0;
    assign proc_94_TLF_FIFO_blk[4] = 1'b0;
    assign proc_94_input_sync_blk[4] = 1'b0;
    assign proc_94_output_sync_blk[4] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[4] = dl_detect_out ? proc_dep_vld_vec_94_reg[4] : (proc_94_data_FIFO_blk[4] | proc_94_data_PIPO_blk[4] | proc_94_start_FIFO_blk[4] | proc_94_TLF_FIFO_blk[4] | proc_94_input_sync_blk[4] | proc_94_output_sync_blk[4]);
    assign proc_94_data_FIFO_blk[5] = 1'b0;
    assign proc_94_data_PIPO_blk[5] = 1'b0;
    assign proc_94_start_FIFO_blk[5] = 1'b0;
    assign proc_94_TLF_FIFO_blk[5] = 1'b0;
    assign proc_94_input_sync_blk[5] = 1'b0;
    assign proc_94_output_sync_blk[5] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[5] = dl_detect_out ? proc_dep_vld_vec_94_reg[5] : (proc_94_data_FIFO_blk[5] | proc_94_data_PIPO_blk[5] | proc_94_start_FIFO_blk[5] | proc_94_TLF_FIFO_blk[5] | proc_94_input_sync_blk[5] | proc_94_output_sync_blk[5]);
    assign proc_94_data_FIFO_blk[6] = 1'b0;
    assign proc_94_data_PIPO_blk[6] = 1'b0;
    assign proc_94_start_FIFO_blk[6] = 1'b0;
    assign proc_94_TLF_FIFO_blk[6] = 1'b0;
    assign proc_94_input_sync_blk[6] = 1'b0;
    assign proc_94_output_sync_blk[6] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[6] = dl_detect_out ? proc_dep_vld_vec_94_reg[6] : (proc_94_data_FIFO_blk[6] | proc_94_data_PIPO_blk[6] | proc_94_start_FIFO_blk[6] | proc_94_TLF_FIFO_blk[6] | proc_94_input_sync_blk[6] | proc_94_output_sync_blk[6]);
    assign proc_94_data_FIFO_blk[7] = 1'b0;
    assign proc_94_data_PIPO_blk[7] = 1'b0;
    assign proc_94_start_FIFO_blk[7] = 1'b0;
    assign proc_94_TLF_FIFO_blk[7] = 1'b0;
    assign proc_94_input_sync_blk[7] = 1'b0;
    assign proc_94_output_sync_blk[7] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[7] = dl_detect_out ? proc_dep_vld_vec_94_reg[7] : (proc_94_data_FIFO_blk[7] | proc_94_data_PIPO_blk[7] | proc_94_start_FIFO_blk[7] | proc_94_TLF_FIFO_blk[7] | proc_94_input_sync_blk[7] | proc_94_output_sync_blk[7]);
    assign proc_94_data_FIFO_blk[8] = 1'b0;
    assign proc_94_data_PIPO_blk[8] = 1'b0;
    assign proc_94_start_FIFO_blk[8] = 1'b0;
    assign proc_94_TLF_FIFO_blk[8] = 1'b0;
    assign proc_94_input_sync_blk[8] = 1'b0;
    assign proc_94_output_sync_blk[8] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[8] = dl_detect_out ? proc_dep_vld_vec_94_reg[8] : (proc_94_data_FIFO_blk[8] | proc_94_data_PIPO_blk[8] | proc_94_start_FIFO_blk[8] | proc_94_TLF_FIFO_blk[8] | proc_94_input_sync_blk[8] | proc_94_output_sync_blk[8]);
    assign proc_94_data_FIFO_blk[9] = 1'b0;
    assign proc_94_data_PIPO_blk[9] = 1'b0;
    assign proc_94_start_FIFO_blk[9] = 1'b0;
    assign proc_94_TLF_FIFO_blk[9] = 1'b0;
    assign proc_94_input_sync_blk[9] = 1'b0;
    assign proc_94_output_sync_blk[9] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[9] = dl_detect_out ? proc_dep_vld_vec_94_reg[9] : (proc_94_data_FIFO_blk[9] | proc_94_data_PIPO_blk[9] | proc_94_start_FIFO_blk[9] | proc_94_TLF_FIFO_blk[9] | proc_94_input_sync_blk[9] | proc_94_output_sync_blk[9]);
    assign proc_94_data_FIFO_blk[10] = 1'b0;
    assign proc_94_data_PIPO_blk[10] = 1'b0;
    assign proc_94_start_FIFO_blk[10] = 1'b0;
    assign proc_94_TLF_FIFO_blk[10] = 1'b0;
    assign proc_94_input_sync_blk[10] = 1'b0;
    assign proc_94_output_sync_blk[10] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[10] = dl_detect_out ? proc_dep_vld_vec_94_reg[10] : (proc_94_data_FIFO_blk[10] | proc_94_data_PIPO_blk[10] | proc_94_start_FIFO_blk[10] | proc_94_TLF_FIFO_blk[10] | proc_94_input_sync_blk[10] | proc_94_output_sync_blk[10]);
    assign proc_94_data_FIFO_blk[11] = 1'b0;
    assign proc_94_data_PIPO_blk[11] = 1'b0;
    assign proc_94_start_FIFO_blk[11] = 1'b0;
    assign proc_94_TLF_FIFO_blk[11] = 1'b0;
    assign proc_94_input_sync_blk[11] = 1'b0;
    assign proc_94_output_sync_blk[11] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[11] = dl_detect_out ? proc_dep_vld_vec_94_reg[11] : (proc_94_data_FIFO_blk[11] | proc_94_data_PIPO_blk[11] | proc_94_start_FIFO_blk[11] | proc_94_TLF_FIFO_blk[11] | proc_94_input_sync_blk[11] | proc_94_output_sync_blk[11]);
    assign proc_94_data_FIFO_blk[12] = 1'b0;
    assign proc_94_data_PIPO_blk[12] = 1'b0;
    assign proc_94_start_FIFO_blk[12] = 1'b0;
    assign proc_94_TLF_FIFO_blk[12] = 1'b0;
    assign proc_94_input_sync_blk[12] = 1'b0;
    assign proc_94_output_sync_blk[12] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[12] = dl_detect_out ? proc_dep_vld_vec_94_reg[12] : (proc_94_data_FIFO_blk[12] | proc_94_data_PIPO_blk[12] | proc_94_start_FIFO_blk[12] | proc_94_TLF_FIFO_blk[12] | proc_94_input_sync_blk[12] | proc_94_output_sync_blk[12]);
    assign proc_94_data_FIFO_blk[13] = 1'b0;
    assign proc_94_data_PIPO_blk[13] = 1'b0;
    assign proc_94_start_FIFO_blk[13] = 1'b0;
    assign proc_94_TLF_FIFO_blk[13] = 1'b0;
    assign proc_94_input_sync_blk[13] = 1'b0;
    assign proc_94_output_sync_blk[13] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[13] = dl_detect_out ? proc_dep_vld_vec_94_reg[13] : (proc_94_data_FIFO_blk[13] | proc_94_data_PIPO_blk[13] | proc_94_start_FIFO_blk[13] | proc_94_TLF_FIFO_blk[13] | proc_94_input_sync_blk[13] | proc_94_output_sync_blk[13]);
    assign proc_94_data_FIFO_blk[14] = 1'b0;
    assign proc_94_data_PIPO_blk[14] = 1'b0;
    assign proc_94_start_FIFO_blk[14] = 1'b0;
    assign proc_94_TLF_FIFO_blk[14] = 1'b0;
    assign proc_94_input_sync_blk[14] = 1'b0;
    assign proc_94_output_sync_blk[14] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[14] = dl_detect_out ? proc_dep_vld_vec_94_reg[14] : (proc_94_data_FIFO_blk[14] | proc_94_data_PIPO_blk[14] | proc_94_start_FIFO_blk[14] | proc_94_TLF_FIFO_blk[14] | proc_94_input_sync_blk[14] | proc_94_output_sync_blk[14]);
    assign proc_94_data_FIFO_blk[15] = 1'b0;
    assign proc_94_data_PIPO_blk[15] = 1'b0;
    assign proc_94_start_FIFO_blk[15] = 1'b0;
    assign proc_94_TLF_FIFO_blk[15] = 1'b0;
    assign proc_94_input_sync_blk[15] = 1'b0;
    assign proc_94_output_sync_blk[15] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[15] = dl_detect_out ? proc_dep_vld_vec_94_reg[15] : (proc_94_data_FIFO_blk[15] | proc_94_data_PIPO_blk[15] | proc_94_start_FIFO_blk[15] | proc_94_TLF_FIFO_blk[15] | proc_94_input_sync_blk[15] | proc_94_output_sync_blk[15]);
    assign proc_94_data_FIFO_blk[16] = 1'b0;
    assign proc_94_data_PIPO_blk[16] = 1'b0;
    assign proc_94_start_FIFO_blk[16] = 1'b0;
    assign proc_94_TLF_FIFO_blk[16] = 1'b0;
    assign proc_94_input_sync_blk[16] = 1'b0;
    assign proc_94_output_sync_blk[16] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_94[16] = dl_detect_out ? proc_dep_vld_vec_94_reg[16] : (proc_94_data_FIFO_blk[16] | proc_94_data_PIPO_blk[16] | proc_94_start_FIFO_blk[16] | proc_94_TLF_FIFO_blk[16] | proc_94_input_sync_blk[16] | proc_94_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_94_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_94_reg <= proc_dep_vld_vec_94;
        end
    end
    assign in_chan_dep_vld_vec_94[0] = dep_chan_vld_78_94;
    assign in_chan_dep_data_vec_94[175 : 0] = dep_chan_data_78_94;
    assign token_in_vec_94[0] = token_78_94;
    assign in_chan_dep_vld_vec_94[1] = dep_chan_vld_86_94;
    assign in_chan_dep_data_vec_94[351 : 176] = dep_chan_data_86_94;
    assign token_in_vec_94[1] = token_86_94;
    assign in_chan_dep_vld_vec_94[2] = dep_chan_vld_87_94;
    assign in_chan_dep_data_vec_94[527 : 352] = dep_chan_data_87_94;
    assign token_in_vec_94[2] = token_87_94;
    assign in_chan_dep_vld_vec_94[3] = dep_chan_vld_88_94;
    assign in_chan_dep_data_vec_94[703 : 528] = dep_chan_data_88_94;
    assign token_in_vec_94[3] = token_88_94;
    assign in_chan_dep_vld_vec_94[4] = dep_chan_vld_89_94;
    assign in_chan_dep_data_vec_94[879 : 704] = dep_chan_data_89_94;
    assign token_in_vec_94[4] = token_89_94;
    assign in_chan_dep_vld_vec_94[5] = dep_chan_vld_90_94;
    assign in_chan_dep_data_vec_94[1055 : 880] = dep_chan_data_90_94;
    assign token_in_vec_94[5] = token_90_94;
    assign in_chan_dep_vld_vec_94[6] = dep_chan_vld_91_94;
    assign in_chan_dep_data_vec_94[1231 : 1056] = dep_chan_data_91_94;
    assign token_in_vec_94[6] = token_91_94;
    assign in_chan_dep_vld_vec_94[7] = dep_chan_vld_92_94;
    assign in_chan_dep_data_vec_94[1407 : 1232] = dep_chan_data_92_94;
    assign token_in_vec_94[7] = token_92_94;
    assign in_chan_dep_vld_vec_94[8] = dep_chan_vld_93_94;
    assign in_chan_dep_data_vec_94[1583 : 1408] = dep_chan_data_93_94;
    assign token_in_vec_94[8] = token_93_94;
    assign in_chan_dep_vld_vec_94[9] = dep_chan_vld_95_94;
    assign in_chan_dep_data_vec_94[1759 : 1584] = dep_chan_data_95_94;
    assign token_in_vec_94[9] = token_95_94;
    assign in_chan_dep_vld_vec_94[10] = dep_chan_vld_96_94;
    assign in_chan_dep_data_vec_94[1935 : 1760] = dep_chan_data_96_94;
    assign token_in_vec_94[10] = token_96_94;
    assign in_chan_dep_vld_vec_94[11] = dep_chan_vld_97_94;
    assign in_chan_dep_data_vec_94[2111 : 1936] = dep_chan_data_97_94;
    assign token_in_vec_94[11] = token_97_94;
    assign in_chan_dep_vld_vec_94[12] = dep_chan_vld_98_94;
    assign in_chan_dep_data_vec_94[2287 : 2112] = dep_chan_data_98_94;
    assign token_in_vec_94[12] = token_98_94;
    assign in_chan_dep_vld_vec_94[13] = dep_chan_vld_99_94;
    assign in_chan_dep_data_vec_94[2463 : 2288] = dep_chan_data_99_94;
    assign token_in_vec_94[13] = token_99_94;
    assign in_chan_dep_vld_vec_94[14] = dep_chan_vld_100_94;
    assign in_chan_dep_data_vec_94[2639 : 2464] = dep_chan_data_100_94;
    assign token_in_vec_94[14] = token_100_94;
    assign in_chan_dep_vld_vec_94[15] = dep_chan_vld_101_94;
    assign in_chan_dep_data_vec_94[2815 : 2640] = dep_chan_data_101_94;
    assign token_in_vec_94[15] = token_101_94;
    assign in_chan_dep_vld_vec_94[16] = dep_chan_vld_175_94;
    assign in_chan_dep_data_vec_94[2991 : 2816] = dep_chan_data_175_94;
    assign token_in_vec_94[16] = token_175_94;
    assign dep_chan_vld_94_78 = out_chan_dep_vld_vec_94[0];
    assign dep_chan_data_94_78 = out_chan_dep_data_94;
    assign token_94_78 = token_out_vec_94[0];
    assign dep_chan_vld_94_86 = out_chan_dep_vld_vec_94[1];
    assign dep_chan_data_94_86 = out_chan_dep_data_94;
    assign token_94_86 = token_out_vec_94[1];
    assign dep_chan_vld_94_87 = out_chan_dep_vld_vec_94[2];
    assign dep_chan_data_94_87 = out_chan_dep_data_94;
    assign token_94_87 = token_out_vec_94[2];
    assign dep_chan_vld_94_88 = out_chan_dep_vld_vec_94[3];
    assign dep_chan_data_94_88 = out_chan_dep_data_94;
    assign token_94_88 = token_out_vec_94[3];
    assign dep_chan_vld_94_89 = out_chan_dep_vld_vec_94[4];
    assign dep_chan_data_94_89 = out_chan_dep_data_94;
    assign token_94_89 = token_out_vec_94[4];
    assign dep_chan_vld_94_90 = out_chan_dep_vld_vec_94[5];
    assign dep_chan_data_94_90 = out_chan_dep_data_94;
    assign token_94_90 = token_out_vec_94[5];
    assign dep_chan_vld_94_91 = out_chan_dep_vld_vec_94[6];
    assign dep_chan_data_94_91 = out_chan_dep_data_94;
    assign token_94_91 = token_out_vec_94[6];
    assign dep_chan_vld_94_92 = out_chan_dep_vld_vec_94[7];
    assign dep_chan_data_94_92 = out_chan_dep_data_94;
    assign token_94_92 = token_out_vec_94[7];
    assign dep_chan_vld_94_93 = out_chan_dep_vld_vec_94[8];
    assign dep_chan_data_94_93 = out_chan_dep_data_94;
    assign token_94_93 = token_out_vec_94[8];
    assign dep_chan_vld_94_95 = out_chan_dep_vld_vec_94[9];
    assign dep_chan_data_94_95 = out_chan_dep_data_94;
    assign token_94_95 = token_out_vec_94[9];
    assign dep_chan_vld_94_96 = out_chan_dep_vld_vec_94[10];
    assign dep_chan_data_94_96 = out_chan_dep_data_94;
    assign token_94_96 = token_out_vec_94[10];
    assign dep_chan_vld_94_97 = out_chan_dep_vld_vec_94[11];
    assign dep_chan_data_94_97 = out_chan_dep_data_94;
    assign token_94_97 = token_out_vec_94[11];
    assign dep_chan_vld_94_98 = out_chan_dep_vld_vec_94[12];
    assign dep_chan_data_94_98 = out_chan_dep_data_94;
    assign token_94_98 = token_out_vec_94[12];
    assign dep_chan_vld_94_99 = out_chan_dep_vld_vec_94[13];
    assign dep_chan_data_94_99 = out_chan_dep_data_94;
    assign token_94_99 = token_out_vec_94[13];
    assign dep_chan_vld_94_100 = out_chan_dep_vld_vec_94[14];
    assign dep_chan_data_94_100 = out_chan_dep_data_94;
    assign token_94_100 = token_out_vec_94[14];
    assign dep_chan_vld_94_101 = out_chan_dep_vld_vec_94[15];
    assign dep_chan_data_94_101 = out_chan_dep_data_94;
    assign token_94_101 = token_out_vec_94[15];
    assign dep_chan_vld_94_175 = out_chan_dep_vld_vec_94[16];
    assign dep_chan_data_94_175 = out_chan_dep_data_94;
    assign token_94_175 = token_out_vec_94[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 95, 17, 17) top_hls_deadlock_detect_unit_95 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_95),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_95),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_95),
        .token_in_vec(token_in_vec_95),
        .dl_detect_in(dl_detect_out),
        .origin(origin[95]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_95),
        .out_chan_dep_data(out_chan_dep_data_95),
        .token_out_vec(token_out_vec_95),
        .dl_detect_out(dl_in_vec[95]));

    assign proc_95_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.fifo_B_PE_8_1_x0109_blk_n);
    assign proc_95_data_PIPO_blk[0] = 1'b0;
    assign proc_95_start_FIFO_blk[0] = 1'b0;
    assign proc_95_TLF_FIFO_blk[0] = 1'b0;
    assign proc_95_input_sync_blk[0] = 1'b0;
    assign proc_95_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_95[0] = dl_detect_out ? proc_dep_vld_vec_95_reg[0] : (proc_95_data_FIFO_blk[0] | proc_95_data_PIPO_blk[0] | proc_95_start_FIFO_blk[0] | proc_95_TLF_FIFO_blk[0] | proc_95_input_sync_blk[0] | proc_95_output_sync_blk[0]);
    assign proc_95_data_FIFO_blk[1] = 1'b0;
    assign proc_95_data_PIPO_blk[1] = 1'b0;
    assign proc_95_start_FIFO_blk[1] = 1'b0;
    assign proc_95_TLF_FIFO_blk[1] = 1'b0;
    assign proc_95_input_sync_blk[1] = 1'b0;
    assign proc_95_output_sync_blk[1] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[1] = dl_detect_out ? proc_dep_vld_vec_95_reg[1] : (proc_95_data_FIFO_blk[1] | proc_95_data_PIPO_blk[1] | proc_95_start_FIFO_blk[1] | proc_95_TLF_FIFO_blk[1] | proc_95_input_sync_blk[1] | proc_95_output_sync_blk[1]);
    assign proc_95_data_FIFO_blk[2] = 1'b0;
    assign proc_95_data_PIPO_blk[2] = 1'b0;
    assign proc_95_start_FIFO_blk[2] = 1'b0;
    assign proc_95_TLF_FIFO_blk[2] = 1'b0;
    assign proc_95_input_sync_blk[2] = 1'b0;
    assign proc_95_output_sync_blk[2] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[2] = dl_detect_out ? proc_dep_vld_vec_95_reg[2] : (proc_95_data_FIFO_blk[2] | proc_95_data_PIPO_blk[2] | proc_95_start_FIFO_blk[2] | proc_95_TLF_FIFO_blk[2] | proc_95_input_sync_blk[2] | proc_95_output_sync_blk[2]);
    assign proc_95_data_FIFO_blk[3] = 1'b0;
    assign proc_95_data_PIPO_blk[3] = 1'b0;
    assign proc_95_start_FIFO_blk[3] = 1'b0;
    assign proc_95_TLF_FIFO_blk[3] = 1'b0;
    assign proc_95_input_sync_blk[3] = 1'b0;
    assign proc_95_output_sync_blk[3] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[3] = dl_detect_out ? proc_dep_vld_vec_95_reg[3] : (proc_95_data_FIFO_blk[3] | proc_95_data_PIPO_blk[3] | proc_95_start_FIFO_blk[3] | proc_95_TLF_FIFO_blk[3] | proc_95_input_sync_blk[3] | proc_95_output_sync_blk[3]);
    assign proc_95_data_FIFO_blk[4] = 1'b0;
    assign proc_95_data_PIPO_blk[4] = 1'b0;
    assign proc_95_start_FIFO_blk[4] = 1'b0;
    assign proc_95_TLF_FIFO_blk[4] = 1'b0;
    assign proc_95_input_sync_blk[4] = 1'b0;
    assign proc_95_output_sync_blk[4] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[4] = dl_detect_out ? proc_dep_vld_vec_95_reg[4] : (proc_95_data_FIFO_blk[4] | proc_95_data_PIPO_blk[4] | proc_95_start_FIFO_blk[4] | proc_95_TLF_FIFO_blk[4] | proc_95_input_sync_blk[4] | proc_95_output_sync_blk[4]);
    assign proc_95_data_FIFO_blk[5] = 1'b0;
    assign proc_95_data_PIPO_blk[5] = 1'b0;
    assign proc_95_start_FIFO_blk[5] = 1'b0;
    assign proc_95_TLF_FIFO_blk[5] = 1'b0;
    assign proc_95_input_sync_blk[5] = 1'b0;
    assign proc_95_output_sync_blk[5] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[5] = dl_detect_out ? proc_dep_vld_vec_95_reg[5] : (proc_95_data_FIFO_blk[5] | proc_95_data_PIPO_blk[5] | proc_95_start_FIFO_blk[5] | proc_95_TLF_FIFO_blk[5] | proc_95_input_sync_blk[5] | proc_95_output_sync_blk[5]);
    assign proc_95_data_FIFO_blk[6] = 1'b0;
    assign proc_95_data_PIPO_blk[6] = 1'b0;
    assign proc_95_start_FIFO_blk[6] = 1'b0;
    assign proc_95_TLF_FIFO_blk[6] = 1'b0;
    assign proc_95_input_sync_blk[6] = 1'b0;
    assign proc_95_output_sync_blk[6] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[6] = dl_detect_out ? proc_dep_vld_vec_95_reg[6] : (proc_95_data_FIFO_blk[6] | proc_95_data_PIPO_blk[6] | proc_95_start_FIFO_blk[6] | proc_95_TLF_FIFO_blk[6] | proc_95_input_sync_blk[6] | proc_95_output_sync_blk[6]);
    assign proc_95_data_FIFO_blk[7] = 1'b0;
    assign proc_95_data_PIPO_blk[7] = 1'b0;
    assign proc_95_start_FIFO_blk[7] = 1'b0;
    assign proc_95_TLF_FIFO_blk[7] = 1'b0;
    assign proc_95_input_sync_blk[7] = 1'b0;
    assign proc_95_output_sync_blk[7] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[7] = dl_detect_out ? proc_dep_vld_vec_95_reg[7] : (proc_95_data_FIFO_blk[7] | proc_95_data_PIPO_blk[7] | proc_95_start_FIFO_blk[7] | proc_95_TLF_FIFO_blk[7] | proc_95_input_sync_blk[7] | proc_95_output_sync_blk[7]);
    assign proc_95_data_FIFO_blk[8] = 1'b0;
    assign proc_95_data_PIPO_blk[8] = 1'b0;
    assign proc_95_start_FIFO_blk[8] = 1'b0;
    assign proc_95_TLF_FIFO_blk[8] = 1'b0;
    assign proc_95_input_sync_blk[8] = 1'b0;
    assign proc_95_output_sync_blk[8] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[8] = dl_detect_out ? proc_dep_vld_vec_95_reg[8] : (proc_95_data_FIFO_blk[8] | proc_95_data_PIPO_blk[8] | proc_95_start_FIFO_blk[8] | proc_95_TLF_FIFO_blk[8] | proc_95_input_sync_blk[8] | proc_95_output_sync_blk[8]);
    assign proc_95_data_FIFO_blk[9] = 1'b0;
    assign proc_95_data_PIPO_blk[9] = 1'b0;
    assign proc_95_start_FIFO_blk[9] = 1'b0;
    assign proc_95_TLF_FIFO_blk[9] = 1'b0;
    assign proc_95_input_sync_blk[9] = 1'b0;
    assign proc_95_output_sync_blk[9] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[9] = dl_detect_out ? proc_dep_vld_vec_95_reg[9] : (proc_95_data_FIFO_blk[9] | proc_95_data_PIPO_blk[9] | proc_95_start_FIFO_blk[9] | proc_95_TLF_FIFO_blk[9] | proc_95_input_sync_blk[9] | proc_95_output_sync_blk[9]);
    assign proc_95_data_FIFO_blk[10] = 1'b0;
    assign proc_95_data_PIPO_blk[10] = 1'b0;
    assign proc_95_start_FIFO_blk[10] = 1'b0;
    assign proc_95_TLF_FIFO_blk[10] = 1'b0;
    assign proc_95_input_sync_blk[10] = 1'b0;
    assign proc_95_output_sync_blk[10] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[10] = dl_detect_out ? proc_dep_vld_vec_95_reg[10] : (proc_95_data_FIFO_blk[10] | proc_95_data_PIPO_blk[10] | proc_95_start_FIFO_blk[10] | proc_95_TLF_FIFO_blk[10] | proc_95_input_sync_blk[10] | proc_95_output_sync_blk[10]);
    assign proc_95_data_FIFO_blk[11] = 1'b0;
    assign proc_95_data_PIPO_blk[11] = 1'b0;
    assign proc_95_start_FIFO_blk[11] = 1'b0;
    assign proc_95_TLF_FIFO_blk[11] = 1'b0;
    assign proc_95_input_sync_blk[11] = 1'b0;
    assign proc_95_output_sync_blk[11] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[11] = dl_detect_out ? proc_dep_vld_vec_95_reg[11] : (proc_95_data_FIFO_blk[11] | proc_95_data_PIPO_blk[11] | proc_95_start_FIFO_blk[11] | proc_95_TLF_FIFO_blk[11] | proc_95_input_sync_blk[11] | proc_95_output_sync_blk[11]);
    assign proc_95_data_FIFO_blk[12] = 1'b0;
    assign proc_95_data_PIPO_blk[12] = 1'b0;
    assign proc_95_start_FIFO_blk[12] = 1'b0;
    assign proc_95_TLF_FIFO_blk[12] = 1'b0;
    assign proc_95_input_sync_blk[12] = 1'b0;
    assign proc_95_output_sync_blk[12] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[12] = dl_detect_out ? proc_dep_vld_vec_95_reg[12] : (proc_95_data_FIFO_blk[12] | proc_95_data_PIPO_blk[12] | proc_95_start_FIFO_blk[12] | proc_95_TLF_FIFO_blk[12] | proc_95_input_sync_blk[12] | proc_95_output_sync_blk[12]);
    assign proc_95_data_FIFO_blk[13] = 1'b0;
    assign proc_95_data_PIPO_blk[13] = 1'b0;
    assign proc_95_start_FIFO_blk[13] = 1'b0;
    assign proc_95_TLF_FIFO_blk[13] = 1'b0;
    assign proc_95_input_sync_blk[13] = 1'b0;
    assign proc_95_output_sync_blk[13] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[13] = dl_detect_out ? proc_dep_vld_vec_95_reg[13] : (proc_95_data_FIFO_blk[13] | proc_95_data_PIPO_blk[13] | proc_95_start_FIFO_blk[13] | proc_95_TLF_FIFO_blk[13] | proc_95_input_sync_blk[13] | proc_95_output_sync_blk[13]);
    assign proc_95_data_FIFO_blk[14] = 1'b0;
    assign proc_95_data_PIPO_blk[14] = 1'b0;
    assign proc_95_start_FIFO_blk[14] = 1'b0;
    assign proc_95_TLF_FIFO_blk[14] = 1'b0;
    assign proc_95_input_sync_blk[14] = 1'b0;
    assign proc_95_output_sync_blk[14] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[14] = dl_detect_out ? proc_dep_vld_vec_95_reg[14] : (proc_95_data_FIFO_blk[14] | proc_95_data_PIPO_blk[14] | proc_95_start_FIFO_blk[14] | proc_95_TLF_FIFO_blk[14] | proc_95_input_sync_blk[14] | proc_95_output_sync_blk[14]);
    assign proc_95_data_FIFO_blk[15] = 1'b0;
    assign proc_95_data_PIPO_blk[15] = 1'b0;
    assign proc_95_start_FIFO_blk[15] = 1'b0;
    assign proc_95_TLF_FIFO_blk[15] = 1'b0;
    assign proc_95_input_sync_blk[15] = 1'b0;
    assign proc_95_output_sync_blk[15] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[15] = dl_detect_out ? proc_dep_vld_vec_95_reg[15] : (proc_95_data_FIFO_blk[15] | proc_95_data_PIPO_blk[15] | proc_95_start_FIFO_blk[15] | proc_95_TLF_FIFO_blk[15] | proc_95_input_sync_blk[15] | proc_95_output_sync_blk[15]);
    assign proc_95_data_FIFO_blk[16] = 1'b0;
    assign proc_95_data_PIPO_blk[16] = 1'b0;
    assign proc_95_start_FIFO_blk[16] = 1'b0;
    assign proc_95_TLF_FIFO_blk[16] = 1'b0;
    assign proc_95_input_sync_blk[16] = 1'b0;
    assign proc_95_output_sync_blk[16] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_95[16] = dl_detect_out ? proc_dep_vld_vec_95_reg[16] : (proc_95_data_FIFO_blk[16] | proc_95_data_PIPO_blk[16] | proc_95_start_FIFO_blk[16] | proc_95_TLF_FIFO_blk[16] | proc_95_input_sync_blk[16] | proc_95_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_95_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_95_reg <= proc_dep_vld_vec_95;
        end
    end
    assign in_chan_dep_vld_vec_95[0] = dep_chan_vld_79_95;
    assign in_chan_dep_data_vec_95[175 : 0] = dep_chan_data_79_95;
    assign token_in_vec_95[0] = token_79_95;
    assign in_chan_dep_vld_vec_95[1] = dep_chan_vld_86_95;
    assign in_chan_dep_data_vec_95[351 : 176] = dep_chan_data_86_95;
    assign token_in_vec_95[1] = token_86_95;
    assign in_chan_dep_vld_vec_95[2] = dep_chan_vld_87_95;
    assign in_chan_dep_data_vec_95[527 : 352] = dep_chan_data_87_95;
    assign token_in_vec_95[2] = token_87_95;
    assign in_chan_dep_vld_vec_95[3] = dep_chan_vld_88_95;
    assign in_chan_dep_data_vec_95[703 : 528] = dep_chan_data_88_95;
    assign token_in_vec_95[3] = token_88_95;
    assign in_chan_dep_vld_vec_95[4] = dep_chan_vld_89_95;
    assign in_chan_dep_data_vec_95[879 : 704] = dep_chan_data_89_95;
    assign token_in_vec_95[4] = token_89_95;
    assign in_chan_dep_vld_vec_95[5] = dep_chan_vld_90_95;
    assign in_chan_dep_data_vec_95[1055 : 880] = dep_chan_data_90_95;
    assign token_in_vec_95[5] = token_90_95;
    assign in_chan_dep_vld_vec_95[6] = dep_chan_vld_91_95;
    assign in_chan_dep_data_vec_95[1231 : 1056] = dep_chan_data_91_95;
    assign token_in_vec_95[6] = token_91_95;
    assign in_chan_dep_vld_vec_95[7] = dep_chan_vld_92_95;
    assign in_chan_dep_data_vec_95[1407 : 1232] = dep_chan_data_92_95;
    assign token_in_vec_95[7] = token_92_95;
    assign in_chan_dep_vld_vec_95[8] = dep_chan_vld_93_95;
    assign in_chan_dep_data_vec_95[1583 : 1408] = dep_chan_data_93_95;
    assign token_in_vec_95[8] = token_93_95;
    assign in_chan_dep_vld_vec_95[9] = dep_chan_vld_94_95;
    assign in_chan_dep_data_vec_95[1759 : 1584] = dep_chan_data_94_95;
    assign token_in_vec_95[9] = token_94_95;
    assign in_chan_dep_vld_vec_95[10] = dep_chan_vld_96_95;
    assign in_chan_dep_data_vec_95[1935 : 1760] = dep_chan_data_96_95;
    assign token_in_vec_95[10] = token_96_95;
    assign in_chan_dep_vld_vec_95[11] = dep_chan_vld_97_95;
    assign in_chan_dep_data_vec_95[2111 : 1936] = dep_chan_data_97_95;
    assign token_in_vec_95[11] = token_97_95;
    assign in_chan_dep_vld_vec_95[12] = dep_chan_vld_98_95;
    assign in_chan_dep_data_vec_95[2287 : 2112] = dep_chan_data_98_95;
    assign token_in_vec_95[12] = token_98_95;
    assign in_chan_dep_vld_vec_95[13] = dep_chan_vld_99_95;
    assign in_chan_dep_data_vec_95[2463 : 2288] = dep_chan_data_99_95;
    assign token_in_vec_95[13] = token_99_95;
    assign in_chan_dep_vld_vec_95[14] = dep_chan_vld_100_95;
    assign in_chan_dep_data_vec_95[2639 : 2464] = dep_chan_data_100_95;
    assign token_in_vec_95[14] = token_100_95;
    assign in_chan_dep_vld_vec_95[15] = dep_chan_vld_101_95;
    assign in_chan_dep_data_vec_95[2815 : 2640] = dep_chan_data_101_95;
    assign token_in_vec_95[15] = token_101_95;
    assign in_chan_dep_vld_vec_95[16] = dep_chan_vld_175_95;
    assign in_chan_dep_data_vec_95[2991 : 2816] = dep_chan_data_175_95;
    assign token_in_vec_95[16] = token_175_95;
    assign dep_chan_vld_95_79 = out_chan_dep_vld_vec_95[0];
    assign dep_chan_data_95_79 = out_chan_dep_data_95;
    assign token_95_79 = token_out_vec_95[0];
    assign dep_chan_vld_95_86 = out_chan_dep_vld_vec_95[1];
    assign dep_chan_data_95_86 = out_chan_dep_data_95;
    assign token_95_86 = token_out_vec_95[1];
    assign dep_chan_vld_95_87 = out_chan_dep_vld_vec_95[2];
    assign dep_chan_data_95_87 = out_chan_dep_data_95;
    assign token_95_87 = token_out_vec_95[2];
    assign dep_chan_vld_95_88 = out_chan_dep_vld_vec_95[3];
    assign dep_chan_data_95_88 = out_chan_dep_data_95;
    assign token_95_88 = token_out_vec_95[3];
    assign dep_chan_vld_95_89 = out_chan_dep_vld_vec_95[4];
    assign dep_chan_data_95_89 = out_chan_dep_data_95;
    assign token_95_89 = token_out_vec_95[4];
    assign dep_chan_vld_95_90 = out_chan_dep_vld_vec_95[5];
    assign dep_chan_data_95_90 = out_chan_dep_data_95;
    assign token_95_90 = token_out_vec_95[5];
    assign dep_chan_vld_95_91 = out_chan_dep_vld_vec_95[6];
    assign dep_chan_data_95_91 = out_chan_dep_data_95;
    assign token_95_91 = token_out_vec_95[6];
    assign dep_chan_vld_95_92 = out_chan_dep_vld_vec_95[7];
    assign dep_chan_data_95_92 = out_chan_dep_data_95;
    assign token_95_92 = token_out_vec_95[7];
    assign dep_chan_vld_95_93 = out_chan_dep_vld_vec_95[8];
    assign dep_chan_data_95_93 = out_chan_dep_data_95;
    assign token_95_93 = token_out_vec_95[8];
    assign dep_chan_vld_95_94 = out_chan_dep_vld_vec_95[9];
    assign dep_chan_data_95_94 = out_chan_dep_data_95;
    assign token_95_94 = token_out_vec_95[9];
    assign dep_chan_vld_95_96 = out_chan_dep_vld_vec_95[10];
    assign dep_chan_data_95_96 = out_chan_dep_data_95;
    assign token_95_96 = token_out_vec_95[10];
    assign dep_chan_vld_95_97 = out_chan_dep_vld_vec_95[11];
    assign dep_chan_data_95_97 = out_chan_dep_data_95;
    assign token_95_97 = token_out_vec_95[11];
    assign dep_chan_vld_95_98 = out_chan_dep_vld_vec_95[12];
    assign dep_chan_data_95_98 = out_chan_dep_data_95;
    assign token_95_98 = token_out_vec_95[12];
    assign dep_chan_vld_95_99 = out_chan_dep_vld_vec_95[13];
    assign dep_chan_data_95_99 = out_chan_dep_data_95;
    assign token_95_99 = token_out_vec_95[13];
    assign dep_chan_vld_95_100 = out_chan_dep_vld_vec_95[14];
    assign dep_chan_data_95_100 = out_chan_dep_data_95;
    assign token_95_100 = token_out_vec_95[14];
    assign dep_chan_vld_95_101 = out_chan_dep_vld_vec_95[15];
    assign dep_chan_data_95_101 = out_chan_dep_data_95;
    assign token_95_101 = token_out_vec_95[15];
    assign dep_chan_vld_95_175 = out_chan_dep_vld_vec_95[16];
    assign dep_chan_data_95_175 = out_chan_dep_data_95;
    assign token_95_175 = token_out_vec_95[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 96, 17, 17) top_hls_deadlock_detect_unit_96 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_96),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_96),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_96),
        .token_in_vec(token_in_vec_96),
        .dl_detect_in(dl_detect_out),
        .origin(origin[96]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_96),
        .out_chan_dep_data(out_chan_dep_data_96),
        .token_out_vec(token_out_vec_96),
        .dl_detect_out(dl_in_vec[96]));

    assign proc_96_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.fifo_B_PE_8_2_x0118_blk_n);
    assign proc_96_data_PIPO_blk[0] = 1'b0;
    assign proc_96_start_FIFO_blk[0] = 1'b0;
    assign proc_96_TLF_FIFO_blk[0] = 1'b0;
    assign proc_96_input_sync_blk[0] = 1'b0;
    assign proc_96_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_96[0] = dl_detect_out ? proc_dep_vld_vec_96_reg[0] : (proc_96_data_FIFO_blk[0] | proc_96_data_PIPO_blk[0] | proc_96_start_FIFO_blk[0] | proc_96_TLF_FIFO_blk[0] | proc_96_input_sync_blk[0] | proc_96_output_sync_blk[0]);
    assign proc_96_data_FIFO_blk[1] = 1'b0;
    assign proc_96_data_PIPO_blk[1] = 1'b0;
    assign proc_96_start_FIFO_blk[1] = 1'b0;
    assign proc_96_TLF_FIFO_blk[1] = 1'b0;
    assign proc_96_input_sync_blk[1] = 1'b0;
    assign proc_96_output_sync_blk[1] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[1] = dl_detect_out ? proc_dep_vld_vec_96_reg[1] : (proc_96_data_FIFO_blk[1] | proc_96_data_PIPO_blk[1] | proc_96_start_FIFO_blk[1] | proc_96_TLF_FIFO_blk[1] | proc_96_input_sync_blk[1] | proc_96_output_sync_blk[1]);
    assign proc_96_data_FIFO_blk[2] = 1'b0;
    assign proc_96_data_PIPO_blk[2] = 1'b0;
    assign proc_96_start_FIFO_blk[2] = 1'b0;
    assign proc_96_TLF_FIFO_blk[2] = 1'b0;
    assign proc_96_input_sync_blk[2] = 1'b0;
    assign proc_96_output_sync_blk[2] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[2] = dl_detect_out ? proc_dep_vld_vec_96_reg[2] : (proc_96_data_FIFO_blk[2] | proc_96_data_PIPO_blk[2] | proc_96_start_FIFO_blk[2] | proc_96_TLF_FIFO_blk[2] | proc_96_input_sync_blk[2] | proc_96_output_sync_blk[2]);
    assign proc_96_data_FIFO_blk[3] = 1'b0;
    assign proc_96_data_PIPO_blk[3] = 1'b0;
    assign proc_96_start_FIFO_blk[3] = 1'b0;
    assign proc_96_TLF_FIFO_blk[3] = 1'b0;
    assign proc_96_input_sync_blk[3] = 1'b0;
    assign proc_96_output_sync_blk[3] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[3] = dl_detect_out ? proc_dep_vld_vec_96_reg[3] : (proc_96_data_FIFO_blk[3] | proc_96_data_PIPO_blk[3] | proc_96_start_FIFO_blk[3] | proc_96_TLF_FIFO_blk[3] | proc_96_input_sync_blk[3] | proc_96_output_sync_blk[3]);
    assign proc_96_data_FIFO_blk[4] = 1'b0;
    assign proc_96_data_PIPO_blk[4] = 1'b0;
    assign proc_96_start_FIFO_blk[4] = 1'b0;
    assign proc_96_TLF_FIFO_blk[4] = 1'b0;
    assign proc_96_input_sync_blk[4] = 1'b0;
    assign proc_96_output_sync_blk[4] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[4] = dl_detect_out ? proc_dep_vld_vec_96_reg[4] : (proc_96_data_FIFO_blk[4] | proc_96_data_PIPO_blk[4] | proc_96_start_FIFO_blk[4] | proc_96_TLF_FIFO_blk[4] | proc_96_input_sync_blk[4] | proc_96_output_sync_blk[4]);
    assign proc_96_data_FIFO_blk[5] = 1'b0;
    assign proc_96_data_PIPO_blk[5] = 1'b0;
    assign proc_96_start_FIFO_blk[5] = 1'b0;
    assign proc_96_TLF_FIFO_blk[5] = 1'b0;
    assign proc_96_input_sync_blk[5] = 1'b0;
    assign proc_96_output_sync_blk[5] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[5] = dl_detect_out ? proc_dep_vld_vec_96_reg[5] : (proc_96_data_FIFO_blk[5] | proc_96_data_PIPO_blk[5] | proc_96_start_FIFO_blk[5] | proc_96_TLF_FIFO_blk[5] | proc_96_input_sync_blk[5] | proc_96_output_sync_blk[5]);
    assign proc_96_data_FIFO_blk[6] = 1'b0;
    assign proc_96_data_PIPO_blk[6] = 1'b0;
    assign proc_96_start_FIFO_blk[6] = 1'b0;
    assign proc_96_TLF_FIFO_blk[6] = 1'b0;
    assign proc_96_input_sync_blk[6] = 1'b0;
    assign proc_96_output_sync_blk[6] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[6] = dl_detect_out ? proc_dep_vld_vec_96_reg[6] : (proc_96_data_FIFO_blk[6] | proc_96_data_PIPO_blk[6] | proc_96_start_FIFO_blk[6] | proc_96_TLF_FIFO_blk[6] | proc_96_input_sync_blk[6] | proc_96_output_sync_blk[6]);
    assign proc_96_data_FIFO_blk[7] = 1'b0;
    assign proc_96_data_PIPO_blk[7] = 1'b0;
    assign proc_96_start_FIFO_blk[7] = 1'b0;
    assign proc_96_TLF_FIFO_blk[7] = 1'b0;
    assign proc_96_input_sync_blk[7] = 1'b0;
    assign proc_96_output_sync_blk[7] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[7] = dl_detect_out ? proc_dep_vld_vec_96_reg[7] : (proc_96_data_FIFO_blk[7] | proc_96_data_PIPO_blk[7] | proc_96_start_FIFO_blk[7] | proc_96_TLF_FIFO_blk[7] | proc_96_input_sync_blk[7] | proc_96_output_sync_blk[7]);
    assign proc_96_data_FIFO_blk[8] = 1'b0;
    assign proc_96_data_PIPO_blk[8] = 1'b0;
    assign proc_96_start_FIFO_blk[8] = 1'b0;
    assign proc_96_TLF_FIFO_blk[8] = 1'b0;
    assign proc_96_input_sync_blk[8] = 1'b0;
    assign proc_96_output_sync_blk[8] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[8] = dl_detect_out ? proc_dep_vld_vec_96_reg[8] : (proc_96_data_FIFO_blk[8] | proc_96_data_PIPO_blk[8] | proc_96_start_FIFO_blk[8] | proc_96_TLF_FIFO_blk[8] | proc_96_input_sync_blk[8] | proc_96_output_sync_blk[8]);
    assign proc_96_data_FIFO_blk[9] = 1'b0;
    assign proc_96_data_PIPO_blk[9] = 1'b0;
    assign proc_96_start_FIFO_blk[9] = 1'b0;
    assign proc_96_TLF_FIFO_blk[9] = 1'b0;
    assign proc_96_input_sync_blk[9] = 1'b0;
    assign proc_96_output_sync_blk[9] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[9] = dl_detect_out ? proc_dep_vld_vec_96_reg[9] : (proc_96_data_FIFO_blk[9] | proc_96_data_PIPO_blk[9] | proc_96_start_FIFO_blk[9] | proc_96_TLF_FIFO_blk[9] | proc_96_input_sync_blk[9] | proc_96_output_sync_blk[9]);
    assign proc_96_data_FIFO_blk[10] = 1'b0;
    assign proc_96_data_PIPO_blk[10] = 1'b0;
    assign proc_96_start_FIFO_blk[10] = 1'b0;
    assign proc_96_TLF_FIFO_blk[10] = 1'b0;
    assign proc_96_input_sync_blk[10] = 1'b0;
    assign proc_96_output_sync_blk[10] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[10] = dl_detect_out ? proc_dep_vld_vec_96_reg[10] : (proc_96_data_FIFO_blk[10] | proc_96_data_PIPO_blk[10] | proc_96_start_FIFO_blk[10] | proc_96_TLF_FIFO_blk[10] | proc_96_input_sync_blk[10] | proc_96_output_sync_blk[10]);
    assign proc_96_data_FIFO_blk[11] = 1'b0;
    assign proc_96_data_PIPO_blk[11] = 1'b0;
    assign proc_96_start_FIFO_blk[11] = 1'b0;
    assign proc_96_TLF_FIFO_blk[11] = 1'b0;
    assign proc_96_input_sync_blk[11] = 1'b0;
    assign proc_96_output_sync_blk[11] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[11] = dl_detect_out ? proc_dep_vld_vec_96_reg[11] : (proc_96_data_FIFO_blk[11] | proc_96_data_PIPO_blk[11] | proc_96_start_FIFO_blk[11] | proc_96_TLF_FIFO_blk[11] | proc_96_input_sync_blk[11] | proc_96_output_sync_blk[11]);
    assign proc_96_data_FIFO_blk[12] = 1'b0;
    assign proc_96_data_PIPO_blk[12] = 1'b0;
    assign proc_96_start_FIFO_blk[12] = 1'b0;
    assign proc_96_TLF_FIFO_blk[12] = 1'b0;
    assign proc_96_input_sync_blk[12] = 1'b0;
    assign proc_96_output_sync_blk[12] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[12] = dl_detect_out ? proc_dep_vld_vec_96_reg[12] : (proc_96_data_FIFO_blk[12] | proc_96_data_PIPO_blk[12] | proc_96_start_FIFO_blk[12] | proc_96_TLF_FIFO_blk[12] | proc_96_input_sync_blk[12] | proc_96_output_sync_blk[12]);
    assign proc_96_data_FIFO_blk[13] = 1'b0;
    assign proc_96_data_PIPO_blk[13] = 1'b0;
    assign proc_96_start_FIFO_blk[13] = 1'b0;
    assign proc_96_TLF_FIFO_blk[13] = 1'b0;
    assign proc_96_input_sync_blk[13] = 1'b0;
    assign proc_96_output_sync_blk[13] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[13] = dl_detect_out ? proc_dep_vld_vec_96_reg[13] : (proc_96_data_FIFO_blk[13] | proc_96_data_PIPO_blk[13] | proc_96_start_FIFO_blk[13] | proc_96_TLF_FIFO_blk[13] | proc_96_input_sync_blk[13] | proc_96_output_sync_blk[13]);
    assign proc_96_data_FIFO_blk[14] = 1'b0;
    assign proc_96_data_PIPO_blk[14] = 1'b0;
    assign proc_96_start_FIFO_blk[14] = 1'b0;
    assign proc_96_TLF_FIFO_blk[14] = 1'b0;
    assign proc_96_input_sync_blk[14] = 1'b0;
    assign proc_96_output_sync_blk[14] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[14] = dl_detect_out ? proc_dep_vld_vec_96_reg[14] : (proc_96_data_FIFO_blk[14] | proc_96_data_PIPO_blk[14] | proc_96_start_FIFO_blk[14] | proc_96_TLF_FIFO_blk[14] | proc_96_input_sync_blk[14] | proc_96_output_sync_blk[14]);
    assign proc_96_data_FIFO_blk[15] = 1'b0;
    assign proc_96_data_PIPO_blk[15] = 1'b0;
    assign proc_96_start_FIFO_blk[15] = 1'b0;
    assign proc_96_TLF_FIFO_blk[15] = 1'b0;
    assign proc_96_input_sync_blk[15] = 1'b0;
    assign proc_96_output_sync_blk[15] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[15] = dl_detect_out ? proc_dep_vld_vec_96_reg[15] : (proc_96_data_FIFO_blk[15] | proc_96_data_PIPO_blk[15] | proc_96_start_FIFO_blk[15] | proc_96_TLF_FIFO_blk[15] | proc_96_input_sync_blk[15] | proc_96_output_sync_blk[15]);
    assign proc_96_data_FIFO_blk[16] = 1'b0;
    assign proc_96_data_PIPO_blk[16] = 1'b0;
    assign proc_96_start_FIFO_blk[16] = 1'b0;
    assign proc_96_TLF_FIFO_blk[16] = 1'b0;
    assign proc_96_input_sync_blk[16] = 1'b0;
    assign proc_96_output_sync_blk[16] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_96[16] = dl_detect_out ? proc_dep_vld_vec_96_reg[16] : (proc_96_data_FIFO_blk[16] | proc_96_data_PIPO_blk[16] | proc_96_start_FIFO_blk[16] | proc_96_TLF_FIFO_blk[16] | proc_96_input_sync_blk[16] | proc_96_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_96_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_96_reg <= proc_dep_vld_vec_96;
        end
    end
    assign in_chan_dep_vld_vec_96[0] = dep_chan_vld_80_96;
    assign in_chan_dep_data_vec_96[175 : 0] = dep_chan_data_80_96;
    assign token_in_vec_96[0] = token_80_96;
    assign in_chan_dep_vld_vec_96[1] = dep_chan_vld_86_96;
    assign in_chan_dep_data_vec_96[351 : 176] = dep_chan_data_86_96;
    assign token_in_vec_96[1] = token_86_96;
    assign in_chan_dep_vld_vec_96[2] = dep_chan_vld_87_96;
    assign in_chan_dep_data_vec_96[527 : 352] = dep_chan_data_87_96;
    assign token_in_vec_96[2] = token_87_96;
    assign in_chan_dep_vld_vec_96[3] = dep_chan_vld_88_96;
    assign in_chan_dep_data_vec_96[703 : 528] = dep_chan_data_88_96;
    assign token_in_vec_96[3] = token_88_96;
    assign in_chan_dep_vld_vec_96[4] = dep_chan_vld_89_96;
    assign in_chan_dep_data_vec_96[879 : 704] = dep_chan_data_89_96;
    assign token_in_vec_96[4] = token_89_96;
    assign in_chan_dep_vld_vec_96[5] = dep_chan_vld_90_96;
    assign in_chan_dep_data_vec_96[1055 : 880] = dep_chan_data_90_96;
    assign token_in_vec_96[5] = token_90_96;
    assign in_chan_dep_vld_vec_96[6] = dep_chan_vld_91_96;
    assign in_chan_dep_data_vec_96[1231 : 1056] = dep_chan_data_91_96;
    assign token_in_vec_96[6] = token_91_96;
    assign in_chan_dep_vld_vec_96[7] = dep_chan_vld_92_96;
    assign in_chan_dep_data_vec_96[1407 : 1232] = dep_chan_data_92_96;
    assign token_in_vec_96[7] = token_92_96;
    assign in_chan_dep_vld_vec_96[8] = dep_chan_vld_93_96;
    assign in_chan_dep_data_vec_96[1583 : 1408] = dep_chan_data_93_96;
    assign token_in_vec_96[8] = token_93_96;
    assign in_chan_dep_vld_vec_96[9] = dep_chan_vld_94_96;
    assign in_chan_dep_data_vec_96[1759 : 1584] = dep_chan_data_94_96;
    assign token_in_vec_96[9] = token_94_96;
    assign in_chan_dep_vld_vec_96[10] = dep_chan_vld_95_96;
    assign in_chan_dep_data_vec_96[1935 : 1760] = dep_chan_data_95_96;
    assign token_in_vec_96[10] = token_95_96;
    assign in_chan_dep_vld_vec_96[11] = dep_chan_vld_97_96;
    assign in_chan_dep_data_vec_96[2111 : 1936] = dep_chan_data_97_96;
    assign token_in_vec_96[11] = token_97_96;
    assign in_chan_dep_vld_vec_96[12] = dep_chan_vld_98_96;
    assign in_chan_dep_data_vec_96[2287 : 2112] = dep_chan_data_98_96;
    assign token_in_vec_96[12] = token_98_96;
    assign in_chan_dep_vld_vec_96[13] = dep_chan_vld_99_96;
    assign in_chan_dep_data_vec_96[2463 : 2288] = dep_chan_data_99_96;
    assign token_in_vec_96[13] = token_99_96;
    assign in_chan_dep_vld_vec_96[14] = dep_chan_vld_100_96;
    assign in_chan_dep_data_vec_96[2639 : 2464] = dep_chan_data_100_96;
    assign token_in_vec_96[14] = token_100_96;
    assign in_chan_dep_vld_vec_96[15] = dep_chan_vld_101_96;
    assign in_chan_dep_data_vec_96[2815 : 2640] = dep_chan_data_101_96;
    assign token_in_vec_96[15] = token_101_96;
    assign in_chan_dep_vld_vec_96[16] = dep_chan_vld_175_96;
    assign in_chan_dep_data_vec_96[2991 : 2816] = dep_chan_data_175_96;
    assign token_in_vec_96[16] = token_175_96;
    assign dep_chan_vld_96_80 = out_chan_dep_vld_vec_96[0];
    assign dep_chan_data_96_80 = out_chan_dep_data_96;
    assign token_96_80 = token_out_vec_96[0];
    assign dep_chan_vld_96_86 = out_chan_dep_vld_vec_96[1];
    assign dep_chan_data_96_86 = out_chan_dep_data_96;
    assign token_96_86 = token_out_vec_96[1];
    assign dep_chan_vld_96_87 = out_chan_dep_vld_vec_96[2];
    assign dep_chan_data_96_87 = out_chan_dep_data_96;
    assign token_96_87 = token_out_vec_96[2];
    assign dep_chan_vld_96_88 = out_chan_dep_vld_vec_96[3];
    assign dep_chan_data_96_88 = out_chan_dep_data_96;
    assign token_96_88 = token_out_vec_96[3];
    assign dep_chan_vld_96_89 = out_chan_dep_vld_vec_96[4];
    assign dep_chan_data_96_89 = out_chan_dep_data_96;
    assign token_96_89 = token_out_vec_96[4];
    assign dep_chan_vld_96_90 = out_chan_dep_vld_vec_96[5];
    assign dep_chan_data_96_90 = out_chan_dep_data_96;
    assign token_96_90 = token_out_vec_96[5];
    assign dep_chan_vld_96_91 = out_chan_dep_vld_vec_96[6];
    assign dep_chan_data_96_91 = out_chan_dep_data_96;
    assign token_96_91 = token_out_vec_96[6];
    assign dep_chan_vld_96_92 = out_chan_dep_vld_vec_96[7];
    assign dep_chan_data_96_92 = out_chan_dep_data_96;
    assign token_96_92 = token_out_vec_96[7];
    assign dep_chan_vld_96_93 = out_chan_dep_vld_vec_96[8];
    assign dep_chan_data_96_93 = out_chan_dep_data_96;
    assign token_96_93 = token_out_vec_96[8];
    assign dep_chan_vld_96_94 = out_chan_dep_vld_vec_96[9];
    assign dep_chan_data_96_94 = out_chan_dep_data_96;
    assign token_96_94 = token_out_vec_96[9];
    assign dep_chan_vld_96_95 = out_chan_dep_vld_vec_96[10];
    assign dep_chan_data_96_95 = out_chan_dep_data_96;
    assign token_96_95 = token_out_vec_96[10];
    assign dep_chan_vld_96_97 = out_chan_dep_vld_vec_96[11];
    assign dep_chan_data_96_97 = out_chan_dep_data_96;
    assign token_96_97 = token_out_vec_96[11];
    assign dep_chan_vld_96_98 = out_chan_dep_vld_vec_96[12];
    assign dep_chan_data_96_98 = out_chan_dep_data_96;
    assign token_96_98 = token_out_vec_96[12];
    assign dep_chan_vld_96_99 = out_chan_dep_vld_vec_96[13];
    assign dep_chan_data_96_99 = out_chan_dep_data_96;
    assign token_96_99 = token_out_vec_96[13];
    assign dep_chan_vld_96_100 = out_chan_dep_vld_vec_96[14];
    assign dep_chan_data_96_100 = out_chan_dep_data_96;
    assign token_96_100 = token_out_vec_96[14];
    assign dep_chan_vld_96_101 = out_chan_dep_vld_vec_96[15];
    assign dep_chan_data_96_101 = out_chan_dep_data_96;
    assign token_96_101 = token_out_vec_96[15];
    assign dep_chan_vld_96_175 = out_chan_dep_vld_vec_96[16];
    assign dep_chan_data_96_175 = out_chan_dep_data_96;
    assign token_96_175 = token_out_vec_96[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 97, 17, 17) top_hls_deadlock_detect_unit_97 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_97),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_97),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_97),
        .token_in_vec(token_in_vec_97),
        .dl_detect_in(dl_detect_out),
        .origin(origin[97]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_97),
        .out_chan_dep_data(out_chan_dep_data_97),
        .token_out_vec(token_out_vec_97),
        .dl_detect_out(dl_in_vec[97]));

    assign proc_97_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.fifo_B_PE_8_3_x0127_blk_n);
    assign proc_97_data_PIPO_blk[0] = 1'b0;
    assign proc_97_start_FIFO_blk[0] = 1'b0;
    assign proc_97_TLF_FIFO_blk[0] = 1'b0;
    assign proc_97_input_sync_blk[0] = 1'b0;
    assign proc_97_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_97[0] = dl_detect_out ? proc_dep_vld_vec_97_reg[0] : (proc_97_data_FIFO_blk[0] | proc_97_data_PIPO_blk[0] | proc_97_start_FIFO_blk[0] | proc_97_TLF_FIFO_blk[0] | proc_97_input_sync_blk[0] | proc_97_output_sync_blk[0]);
    assign proc_97_data_FIFO_blk[1] = 1'b0;
    assign proc_97_data_PIPO_blk[1] = 1'b0;
    assign proc_97_start_FIFO_blk[1] = 1'b0;
    assign proc_97_TLF_FIFO_blk[1] = 1'b0;
    assign proc_97_input_sync_blk[1] = 1'b0;
    assign proc_97_output_sync_blk[1] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[1] = dl_detect_out ? proc_dep_vld_vec_97_reg[1] : (proc_97_data_FIFO_blk[1] | proc_97_data_PIPO_blk[1] | proc_97_start_FIFO_blk[1] | proc_97_TLF_FIFO_blk[1] | proc_97_input_sync_blk[1] | proc_97_output_sync_blk[1]);
    assign proc_97_data_FIFO_blk[2] = 1'b0;
    assign proc_97_data_PIPO_blk[2] = 1'b0;
    assign proc_97_start_FIFO_blk[2] = 1'b0;
    assign proc_97_TLF_FIFO_blk[2] = 1'b0;
    assign proc_97_input_sync_blk[2] = 1'b0;
    assign proc_97_output_sync_blk[2] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[2] = dl_detect_out ? proc_dep_vld_vec_97_reg[2] : (proc_97_data_FIFO_blk[2] | proc_97_data_PIPO_blk[2] | proc_97_start_FIFO_blk[2] | proc_97_TLF_FIFO_blk[2] | proc_97_input_sync_blk[2] | proc_97_output_sync_blk[2]);
    assign proc_97_data_FIFO_blk[3] = 1'b0;
    assign proc_97_data_PIPO_blk[3] = 1'b0;
    assign proc_97_start_FIFO_blk[3] = 1'b0;
    assign proc_97_TLF_FIFO_blk[3] = 1'b0;
    assign proc_97_input_sync_blk[3] = 1'b0;
    assign proc_97_output_sync_blk[3] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[3] = dl_detect_out ? proc_dep_vld_vec_97_reg[3] : (proc_97_data_FIFO_blk[3] | proc_97_data_PIPO_blk[3] | proc_97_start_FIFO_blk[3] | proc_97_TLF_FIFO_blk[3] | proc_97_input_sync_blk[3] | proc_97_output_sync_blk[3]);
    assign proc_97_data_FIFO_blk[4] = 1'b0;
    assign proc_97_data_PIPO_blk[4] = 1'b0;
    assign proc_97_start_FIFO_blk[4] = 1'b0;
    assign proc_97_TLF_FIFO_blk[4] = 1'b0;
    assign proc_97_input_sync_blk[4] = 1'b0;
    assign proc_97_output_sync_blk[4] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[4] = dl_detect_out ? proc_dep_vld_vec_97_reg[4] : (proc_97_data_FIFO_blk[4] | proc_97_data_PIPO_blk[4] | proc_97_start_FIFO_blk[4] | proc_97_TLF_FIFO_blk[4] | proc_97_input_sync_blk[4] | proc_97_output_sync_blk[4]);
    assign proc_97_data_FIFO_blk[5] = 1'b0;
    assign proc_97_data_PIPO_blk[5] = 1'b0;
    assign proc_97_start_FIFO_blk[5] = 1'b0;
    assign proc_97_TLF_FIFO_blk[5] = 1'b0;
    assign proc_97_input_sync_blk[5] = 1'b0;
    assign proc_97_output_sync_blk[5] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[5] = dl_detect_out ? proc_dep_vld_vec_97_reg[5] : (proc_97_data_FIFO_blk[5] | proc_97_data_PIPO_blk[5] | proc_97_start_FIFO_blk[5] | proc_97_TLF_FIFO_blk[5] | proc_97_input_sync_blk[5] | proc_97_output_sync_blk[5]);
    assign proc_97_data_FIFO_blk[6] = 1'b0;
    assign proc_97_data_PIPO_blk[6] = 1'b0;
    assign proc_97_start_FIFO_blk[6] = 1'b0;
    assign proc_97_TLF_FIFO_blk[6] = 1'b0;
    assign proc_97_input_sync_blk[6] = 1'b0;
    assign proc_97_output_sync_blk[6] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[6] = dl_detect_out ? proc_dep_vld_vec_97_reg[6] : (proc_97_data_FIFO_blk[6] | proc_97_data_PIPO_blk[6] | proc_97_start_FIFO_blk[6] | proc_97_TLF_FIFO_blk[6] | proc_97_input_sync_blk[6] | proc_97_output_sync_blk[6]);
    assign proc_97_data_FIFO_blk[7] = 1'b0;
    assign proc_97_data_PIPO_blk[7] = 1'b0;
    assign proc_97_start_FIFO_blk[7] = 1'b0;
    assign proc_97_TLF_FIFO_blk[7] = 1'b0;
    assign proc_97_input_sync_blk[7] = 1'b0;
    assign proc_97_output_sync_blk[7] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[7] = dl_detect_out ? proc_dep_vld_vec_97_reg[7] : (proc_97_data_FIFO_blk[7] | proc_97_data_PIPO_blk[7] | proc_97_start_FIFO_blk[7] | proc_97_TLF_FIFO_blk[7] | proc_97_input_sync_blk[7] | proc_97_output_sync_blk[7]);
    assign proc_97_data_FIFO_blk[8] = 1'b0;
    assign proc_97_data_PIPO_blk[8] = 1'b0;
    assign proc_97_start_FIFO_blk[8] = 1'b0;
    assign proc_97_TLF_FIFO_blk[8] = 1'b0;
    assign proc_97_input_sync_blk[8] = 1'b0;
    assign proc_97_output_sync_blk[8] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[8] = dl_detect_out ? proc_dep_vld_vec_97_reg[8] : (proc_97_data_FIFO_blk[8] | proc_97_data_PIPO_blk[8] | proc_97_start_FIFO_blk[8] | proc_97_TLF_FIFO_blk[8] | proc_97_input_sync_blk[8] | proc_97_output_sync_blk[8]);
    assign proc_97_data_FIFO_blk[9] = 1'b0;
    assign proc_97_data_PIPO_blk[9] = 1'b0;
    assign proc_97_start_FIFO_blk[9] = 1'b0;
    assign proc_97_TLF_FIFO_blk[9] = 1'b0;
    assign proc_97_input_sync_blk[9] = 1'b0;
    assign proc_97_output_sync_blk[9] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[9] = dl_detect_out ? proc_dep_vld_vec_97_reg[9] : (proc_97_data_FIFO_blk[9] | proc_97_data_PIPO_blk[9] | proc_97_start_FIFO_blk[9] | proc_97_TLF_FIFO_blk[9] | proc_97_input_sync_blk[9] | proc_97_output_sync_blk[9]);
    assign proc_97_data_FIFO_blk[10] = 1'b0;
    assign proc_97_data_PIPO_blk[10] = 1'b0;
    assign proc_97_start_FIFO_blk[10] = 1'b0;
    assign proc_97_TLF_FIFO_blk[10] = 1'b0;
    assign proc_97_input_sync_blk[10] = 1'b0;
    assign proc_97_output_sync_blk[10] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[10] = dl_detect_out ? proc_dep_vld_vec_97_reg[10] : (proc_97_data_FIFO_blk[10] | proc_97_data_PIPO_blk[10] | proc_97_start_FIFO_blk[10] | proc_97_TLF_FIFO_blk[10] | proc_97_input_sync_blk[10] | proc_97_output_sync_blk[10]);
    assign proc_97_data_FIFO_blk[11] = 1'b0;
    assign proc_97_data_PIPO_blk[11] = 1'b0;
    assign proc_97_start_FIFO_blk[11] = 1'b0;
    assign proc_97_TLF_FIFO_blk[11] = 1'b0;
    assign proc_97_input_sync_blk[11] = 1'b0;
    assign proc_97_output_sync_blk[11] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[11] = dl_detect_out ? proc_dep_vld_vec_97_reg[11] : (proc_97_data_FIFO_blk[11] | proc_97_data_PIPO_blk[11] | proc_97_start_FIFO_blk[11] | proc_97_TLF_FIFO_blk[11] | proc_97_input_sync_blk[11] | proc_97_output_sync_blk[11]);
    assign proc_97_data_FIFO_blk[12] = 1'b0;
    assign proc_97_data_PIPO_blk[12] = 1'b0;
    assign proc_97_start_FIFO_blk[12] = 1'b0;
    assign proc_97_TLF_FIFO_blk[12] = 1'b0;
    assign proc_97_input_sync_blk[12] = 1'b0;
    assign proc_97_output_sync_blk[12] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[12] = dl_detect_out ? proc_dep_vld_vec_97_reg[12] : (proc_97_data_FIFO_blk[12] | proc_97_data_PIPO_blk[12] | proc_97_start_FIFO_blk[12] | proc_97_TLF_FIFO_blk[12] | proc_97_input_sync_blk[12] | proc_97_output_sync_blk[12]);
    assign proc_97_data_FIFO_blk[13] = 1'b0;
    assign proc_97_data_PIPO_blk[13] = 1'b0;
    assign proc_97_start_FIFO_blk[13] = 1'b0;
    assign proc_97_TLF_FIFO_blk[13] = 1'b0;
    assign proc_97_input_sync_blk[13] = 1'b0;
    assign proc_97_output_sync_blk[13] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[13] = dl_detect_out ? proc_dep_vld_vec_97_reg[13] : (proc_97_data_FIFO_blk[13] | proc_97_data_PIPO_blk[13] | proc_97_start_FIFO_blk[13] | proc_97_TLF_FIFO_blk[13] | proc_97_input_sync_blk[13] | proc_97_output_sync_blk[13]);
    assign proc_97_data_FIFO_blk[14] = 1'b0;
    assign proc_97_data_PIPO_blk[14] = 1'b0;
    assign proc_97_start_FIFO_blk[14] = 1'b0;
    assign proc_97_TLF_FIFO_blk[14] = 1'b0;
    assign proc_97_input_sync_blk[14] = 1'b0;
    assign proc_97_output_sync_blk[14] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[14] = dl_detect_out ? proc_dep_vld_vec_97_reg[14] : (proc_97_data_FIFO_blk[14] | proc_97_data_PIPO_blk[14] | proc_97_start_FIFO_blk[14] | proc_97_TLF_FIFO_blk[14] | proc_97_input_sync_blk[14] | proc_97_output_sync_blk[14]);
    assign proc_97_data_FIFO_blk[15] = 1'b0;
    assign proc_97_data_PIPO_blk[15] = 1'b0;
    assign proc_97_start_FIFO_blk[15] = 1'b0;
    assign proc_97_TLF_FIFO_blk[15] = 1'b0;
    assign proc_97_input_sync_blk[15] = 1'b0;
    assign proc_97_output_sync_blk[15] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[15] = dl_detect_out ? proc_dep_vld_vec_97_reg[15] : (proc_97_data_FIFO_blk[15] | proc_97_data_PIPO_blk[15] | proc_97_start_FIFO_blk[15] | proc_97_TLF_FIFO_blk[15] | proc_97_input_sync_blk[15] | proc_97_output_sync_blk[15]);
    assign proc_97_data_FIFO_blk[16] = 1'b0;
    assign proc_97_data_PIPO_blk[16] = 1'b0;
    assign proc_97_start_FIFO_blk[16] = 1'b0;
    assign proc_97_TLF_FIFO_blk[16] = 1'b0;
    assign proc_97_input_sync_blk[16] = 1'b0;
    assign proc_97_output_sync_blk[16] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_97[16] = dl_detect_out ? proc_dep_vld_vec_97_reg[16] : (proc_97_data_FIFO_blk[16] | proc_97_data_PIPO_blk[16] | proc_97_start_FIFO_blk[16] | proc_97_TLF_FIFO_blk[16] | proc_97_input_sync_blk[16] | proc_97_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_97_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_97_reg <= proc_dep_vld_vec_97;
        end
    end
    assign in_chan_dep_vld_vec_97[0] = dep_chan_vld_81_97;
    assign in_chan_dep_data_vec_97[175 : 0] = dep_chan_data_81_97;
    assign token_in_vec_97[0] = token_81_97;
    assign in_chan_dep_vld_vec_97[1] = dep_chan_vld_86_97;
    assign in_chan_dep_data_vec_97[351 : 176] = dep_chan_data_86_97;
    assign token_in_vec_97[1] = token_86_97;
    assign in_chan_dep_vld_vec_97[2] = dep_chan_vld_87_97;
    assign in_chan_dep_data_vec_97[527 : 352] = dep_chan_data_87_97;
    assign token_in_vec_97[2] = token_87_97;
    assign in_chan_dep_vld_vec_97[3] = dep_chan_vld_88_97;
    assign in_chan_dep_data_vec_97[703 : 528] = dep_chan_data_88_97;
    assign token_in_vec_97[3] = token_88_97;
    assign in_chan_dep_vld_vec_97[4] = dep_chan_vld_89_97;
    assign in_chan_dep_data_vec_97[879 : 704] = dep_chan_data_89_97;
    assign token_in_vec_97[4] = token_89_97;
    assign in_chan_dep_vld_vec_97[5] = dep_chan_vld_90_97;
    assign in_chan_dep_data_vec_97[1055 : 880] = dep_chan_data_90_97;
    assign token_in_vec_97[5] = token_90_97;
    assign in_chan_dep_vld_vec_97[6] = dep_chan_vld_91_97;
    assign in_chan_dep_data_vec_97[1231 : 1056] = dep_chan_data_91_97;
    assign token_in_vec_97[6] = token_91_97;
    assign in_chan_dep_vld_vec_97[7] = dep_chan_vld_92_97;
    assign in_chan_dep_data_vec_97[1407 : 1232] = dep_chan_data_92_97;
    assign token_in_vec_97[7] = token_92_97;
    assign in_chan_dep_vld_vec_97[8] = dep_chan_vld_93_97;
    assign in_chan_dep_data_vec_97[1583 : 1408] = dep_chan_data_93_97;
    assign token_in_vec_97[8] = token_93_97;
    assign in_chan_dep_vld_vec_97[9] = dep_chan_vld_94_97;
    assign in_chan_dep_data_vec_97[1759 : 1584] = dep_chan_data_94_97;
    assign token_in_vec_97[9] = token_94_97;
    assign in_chan_dep_vld_vec_97[10] = dep_chan_vld_95_97;
    assign in_chan_dep_data_vec_97[1935 : 1760] = dep_chan_data_95_97;
    assign token_in_vec_97[10] = token_95_97;
    assign in_chan_dep_vld_vec_97[11] = dep_chan_vld_96_97;
    assign in_chan_dep_data_vec_97[2111 : 1936] = dep_chan_data_96_97;
    assign token_in_vec_97[11] = token_96_97;
    assign in_chan_dep_vld_vec_97[12] = dep_chan_vld_98_97;
    assign in_chan_dep_data_vec_97[2287 : 2112] = dep_chan_data_98_97;
    assign token_in_vec_97[12] = token_98_97;
    assign in_chan_dep_vld_vec_97[13] = dep_chan_vld_99_97;
    assign in_chan_dep_data_vec_97[2463 : 2288] = dep_chan_data_99_97;
    assign token_in_vec_97[13] = token_99_97;
    assign in_chan_dep_vld_vec_97[14] = dep_chan_vld_100_97;
    assign in_chan_dep_data_vec_97[2639 : 2464] = dep_chan_data_100_97;
    assign token_in_vec_97[14] = token_100_97;
    assign in_chan_dep_vld_vec_97[15] = dep_chan_vld_101_97;
    assign in_chan_dep_data_vec_97[2815 : 2640] = dep_chan_data_101_97;
    assign token_in_vec_97[15] = token_101_97;
    assign in_chan_dep_vld_vec_97[16] = dep_chan_vld_175_97;
    assign in_chan_dep_data_vec_97[2991 : 2816] = dep_chan_data_175_97;
    assign token_in_vec_97[16] = token_175_97;
    assign dep_chan_vld_97_81 = out_chan_dep_vld_vec_97[0];
    assign dep_chan_data_97_81 = out_chan_dep_data_97;
    assign token_97_81 = token_out_vec_97[0];
    assign dep_chan_vld_97_86 = out_chan_dep_vld_vec_97[1];
    assign dep_chan_data_97_86 = out_chan_dep_data_97;
    assign token_97_86 = token_out_vec_97[1];
    assign dep_chan_vld_97_87 = out_chan_dep_vld_vec_97[2];
    assign dep_chan_data_97_87 = out_chan_dep_data_97;
    assign token_97_87 = token_out_vec_97[2];
    assign dep_chan_vld_97_88 = out_chan_dep_vld_vec_97[3];
    assign dep_chan_data_97_88 = out_chan_dep_data_97;
    assign token_97_88 = token_out_vec_97[3];
    assign dep_chan_vld_97_89 = out_chan_dep_vld_vec_97[4];
    assign dep_chan_data_97_89 = out_chan_dep_data_97;
    assign token_97_89 = token_out_vec_97[4];
    assign dep_chan_vld_97_90 = out_chan_dep_vld_vec_97[5];
    assign dep_chan_data_97_90 = out_chan_dep_data_97;
    assign token_97_90 = token_out_vec_97[5];
    assign dep_chan_vld_97_91 = out_chan_dep_vld_vec_97[6];
    assign dep_chan_data_97_91 = out_chan_dep_data_97;
    assign token_97_91 = token_out_vec_97[6];
    assign dep_chan_vld_97_92 = out_chan_dep_vld_vec_97[7];
    assign dep_chan_data_97_92 = out_chan_dep_data_97;
    assign token_97_92 = token_out_vec_97[7];
    assign dep_chan_vld_97_93 = out_chan_dep_vld_vec_97[8];
    assign dep_chan_data_97_93 = out_chan_dep_data_97;
    assign token_97_93 = token_out_vec_97[8];
    assign dep_chan_vld_97_94 = out_chan_dep_vld_vec_97[9];
    assign dep_chan_data_97_94 = out_chan_dep_data_97;
    assign token_97_94 = token_out_vec_97[9];
    assign dep_chan_vld_97_95 = out_chan_dep_vld_vec_97[10];
    assign dep_chan_data_97_95 = out_chan_dep_data_97;
    assign token_97_95 = token_out_vec_97[10];
    assign dep_chan_vld_97_96 = out_chan_dep_vld_vec_97[11];
    assign dep_chan_data_97_96 = out_chan_dep_data_97;
    assign token_97_96 = token_out_vec_97[11];
    assign dep_chan_vld_97_98 = out_chan_dep_vld_vec_97[12];
    assign dep_chan_data_97_98 = out_chan_dep_data_97;
    assign token_97_98 = token_out_vec_97[12];
    assign dep_chan_vld_97_99 = out_chan_dep_vld_vec_97[13];
    assign dep_chan_data_97_99 = out_chan_dep_data_97;
    assign token_97_99 = token_out_vec_97[13];
    assign dep_chan_vld_97_100 = out_chan_dep_vld_vec_97[14];
    assign dep_chan_data_97_100 = out_chan_dep_data_97;
    assign token_97_100 = token_out_vec_97[14];
    assign dep_chan_vld_97_101 = out_chan_dep_vld_vec_97[15];
    assign dep_chan_data_97_101 = out_chan_dep_data_97;
    assign token_97_101 = token_out_vec_97[15];
    assign dep_chan_vld_97_175 = out_chan_dep_vld_vec_97[16];
    assign dep_chan_data_97_175 = out_chan_dep_data_97;
    assign token_97_175 = token_out_vec_97[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 98, 17, 17) top_hls_deadlock_detect_unit_98 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_98),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_98),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_98),
        .token_in_vec(token_in_vec_98),
        .dl_detect_in(dl_detect_out),
        .origin(origin[98]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_98),
        .out_chan_dep_data(out_chan_dep_data_98),
        .token_out_vec(token_out_vec_98),
        .dl_detect_out(dl_in_vec[98]));

    assign proc_98_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.fifo_B_PE_8_4_x0136_blk_n);
    assign proc_98_data_PIPO_blk[0] = 1'b0;
    assign proc_98_start_FIFO_blk[0] = 1'b0;
    assign proc_98_TLF_FIFO_blk[0] = 1'b0;
    assign proc_98_input_sync_blk[0] = 1'b0;
    assign proc_98_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_98[0] = dl_detect_out ? proc_dep_vld_vec_98_reg[0] : (proc_98_data_FIFO_blk[0] | proc_98_data_PIPO_blk[0] | proc_98_start_FIFO_blk[0] | proc_98_TLF_FIFO_blk[0] | proc_98_input_sync_blk[0] | proc_98_output_sync_blk[0]);
    assign proc_98_data_FIFO_blk[1] = 1'b0;
    assign proc_98_data_PIPO_blk[1] = 1'b0;
    assign proc_98_start_FIFO_blk[1] = 1'b0;
    assign proc_98_TLF_FIFO_blk[1] = 1'b0;
    assign proc_98_input_sync_blk[1] = 1'b0;
    assign proc_98_output_sync_blk[1] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[1] = dl_detect_out ? proc_dep_vld_vec_98_reg[1] : (proc_98_data_FIFO_blk[1] | proc_98_data_PIPO_blk[1] | proc_98_start_FIFO_blk[1] | proc_98_TLF_FIFO_blk[1] | proc_98_input_sync_blk[1] | proc_98_output_sync_blk[1]);
    assign proc_98_data_FIFO_blk[2] = 1'b0;
    assign proc_98_data_PIPO_blk[2] = 1'b0;
    assign proc_98_start_FIFO_blk[2] = 1'b0;
    assign proc_98_TLF_FIFO_blk[2] = 1'b0;
    assign proc_98_input_sync_blk[2] = 1'b0;
    assign proc_98_output_sync_blk[2] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[2] = dl_detect_out ? proc_dep_vld_vec_98_reg[2] : (proc_98_data_FIFO_blk[2] | proc_98_data_PIPO_blk[2] | proc_98_start_FIFO_blk[2] | proc_98_TLF_FIFO_blk[2] | proc_98_input_sync_blk[2] | proc_98_output_sync_blk[2]);
    assign proc_98_data_FIFO_blk[3] = 1'b0;
    assign proc_98_data_PIPO_blk[3] = 1'b0;
    assign proc_98_start_FIFO_blk[3] = 1'b0;
    assign proc_98_TLF_FIFO_blk[3] = 1'b0;
    assign proc_98_input_sync_blk[3] = 1'b0;
    assign proc_98_output_sync_blk[3] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[3] = dl_detect_out ? proc_dep_vld_vec_98_reg[3] : (proc_98_data_FIFO_blk[3] | proc_98_data_PIPO_blk[3] | proc_98_start_FIFO_blk[3] | proc_98_TLF_FIFO_blk[3] | proc_98_input_sync_blk[3] | proc_98_output_sync_blk[3]);
    assign proc_98_data_FIFO_blk[4] = 1'b0;
    assign proc_98_data_PIPO_blk[4] = 1'b0;
    assign proc_98_start_FIFO_blk[4] = 1'b0;
    assign proc_98_TLF_FIFO_blk[4] = 1'b0;
    assign proc_98_input_sync_blk[4] = 1'b0;
    assign proc_98_output_sync_blk[4] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[4] = dl_detect_out ? proc_dep_vld_vec_98_reg[4] : (proc_98_data_FIFO_blk[4] | proc_98_data_PIPO_blk[4] | proc_98_start_FIFO_blk[4] | proc_98_TLF_FIFO_blk[4] | proc_98_input_sync_blk[4] | proc_98_output_sync_blk[4]);
    assign proc_98_data_FIFO_blk[5] = 1'b0;
    assign proc_98_data_PIPO_blk[5] = 1'b0;
    assign proc_98_start_FIFO_blk[5] = 1'b0;
    assign proc_98_TLF_FIFO_blk[5] = 1'b0;
    assign proc_98_input_sync_blk[5] = 1'b0;
    assign proc_98_output_sync_blk[5] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[5] = dl_detect_out ? proc_dep_vld_vec_98_reg[5] : (proc_98_data_FIFO_blk[5] | proc_98_data_PIPO_blk[5] | proc_98_start_FIFO_blk[5] | proc_98_TLF_FIFO_blk[5] | proc_98_input_sync_blk[5] | proc_98_output_sync_blk[5]);
    assign proc_98_data_FIFO_blk[6] = 1'b0;
    assign proc_98_data_PIPO_blk[6] = 1'b0;
    assign proc_98_start_FIFO_blk[6] = 1'b0;
    assign proc_98_TLF_FIFO_blk[6] = 1'b0;
    assign proc_98_input_sync_blk[6] = 1'b0;
    assign proc_98_output_sync_blk[6] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[6] = dl_detect_out ? proc_dep_vld_vec_98_reg[6] : (proc_98_data_FIFO_blk[6] | proc_98_data_PIPO_blk[6] | proc_98_start_FIFO_blk[6] | proc_98_TLF_FIFO_blk[6] | proc_98_input_sync_blk[6] | proc_98_output_sync_blk[6]);
    assign proc_98_data_FIFO_blk[7] = 1'b0;
    assign proc_98_data_PIPO_blk[7] = 1'b0;
    assign proc_98_start_FIFO_blk[7] = 1'b0;
    assign proc_98_TLF_FIFO_blk[7] = 1'b0;
    assign proc_98_input_sync_blk[7] = 1'b0;
    assign proc_98_output_sync_blk[7] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[7] = dl_detect_out ? proc_dep_vld_vec_98_reg[7] : (proc_98_data_FIFO_blk[7] | proc_98_data_PIPO_blk[7] | proc_98_start_FIFO_blk[7] | proc_98_TLF_FIFO_blk[7] | proc_98_input_sync_blk[7] | proc_98_output_sync_blk[7]);
    assign proc_98_data_FIFO_blk[8] = 1'b0;
    assign proc_98_data_PIPO_blk[8] = 1'b0;
    assign proc_98_start_FIFO_blk[8] = 1'b0;
    assign proc_98_TLF_FIFO_blk[8] = 1'b0;
    assign proc_98_input_sync_blk[8] = 1'b0;
    assign proc_98_output_sync_blk[8] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[8] = dl_detect_out ? proc_dep_vld_vec_98_reg[8] : (proc_98_data_FIFO_blk[8] | proc_98_data_PIPO_blk[8] | proc_98_start_FIFO_blk[8] | proc_98_TLF_FIFO_blk[8] | proc_98_input_sync_blk[8] | proc_98_output_sync_blk[8]);
    assign proc_98_data_FIFO_blk[9] = 1'b0;
    assign proc_98_data_PIPO_blk[9] = 1'b0;
    assign proc_98_start_FIFO_blk[9] = 1'b0;
    assign proc_98_TLF_FIFO_blk[9] = 1'b0;
    assign proc_98_input_sync_blk[9] = 1'b0;
    assign proc_98_output_sync_blk[9] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[9] = dl_detect_out ? proc_dep_vld_vec_98_reg[9] : (proc_98_data_FIFO_blk[9] | proc_98_data_PIPO_blk[9] | proc_98_start_FIFO_blk[9] | proc_98_TLF_FIFO_blk[9] | proc_98_input_sync_blk[9] | proc_98_output_sync_blk[9]);
    assign proc_98_data_FIFO_blk[10] = 1'b0;
    assign proc_98_data_PIPO_blk[10] = 1'b0;
    assign proc_98_start_FIFO_blk[10] = 1'b0;
    assign proc_98_TLF_FIFO_blk[10] = 1'b0;
    assign proc_98_input_sync_blk[10] = 1'b0;
    assign proc_98_output_sync_blk[10] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[10] = dl_detect_out ? proc_dep_vld_vec_98_reg[10] : (proc_98_data_FIFO_blk[10] | proc_98_data_PIPO_blk[10] | proc_98_start_FIFO_blk[10] | proc_98_TLF_FIFO_blk[10] | proc_98_input_sync_blk[10] | proc_98_output_sync_blk[10]);
    assign proc_98_data_FIFO_blk[11] = 1'b0;
    assign proc_98_data_PIPO_blk[11] = 1'b0;
    assign proc_98_start_FIFO_blk[11] = 1'b0;
    assign proc_98_TLF_FIFO_blk[11] = 1'b0;
    assign proc_98_input_sync_blk[11] = 1'b0;
    assign proc_98_output_sync_blk[11] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[11] = dl_detect_out ? proc_dep_vld_vec_98_reg[11] : (proc_98_data_FIFO_blk[11] | proc_98_data_PIPO_blk[11] | proc_98_start_FIFO_blk[11] | proc_98_TLF_FIFO_blk[11] | proc_98_input_sync_blk[11] | proc_98_output_sync_blk[11]);
    assign proc_98_data_FIFO_blk[12] = 1'b0;
    assign proc_98_data_PIPO_blk[12] = 1'b0;
    assign proc_98_start_FIFO_blk[12] = 1'b0;
    assign proc_98_TLF_FIFO_blk[12] = 1'b0;
    assign proc_98_input_sync_blk[12] = 1'b0;
    assign proc_98_output_sync_blk[12] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[12] = dl_detect_out ? proc_dep_vld_vec_98_reg[12] : (proc_98_data_FIFO_blk[12] | proc_98_data_PIPO_blk[12] | proc_98_start_FIFO_blk[12] | proc_98_TLF_FIFO_blk[12] | proc_98_input_sync_blk[12] | proc_98_output_sync_blk[12]);
    assign proc_98_data_FIFO_blk[13] = 1'b0;
    assign proc_98_data_PIPO_blk[13] = 1'b0;
    assign proc_98_start_FIFO_blk[13] = 1'b0;
    assign proc_98_TLF_FIFO_blk[13] = 1'b0;
    assign proc_98_input_sync_blk[13] = 1'b0;
    assign proc_98_output_sync_blk[13] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[13] = dl_detect_out ? proc_dep_vld_vec_98_reg[13] : (proc_98_data_FIFO_blk[13] | proc_98_data_PIPO_blk[13] | proc_98_start_FIFO_blk[13] | proc_98_TLF_FIFO_blk[13] | proc_98_input_sync_blk[13] | proc_98_output_sync_blk[13]);
    assign proc_98_data_FIFO_blk[14] = 1'b0;
    assign proc_98_data_PIPO_blk[14] = 1'b0;
    assign proc_98_start_FIFO_blk[14] = 1'b0;
    assign proc_98_TLF_FIFO_blk[14] = 1'b0;
    assign proc_98_input_sync_blk[14] = 1'b0;
    assign proc_98_output_sync_blk[14] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[14] = dl_detect_out ? proc_dep_vld_vec_98_reg[14] : (proc_98_data_FIFO_blk[14] | proc_98_data_PIPO_blk[14] | proc_98_start_FIFO_blk[14] | proc_98_TLF_FIFO_blk[14] | proc_98_input_sync_blk[14] | proc_98_output_sync_blk[14]);
    assign proc_98_data_FIFO_blk[15] = 1'b0;
    assign proc_98_data_PIPO_blk[15] = 1'b0;
    assign proc_98_start_FIFO_blk[15] = 1'b0;
    assign proc_98_TLF_FIFO_blk[15] = 1'b0;
    assign proc_98_input_sync_blk[15] = 1'b0;
    assign proc_98_output_sync_blk[15] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[15] = dl_detect_out ? proc_dep_vld_vec_98_reg[15] : (proc_98_data_FIFO_blk[15] | proc_98_data_PIPO_blk[15] | proc_98_start_FIFO_blk[15] | proc_98_TLF_FIFO_blk[15] | proc_98_input_sync_blk[15] | proc_98_output_sync_blk[15]);
    assign proc_98_data_FIFO_blk[16] = 1'b0;
    assign proc_98_data_PIPO_blk[16] = 1'b0;
    assign proc_98_start_FIFO_blk[16] = 1'b0;
    assign proc_98_TLF_FIFO_blk[16] = 1'b0;
    assign proc_98_input_sync_blk[16] = 1'b0;
    assign proc_98_output_sync_blk[16] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_98[16] = dl_detect_out ? proc_dep_vld_vec_98_reg[16] : (proc_98_data_FIFO_blk[16] | proc_98_data_PIPO_blk[16] | proc_98_start_FIFO_blk[16] | proc_98_TLF_FIFO_blk[16] | proc_98_input_sync_blk[16] | proc_98_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_98_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_98_reg <= proc_dep_vld_vec_98;
        end
    end
    assign in_chan_dep_vld_vec_98[0] = dep_chan_vld_82_98;
    assign in_chan_dep_data_vec_98[175 : 0] = dep_chan_data_82_98;
    assign token_in_vec_98[0] = token_82_98;
    assign in_chan_dep_vld_vec_98[1] = dep_chan_vld_86_98;
    assign in_chan_dep_data_vec_98[351 : 176] = dep_chan_data_86_98;
    assign token_in_vec_98[1] = token_86_98;
    assign in_chan_dep_vld_vec_98[2] = dep_chan_vld_87_98;
    assign in_chan_dep_data_vec_98[527 : 352] = dep_chan_data_87_98;
    assign token_in_vec_98[2] = token_87_98;
    assign in_chan_dep_vld_vec_98[3] = dep_chan_vld_88_98;
    assign in_chan_dep_data_vec_98[703 : 528] = dep_chan_data_88_98;
    assign token_in_vec_98[3] = token_88_98;
    assign in_chan_dep_vld_vec_98[4] = dep_chan_vld_89_98;
    assign in_chan_dep_data_vec_98[879 : 704] = dep_chan_data_89_98;
    assign token_in_vec_98[4] = token_89_98;
    assign in_chan_dep_vld_vec_98[5] = dep_chan_vld_90_98;
    assign in_chan_dep_data_vec_98[1055 : 880] = dep_chan_data_90_98;
    assign token_in_vec_98[5] = token_90_98;
    assign in_chan_dep_vld_vec_98[6] = dep_chan_vld_91_98;
    assign in_chan_dep_data_vec_98[1231 : 1056] = dep_chan_data_91_98;
    assign token_in_vec_98[6] = token_91_98;
    assign in_chan_dep_vld_vec_98[7] = dep_chan_vld_92_98;
    assign in_chan_dep_data_vec_98[1407 : 1232] = dep_chan_data_92_98;
    assign token_in_vec_98[7] = token_92_98;
    assign in_chan_dep_vld_vec_98[8] = dep_chan_vld_93_98;
    assign in_chan_dep_data_vec_98[1583 : 1408] = dep_chan_data_93_98;
    assign token_in_vec_98[8] = token_93_98;
    assign in_chan_dep_vld_vec_98[9] = dep_chan_vld_94_98;
    assign in_chan_dep_data_vec_98[1759 : 1584] = dep_chan_data_94_98;
    assign token_in_vec_98[9] = token_94_98;
    assign in_chan_dep_vld_vec_98[10] = dep_chan_vld_95_98;
    assign in_chan_dep_data_vec_98[1935 : 1760] = dep_chan_data_95_98;
    assign token_in_vec_98[10] = token_95_98;
    assign in_chan_dep_vld_vec_98[11] = dep_chan_vld_96_98;
    assign in_chan_dep_data_vec_98[2111 : 1936] = dep_chan_data_96_98;
    assign token_in_vec_98[11] = token_96_98;
    assign in_chan_dep_vld_vec_98[12] = dep_chan_vld_97_98;
    assign in_chan_dep_data_vec_98[2287 : 2112] = dep_chan_data_97_98;
    assign token_in_vec_98[12] = token_97_98;
    assign in_chan_dep_vld_vec_98[13] = dep_chan_vld_99_98;
    assign in_chan_dep_data_vec_98[2463 : 2288] = dep_chan_data_99_98;
    assign token_in_vec_98[13] = token_99_98;
    assign in_chan_dep_vld_vec_98[14] = dep_chan_vld_100_98;
    assign in_chan_dep_data_vec_98[2639 : 2464] = dep_chan_data_100_98;
    assign token_in_vec_98[14] = token_100_98;
    assign in_chan_dep_vld_vec_98[15] = dep_chan_vld_101_98;
    assign in_chan_dep_data_vec_98[2815 : 2640] = dep_chan_data_101_98;
    assign token_in_vec_98[15] = token_101_98;
    assign in_chan_dep_vld_vec_98[16] = dep_chan_vld_175_98;
    assign in_chan_dep_data_vec_98[2991 : 2816] = dep_chan_data_175_98;
    assign token_in_vec_98[16] = token_175_98;
    assign dep_chan_vld_98_82 = out_chan_dep_vld_vec_98[0];
    assign dep_chan_data_98_82 = out_chan_dep_data_98;
    assign token_98_82 = token_out_vec_98[0];
    assign dep_chan_vld_98_86 = out_chan_dep_vld_vec_98[1];
    assign dep_chan_data_98_86 = out_chan_dep_data_98;
    assign token_98_86 = token_out_vec_98[1];
    assign dep_chan_vld_98_87 = out_chan_dep_vld_vec_98[2];
    assign dep_chan_data_98_87 = out_chan_dep_data_98;
    assign token_98_87 = token_out_vec_98[2];
    assign dep_chan_vld_98_88 = out_chan_dep_vld_vec_98[3];
    assign dep_chan_data_98_88 = out_chan_dep_data_98;
    assign token_98_88 = token_out_vec_98[3];
    assign dep_chan_vld_98_89 = out_chan_dep_vld_vec_98[4];
    assign dep_chan_data_98_89 = out_chan_dep_data_98;
    assign token_98_89 = token_out_vec_98[4];
    assign dep_chan_vld_98_90 = out_chan_dep_vld_vec_98[5];
    assign dep_chan_data_98_90 = out_chan_dep_data_98;
    assign token_98_90 = token_out_vec_98[5];
    assign dep_chan_vld_98_91 = out_chan_dep_vld_vec_98[6];
    assign dep_chan_data_98_91 = out_chan_dep_data_98;
    assign token_98_91 = token_out_vec_98[6];
    assign dep_chan_vld_98_92 = out_chan_dep_vld_vec_98[7];
    assign dep_chan_data_98_92 = out_chan_dep_data_98;
    assign token_98_92 = token_out_vec_98[7];
    assign dep_chan_vld_98_93 = out_chan_dep_vld_vec_98[8];
    assign dep_chan_data_98_93 = out_chan_dep_data_98;
    assign token_98_93 = token_out_vec_98[8];
    assign dep_chan_vld_98_94 = out_chan_dep_vld_vec_98[9];
    assign dep_chan_data_98_94 = out_chan_dep_data_98;
    assign token_98_94 = token_out_vec_98[9];
    assign dep_chan_vld_98_95 = out_chan_dep_vld_vec_98[10];
    assign dep_chan_data_98_95 = out_chan_dep_data_98;
    assign token_98_95 = token_out_vec_98[10];
    assign dep_chan_vld_98_96 = out_chan_dep_vld_vec_98[11];
    assign dep_chan_data_98_96 = out_chan_dep_data_98;
    assign token_98_96 = token_out_vec_98[11];
    assign dep_chan_vld_98_97 = out_chan_dep_vld_vec_98[12];
    assign dep_chan_data_98_97 = out_chan_dep_data_98;
    assign token_98_97 = token_out_vec_98[12];
    assign dep_chan_vld_98_99 = out_chan_dep_vld_vec_98[13];
    assign dep_chan_data_98_99 = out_chan_dep_data_98;
    assign token_98_99 = token_out_vec_98[13];
    assign dep_chan_vld_98_100 = out_chan_dep_vld_vec_98[14];
    assign dep_chan_data_98_100 = out_chan_dep_data_98;
    assign token_98_100 = token_out_vec_98[14];
    assign dep_chan_vld_98_101 = out_chan_dep_vld_vec_98[15];
    assign dep_chan_data_98_101 = out_chan_dep_data_98;
    assign token_98_101 = token_out_vec_98[15];
    assign dep_chan_vld_98_175 = out_chan_dep_vld_vec_98[16];
    assign dep_chan_data_98_175 = out_chan_dep_data_98;
    assign token_98_175 = token_out_vec_98[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 99, 17, 17) top_hls_deadlock_detect_unit_99 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_99),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_99),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_99),
        .token_in_vec(token_in_vec_99),
        .dl_detect_in(dl_detect_out),
        .origin(origin[99]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_99),
        .out_chan_dep_data(out_chan_dep_data_99),
        .token_out_vec(token_out_vec_99),
        .dl_detect_out(dl_in_vec[99]));

    assign proc_99_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.fifo_B_PE_8_5_x0145_blk_n);
    assign proc_99_data_PIPO_blk[0] = 1'b0;
    assign proc_99_start_FIFO_blk[0] = 1'b0;
    assign proc_99_TLF_FIFO_blk[0] = 1'b0;
    assign proc_99_input_sync_blk[0] = 1'b0;
    assign proc_99_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_99[0] = dl_detect_out ? proc_dep_vld_vec_99_reg[0] : (proc_99_data_FIFO_blk[0] | proc_99_data_PIPO_blk[0] | proc_99_start_FIFO_blk[0] | proc_99_TLF_FIFO_blk[0] | proc_99_input_sync_blk[0] | proc_99_output_sync_blk[0]);
    assign proc_99_data_FIFO_blk[1] = 1'b0;
    assign proc_99_data_PIPO_blk[1] = 1'b0;
    assign proc_99_start_FIFO_blk[1] = 1'b0;
    assign proc_99_TLF_FIFO_blk[1] = 1'b0;
    assign proc_99_input_sync_blk[1] = 1'b0;
    assign proc_99_output_sync_blk[1] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[1] = dl_detect_out ? proc_dep_vld_vec_99_reg[1] : (proc_99_data_FIFO_blk[1] | proc_99_data_PIPO_blk[1] | proc_99_start_FIFO_blk[1] | proc_99_TLF_FIFO_blk[1] | proc_99_input_sync_blk[1] | proc_99_output_sync_blk[1]);
    assign proc_99_data_FIFO_blk[2] = 1'b0;
    assign proc_99_data_PIPO_blk[2] = 1'b0;
    assign proc_99_start_FIFO_blk[2] = 1'b0;
    assign proc_99_TLF_FIFO_blk[2] = 1'b0;
    assign proc_99_input_sync_blk[2] = 1'b0;
    assign proc_99_output_sync_blk[2] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[2] = dl_detect_out ? proc_dep_vld_vec_99_reg[2] : (proc_99_data_FIFO_blk[2] | proc_99_data_PIPO_blk[2] | proc_99_start_FIFO_blk[2] | proc_99_TLF_FIFO_blk[2] | proc_99_input_sync_blk[2] | proc_99_output_sync_blk[2]);
    assign proc_99_data_FIFO_blk[3] = 1'b0;
    assign proc_99_data_PIPO_blk[3] = 1'b0;
    assign proc_99_start_FIFO_blk[3] = 1'b0;
    assign proc_99_TLF_FIFO_blk[3] = 1'b0;
    assign proc_99_input_sync_blk[3] = 1'b0;
    assign proc_99_output_sync_blk[3] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[3] = dl_detect_out ? proc_dep_vld_vec_99_reg[3] : (proc_99_data_FIFO_blk[3] | proc_99_data_PIPO_blk[3] | proc_99_start_FIFO_blk[3] | proc_99_TLF_FIFO_blk[3] | proc_99_input_sync_blk[3] | proc_99_output_sync_blk[3]);
    assign proc_99_data_FIFO_blk[4] = 1'b0;
    assign proc_99_data_PIPO_blk[4] = 1'b0;
    assign proc_99_start_FIFO_blk[4] = 1'b0;
    assign proc_99_TLF_FIFO_blk[4] = 1'b0;
    assign proc_99_input_sync_blk[4] = 1'b0;
    assign proc_99_output_sync_blk[4] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[4] = dl_detect_out ? proc_dep_vld_vec_99_reg[4] : (proc_99_data_FIFO_blk[4] | proc_99_data_PIPO_blk[4] | proc_99_start_FIFO_blk[4] | proc_99_TLF_FIFO_blk[4] | proc_99_input_sync_blk[4] | proc_99_output_sync_blk[4]);
    assign proc_99_data_FIFO_blk[5] = 1'b0;
    assign proc_99_data_PIPO_blk[5] = 1'b0;
    assign proc_99_start_FIFO_blk[5] = 1'b0;
    assign proc_99_TLF_FIFO_blk[5] = 1'b0;
    assign proc_99_input_sync_blk[5] = 1'b0;
    assign proc_99_output_sync_blk[5] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[5] = dl_detect_out ? proc_dep_vld_vec_99_reg[5] : (proc_99_data_FIFO_blk[5] | proc_99_data_PIPO_blk[5] | proc_99_start_FIFO_blk[5] | proc_99_TLF_FIFO_blk[5] | proc_99_input_sync_blk[5] | proc_99_output_sync_blk[5]);
    assign proc_99_data_FIFO_blk[6] = 1'b0;
    assign proc_99_data_PIPO_blk[6] = 1'b0;
    assign proc_99_start_FIFO_blk[6] = 1'b0;
    assign proc_99_TLF_FIFO_blk[6] = 1'b0;
    assign proc_99_input_sync_blk[6] = 1'b0;
    assign proc_99_output_sync_blk[6] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[6] = dl_detect_out ? proc_dep_vld_vec_99_reg[6] : (proc_99_data_FIFO_blk[6] | proc_99_data_PIPO_blk[6] | proc_99_start_FIFO_blk[6] | proc_99_TLF_FIFO_blk[6] | proc_99_input_sync_blk[6] | proc_99_output_sync_blk[6]);
    assign proc_99_data_FIFO_blk[7] = 1'b0;
    assign proc_99_data_PIPO_blk[7] = 1'b0;
    assign proc_99_start_FIFO_blk[7] = 1'b0;
    assign proc_99_TLF_FIFO_blk[7] = 1'b0;
    assign proc_99_input_sync_blk[7] = 1'b0;
    assign proc_99_output_sync_blk[7] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[7] = dl_detect_out ? proc_dep_vld_vec_99_reg[7] : (proc_99_data_FIFO_blk[7] | proc_99_data_PIPO_blk[7] | proc_99_start_FIFO_blk[7] | proc_99_TLF_FIFO_blk[7] | proc_99_input_sync_blk[7] | proc_99_output_sync_blk[7]);
    assign proc_99_data_FIFO_blk[8] = 1'b0;
    assign proc_99_data_PIPO_blk[8] = 1'b0;
    assign proc_99_start_FIFO_blk[8] = 1'b0;
    assign proc_99_TLF_FIFO_blk[8] = 1'b0;
    assign proc_99_input_sync_blk[8] = 1'b0;
    assign proc_99_output_sync_blk[8] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[8] = dl_detect_out ? proc_dep_vld_vec_99_reg[8] : (proc_99_data_FIFO_blk[8] | proc_99_data_PIPO_blk[8] | proc_99_start_FIFO_blk[8] | proc_99_TLF_FIFO_blk[8] | proc_99_input_sync_blk[8] | proc_99_output_sync_blk[8]);
    assign proc_99_data_FIFO_blk[9] = 1'b0;
    assign proc_99_data_PIPO_blk[9] = 1'b0;
    assign proc_99_start_FIFO_blk[9] = 1'b0;
    assign proc_99_TLF_FIFO_blk[9] = 1'b0;
    assign proc_99_input_sync_blk[9] = 1'b0;
    assign proc_99_output_sync_blk[9] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[9] = dl_detect_out ? proc_dep_vld_vec_99_reg[9] : (proc_99_data_FIFO_blk[9] | proc_99_data_PIPO_blk[9] | proc_99_start_FIFO_blk[9] | proc_99_TLF_FIFO_blk[9] | proc_99_input_sync_blk[9] | proc_99_output_sync_blk[9]);
    assign proc_99_data_FIFO_blk[10] = 1'b0;
    assign proc_99_data_PIPO_blk[10] = 1'b0;
    assign proc_99_start_FIFO_blk[10] = 1'b0;
    assign proc_99_TLF_FIFO_blk[10] = 1'b0;
    assign proc_99_input_sync_blk[10] = 1'b0;
    assign proc_99_output_sync_blk[10] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[10] = dl_detect_out ? proc_dep_vld_vec_99_reg[10] : (proc_99_data_FIFO_blk[10] | proc_99_data_PIPO_blk[10] | proc_99_start_FIFO_blk[10] | proc_99_TLF_FIFO_blk[10] | proc_99_input_sync_blk[10] | proc_99_output_sync_blk[10]);
    assign proc_99_data_FIFO_blk[11] = 1'b0;
    assign proc_99_data_PIPO_blk[11] = 1'b0;
    assign proc_99_start_FIFO_blk[11] = 1'b0;
    assign proc_99_TLF_FIFO_blk[11] = 1'b0;
    assign proc_99_input_sync_blk[11] = 1'b0;
    assign proc_99_output_sync_blk[11] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[11] = dl_detect_out ? proc_dep_vld_vec_99_reg[11] : (proc_99_data_FIFO_blk[11] | proc_99_data_PIPO_blk[11] | proc_99_start_FIFO_blk[11] | proc_99_TLF_FIFO_blk[11] | proc_99_input_sync_blk[11] | proc_99_output_sync_blk[11]);
    assign proc_99_data_FIFO_blk[12] = 1'b0;
    assign proc_99_data_PIPO_blk[12] = 1'b0;
    assign proc_99_start_FIFO_blk[12] = 1'b0;
    assign proc_99_TLF_FIFO_blk[12] = 1'b0;
    assign proc_99_input_sync_blk[12] = 1'b0;
    assign proc_99_output_sync_blk[12] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[12] = dl_detect_out ? proc_dep_vld_vec_99_reg[12] : (proc_99_data_FIFO_blk[12] | proc_99_data_PIPO_blk[12] | proc_99_start_FIFO_blk[12] | proc_99_TLF_FIFO_blk[12] | proc_99_input_sync_blk[12] | proc_99_output_sync_blk[12]);
    assign proc_99_data_FIFO_blk[13] = 1'b0;
    assign proc_99_data_PIPO_blk[13] = 1'b0;
    assign proc_99_start_FIFO_blk[13] = 1'b0;
    assign proc_99_TLF_FIFO_blk[13] = 1'b0;
    assign proc_99_input_sync_blk[13] = 1'b0;
    assign proc_99_output_sync_blk[13] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[13] = dl_detect_out ? proc_dep_vld_vec_99_reg[13] : (proc_99_data_FIFO_blk[13] | proc_99_data_PIPO_blk[13] | proc_99_start_FIFO_blk[13] | proc_99_TLF_FIFO_blk[13] | proc_99_input_sync_blk[13] | proc_99_output_sync_blk[13]);
    assign proc_99_data_FIFO_blk[14] = 1'b0;
    assign proc_99_data_PIPO_blk[14] = 1'b0;
    assign proc_99_start_FIFO_blk[14] = 1'b0;
    assign proc_99_TLF_FIFO_blk[14] = 1'b0;
    assign proc_99_input_sync_blk[14] = 1'b0;
    assign proc_99_output_sync_blk[14] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[14] = dl_detect_out ? proc_dep_vld_vec_99_reg[14] : (proc_99_data_FIFO_blk[14] | proc_99_data_PIPO_blk[14] | proc_99_start_FIFO_blk[14] | proc_99_TLF_FIFO_blk[14] | proc_99_input_sync_blk[14] | proc_99_output_sync_blk[14]);
    assign proc_99_data_FIFO_blk[15] = 1'b0;
    assign proc_99_data_PIPO_blk[15] = 1'b0;
    assign proc_99_start_FIFO_blk[15] = 1'b0;
    assign proc_99_TLF_FIFO_blk[15] = 1'b0;
    assign proc_99_input_sync_blk[15] = 1'b0;
    assign proc_99_output_sync_blk[15] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[15] = dl_detect_out ? proc_dep_vld_vec_99_reg[15] : (proc_99_data_FIFO_blk[15] | proc_99_data_PIPO_blk[15] | proc_99_start_FIFO_blk[15] | proc_99_TLF_FIFO_blk[15] | proc_99_input_sync_blk[15] | proc_99_output_sync_blk[15]);
    assign proc_99_data_FIFO_blk[16] = 1'b0;
    assign proc_99_data_PIPO_blk[16] = 1'b0;
    assign proc_99_start_FIFO_blk[16] = 1'b0;
    assign proc_99_TLF_FIFO_blk[16] = 1'b0;
    assign proc_99_input_sync_blk[16] = 1'b0;
    assign proc_99_output_sync_blk[16] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_99[16] = dl_detect_out ? proc_dep_vld_vec_99_reg[16] : (proc_99_data_FIFO_blk[16] | proc_99_data_PIPO_blk[16] | proc_99_start_FIFO_blk[16] | proc_99_TLF_FIFO_blk[16] | proc_99_input_sync_blk[16] | proc_99_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_99_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_99_reg <= proc_dep_vld_vec_99;
        end
    end
    assign in_chan_dep_vld_vec_99[0] = dep_chan_vld_83_99;
    assign in_chan_dep_data_vec_99[175 : 0] = dep_chan_data_83_99;
    assign token_in_vec_99[0] = token_83_99;
    assign in_chan_dep_vld_vec_99[1] = dep_chan_vld_86_99;
    assign in_chan_dep_data_vec_99[351 : 176] = dep_chan_data_86_99;
    assign token_in_vec_99[1] = token_86_99;
    assign in_chan_dep_vld_vec_99[2] = dep_chan_vld_87_99;
    assign in_chan_dep_data_vec_99[527 : 352] = dep_chan_data_87_99;
    assign token_in_vec_99[2] = token_87_99;
    assign in_chan_dep_vld_vec_99[3] = dep_chan_vld_88_99;
    assign in_chan_dep_data_vec_99[703 : 528] = dep_chan_data_88_99;
    assign token_in_vec_99[3] = token_88_99;
    assign in_chan_dep_vld_vec_99[4] = dep_chan_vld_89_99;
    assign in_chan_dep_data_vec_99[879 : 704] = dep_chan_data_89_99;
    assign token_in_vec_99[4] = token_89_99;
    assign in_chan_dep_vld_vec_99[5] = dep_chan_vld_90_99;
    assign in_chan_dep_data_vec_99[1055 : 880] = dep_chan_data_90_99;
    assign token_in_vec_99[5] = token_90_99;
    assign in_chan_dep_vld_vec_99[6] = dep_chan_vld_91_99;
    assign in_chan_dep_data_vec_99[1231 : 1056] = dep_chan_data_91_99;
    assign token_in_vec_99[6] = token_91_99;
    assign in_chan_dep_vld_vec_99[7] = dep_chan_vld_92_99;
    assign in_chan_dep_data_vec_99[1407 : 1232] = dep_chan_data_92_99;
    assign token_in_vec_99[7] = token_92_99;
    assign in_chan_dep_vld_vec_99[8] = dep_chan_vld_93_99;
    assign in_chan_dep_data_vec_99[1583 : 1408] = dep_chan_data_93_99;
    assign token_in_vec_99[8] = token_93_99;
    assign in_chan_dep_vld_vec_99[9] = dep_chan_vld_94_99;
    assign in_chan_dep_data_vec_99[1759 : 1584] = dep_chan_data_94_99;
    assign token_in_vec_99[9] = token_94_99;
    assign in_chan_dep_vld_vec_99[10] = dep_chan_vld_95_99;
    assign in_chan_dep_data_vec_99[1935 : 1760] = dep_chan_data_95_99;
    assign token_in_vec_99[10] = token_95_99;
    assign in_chan_dep_vld_vec_99[11] = dep_chan_vld_96_99;
    assign in_chan_dep_data_vec_99[2111 : 1936] = dep_chan_data_96_99;
    assign token_in_vec_99[11] = token_96_99;
    assign in_chan_dep_vld_vec_99[12] = dep_chan_vld_97_99;
    assign in_chan_dep_data_vec_99[2287 : 2112] = dep_chan_data_97_99;
    assign token_in_vec_99[12] = token_97_99;
    assign in_chan_dep_vld_vec_99[13] = dep_chan_vld_98_99;
    assign in_chan_dep_data_vec_99[2463 : 2288] = dep_chan_data_98_99;
    assign token_in_vec_99[13] = token_98_99;
    assign in_chan_dep_vld_vec_99[14] = dep_chan_vld_100_99;
    assign in_chan_dep_data_vec_99[2639 : 2464] = dep_chan_data_100_99;
    assign token_in_vec_99[14] = token_100_99;
    assign in_chan_dep_vld_vec_99[15] = dep_chan_vld_101_99;
    assign in_chan_dep_data_vec_99[2815 : 2640] = dep_chan_data_101_99;
    assign token_in_vec_99[15] = token_101_99;
    assign in_chan_dep_vld_vec_99[16] = dep_chan_vld_175_99;
    assign in_chan_dep_data_vec_99[2991 : 2816] = dep_chan_data_175_99;
    assign token_in_vec_99[16] = token_175_99;
    assign dep_chan_vld_99_83 = out_chan_dep_vld_vec_99[0];
    assign dep_chan_data_99_83 = out_chan_dep_data_99;
    assign token_99_83 = token_out_vec_99[0];
    assign dep_chan_vld_99_86 = out_chan_dep_vld_vec_99[1];
    assign dep_chan_data_99_86 = out_chan_dep_data_99;
    assign token_99_86 = token_out_vec_99[1];
    assign dep_chan_vld_99_87 = out_chan_dep_vld_vec_99[2];
    assign dep_chan_data_99_87 = out_chan_dep_data_99;
    assign token_99_87 = token_out_vec_99[2];
    assign dep_chan_vld_99_88 = out_chan_dep_vld_vec_99[3];
    assign dep_chan_data_99_88 = out_chan_dep_data_99;
    assign token_99_88 = token_out_vec_99[3];
    assign dep_chan_vld_99_89 = out_chan_dep_vld_vec_99[4];
    assign dep_chan_data_99_89 = out_chan_dep_data_99;
    assign token_99_89 = token_out_vec_99[4];
    assign dep_chan_vld_99_90 = out_chan_dep_vld_vec_99[5];
    assign dep_chan_data_99_90 = out_chan_dep_data_99;
    assign token_99_90 = token_out_vec_99[5];
    assign dep_chan_vld_99_91 = out_chan_dep_vld_vec_99[6];
    assign dep_chan_data_99_91 = out_chan_dep_data_99;
    assign token_99_91 = token_out_vec_99[6];
    assign dep_chan_vld_99_92 = out_chan_dep_vld_vec_99[7];
    assign dep_chan_data_99_92 = out_chan_dep_data_99;
    assign token_99_92 = token_out_vec_99[7];
    assign dep_chan_vld_99_93 = out_chan_dep_vld_vec_99[8];
    assign dep_chan_data_99_93 = out_chan_dep_data_99;
    assign token_99_93 = token_out_vec_99[8];
    assign dep_chan_vld_99_94 = out_chan_dep_vld_vec_99[9];
    assign dep_chan_data_99_94 = out_chan_dep_data_99;
    assign token_99_94 = token_out_vec_99[9];
    assign dep_chan_vld_99_95 = out_chan_dep_vld_vec_99[10];
    assign dep_chan_data_99_95 = out_chan_dep_data_99;
    assign token_99_95 = token_out_vec_99[10];
    assign dep_chan_vld_99_96 = out_chan_dep_vld_vec_99[11];
    assign dep_chan_data_99_96 = out_chan_dep_data_99;
    assign token_99_96 = token_out_vec_99[11];
    assign dep_chan_vld_99_97 = out_chan_dep_vld_vec_99[12];
    assign dep_chan_data_99_97 = out_chan_dep_data_99;
    assign token_99_97 = token_out_vec_99[12];
    assign dep_chan_vld_99_98 = out_chan_dep_vld_vec_99[13];
    assign dep_chan_data_99_98 = out_chan_dep_data_99;
    assign token_99_98 = token_out_vec_99[13];
    assign dep_chan_vld_99_100 = out_chan_dep_vld_vec_99[14];
    assign dep_chan_data_99_100 = out_chan_dep_data_99;
    assign token_99_100 = token_out_vec_99[14];
    assign dep_chan_vld_99_101 = out_chan_dep_vld_vec_99[15];
    assign dep_chan_data_99_101 = out_chan_dep_data_99;
    assign token_99_101 = token_out_vec_99[15];
    assign dep_chan_vld_99_175 = out_chan_dep_vld_vec_99[16];
    assign dep_chan_data_99_175 = out_chan_dep_data_99;
    assign token_99_175 = token_out_vec_99[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 100, 17, 17) top_hls_deadlock_detect_unit_100 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_100),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_100),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_100),
        .token_in_vec(token_in_vec_100),
        .dl_detect_in(dl_detect_out),
        .origin(origin[100]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_100),
        .out_chan_dep_data(out_chan_dep_data_100),
        .token_out_vec(token_out_vec_100),
        .dl_detect_out(dl_in_vec[100]));

    assign proc_100_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.fifo_B_PE_8_6_x0154_blk_n);
    assign proc_100_data_PIPO_blk[0] = 1'b0;
    assign proc_100_start_FIFO_blk[0] = 1'b0;
    assign proc_100_TLF_FIFO_blk[0] = 1'b0;
    assign proc_100_input_sync_blk[0] = 1'b0;
    assign proc_100_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_100[0] = dl_detect_out ? proc_dep_vld_vec_100_reg[0] : (proc_100_data_FIFO_blk[0] | proc_100_data_PIPO_blk[0] | proc_100_start_FIFO_blk[0] | proc_100_TLF_FIFO_blk[0] | proc_100_input_sync_blk[0] | proc_100_output_sync_blk[0]);
    assign proc_100_data_FIFO_blk[1] = 1'b0;
    assign proc_100_data_PIPO_blk[1] = 1'b0;
    assign proc_100_start_FIFO_blk[1] = 1'b0;
    assign proc_100_TLF_FIFO_blk[1] = 1'b0;
    assign proc_100_input_sync_blk[1] = 1'b0;
    assign proc_100_output_sync_blk[1] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[1] = dl_detect_out ? proc_dep_vld_vec_100_reg[1] : (proc_100_data_FIFO_blk[1] | proc_100_data_PIPO_blk[1] | proc_100_start_FIFO_blk[1] | proc_100_TLF_FIFO_blk[1] | proc_100_input_sync_blk[1] | proc_100_output_sync_blk[1]);
    assign proc_100_data_FIFO_blk[2] = 1'b0;
    assign proc_100_data_PIPO_blk[2] = 1'b0;
    assign proc_100_start_FIFO_blk[2] = 1'b0;
    assign proc_100_TLF_FIFO_blk[2] = 1'b0;
    assign proc_100_input_sync_blk[2] = 1'b0;
    assign proc_100_output_sync_blk[2] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[2] = dl_detect_out ? proc_dep_vld_vec_100_reg[2] : (proc_100_data_FIFO_blk[2] | proc_100_data_PIPO_blk[2] | proc_100_start_FIFO_blk[2] | proc_100_TLF_FIFO_blk[2] | proc_100_input_sync_blk[2] | proc_100_output_sync_blk[2]);
    assign proc_100_data_FIFO_blk[3] = 1'b0;
    assign proc_100_data_PIPO_blk[3] = 1'b0;
    assign proc_100_start_FIFO_blk[3] = 1'b0;
    assign proc_100_TLF_FIFO_blk[3] = 1'b0;
    assign proc_100_input_sync_blk[3] = 1'b0;
    assign proc_100_output_sync_blk[3] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[3] = dl_detect_out ? proc_dep_vld_vec_100_reg[3] : (proc_100_data_FIFO_blk[3] | proc_100_data_PIPO_blk[3] | proc_100_start_FIFO_blk[3] | proc_100_TLF_FIFO_blk[3] | proc_100_input_sync_blk[3] | proc_100_output_sync_blk[3]);
    assign proc_100_data_FIFO_blk[4] = 1'b0;
    assign proc_100_data_PIPO_blk[4] = 1'b0;
    assign proc_100_start_FIFO_blk[4] = 1'b0;
    assign proc_100_TLF_FIFO_blk[4] = 1'b0;
    assign proc_100_input_sync_blk[4] = 1'b0;
    assign proc_100_output_sync_blk[4] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[4] = dl_detect_out ? proc_dep_vld_vec_100_reg[4] : (proc_100_data_FIFO_blk[4] | proc_100_data_PIPO_blk[4] | proc_100_start_FIFO_blk[4] | proc_100_TLF_FIFO_blk[4] | proc_100_input_sync_blk[4] | proc_100_output_sync_blk[4]);
    assign proc_100_data_FIFO_blk[5] = 1'b0;
    assign proc_100_data_PIPO_blk[5] = 1'b0;
    assign proc_100_start_FIFO_blk[5] = 1'b0;
    assign proc_100_TLF_FIFO_blk[5] = 1'b0;
    assign proc_100_input_sync_blk[5] = 1'b0;
    assign proc_100_output_sync_blk[5] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[5] = dl_detect_out ? proc_dep_vld_vec_100_reg[5] : (proc_100_data_FIFO_blk[5] | proc_100_data_PIPO_blk[5] | proc_100_start_FIFO_blk[5] | proc_100_TLF_FIFO_blk[5] | proc_100_input_sync_blk[5] | proc_100_output_sync_blk[5]);
    assign proc_100_data_FIFO_blk[6] = 1'b0;
    assign proc_100_data_PIPO_blk[6] = 1'b0;
    assign proc_100_start_FIFO_blk[6] = 1'b0;
    assign proc_100_TLF_FIFO_blk[6] = 1'b0;
    assign proc_100_input_sync_blk[6] = 1'b0;
    assign proc_100_output_sync_blk[6] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[6] = dl_detect_out ? proc_dep_vld_vec_100_reg[6] : (proc_100_data_FIFO_blk[6] | proc_100_data_PIPO_blk[6] | proc_100_start_FIFO_blk[6] | proc_100_TLF_FIFO_blk[6] | proc_100_input_sync_blk[6] | proc_100_output_sync_blk[6]);
    assign proc_100_data_FIFO_blk[7] = 1'b0;
    assign proc_100_data_PIPO_blk[7] = 1'b0;
    assign proc_100_start_FIFO_blk[7] = 1'b0;
    assign proc_100_TLF_FIFO_blk[7] = 1'b0;
    assign proc_100_input_sync_blk[7] = 1'b0;
    assign proc_100_output_sync_blk[7] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[7] = dl_detect_out ? proc_dep_vld_vec_100_reg[7] : (proc_100_data_FIFO_blk[7] | proc_100_data_PIPO_blk[7] | proc_100_start_FIFO_blk[7] | proc_100_TLF_FIFO_blk[7] | proc_100_input_sync_blk[7] | proc_100_output_sync_blk[7]);
    assign proc_100_data_FIFO_blk[8] = 1'b0;
    assign proc_100_data_PIPO_blk[8] = 1'b0;
    assign proc_100_start_FIFO_blk[8] = 1'b0;
    assign proc_100_TLF_FIFO_blk[8] = 1'b0;
    assign proc_100_input_sync_blk[8] = 1'b0;
    assign proc_100_output_sync_blk[8] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[8] = dl_detect_out ? proc_dep_vld_vec_100_reg[8] : (proc_100_data_FIFO_blk[8] | proc_100_data_PIPO_blk[8] | proc_100_start_FIFO_blk[8] | proc_100_TLF_FIFO_blk[8] | proc_100_input_sync_blk[8] | proc_100_output_sync_blk[8]);
    assign proc_100_data_FIFO_blk[9] = 1'b0;
    assign proc_100_data_PIPO_blk[9] = 1'b0;
    assign proc_100_start_FIFO_blk[9] = 1'b0;
    assign proc_100_TLF_FIFO_blk[9] = 1'b0;
    assign proc_100_input_sync_blk[9] = 1'b0;
    assign proc_100_output_sync_blk[9] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[9] = dl_detect_out ? proc_dep_vld_vec_100_reg[9] : (proc_100_data_FIFO_blk[9] | proc_100_data_PIPO_blk[9] | proc_100_start_FIFO_blk[9] | proc_100_TLF_FIFO_blk[9] | proc_100_input_sync_blk[9] | proc_100_output_sync_blk[9]);
    assign proc_100_data_FIFO_blk[10] = 1'b0;
    assign proc_100_data_PIPO_blk[10] = 1'b0;
    assign proc_100_start_FIFO_blk[10] = 1'b0;
    assign proc_100_TLF_FIFO_blk[10] = 1'b0;
    assign proc_100_input_sync_blk[10] = 1'b0;
    assign proc_100_output_sync_blk[10] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[10] = dl_detect_out ? proc_dep_vld_vec_100_reg[10] : (proc_100_data_FIFO_blk[10] | proc_100_data_PIPO_blk[10] | proc_100_start_FIFO_blk[10] | proc_100_TLF_FIFO_blk[10] | proc_100_input_sync_blk[10] | proc_100_output_sync_blk[10]);
    assign proc_100_data_FIFO_blk[11] = 1'b0;
    assign proc_100_data_PIPO_blk[11] = 1'b0;
    assign proc_100_start_FIFO_blk[11] = 1'b0;
    assign proc_100_TLF_FIFO_blk[11] = 1'b0;
    assign proc_100_input_sync_blk[11] = 1'b0;
    assign proc_100_output_sync_blk[11] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[11] = dl_detect_out ? proc_dep_vld_vec_100_reg[11] : (proc_100_data_FIFO_blk[11] | proc_100_data_PIPO_blk[11] | proc_100_start_FIFO_blk[11] | proc_100_TLF_FIFO_blk[11] | proc_100_input_sync_blk[11] | proc_100_output_sync_blk[11]);
    assign proc_100_data_FIFO_blk[12] = 1'b0;
    assign proc_100_data_PIPO_blk[12] = 1'b0;
    assign proc_100_start_FIFO_blk[12] = 1'b0;
    assign proc_100_TLF_FIFO_blk[12] = 1'b0;
    assign proc_100_input_sync_blk[12] = 1'b0;
    assign proc_100_output_sync_blk[12] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[12] = dl_detect_out ? proc_dep_vld_vec_100_reg[12] : (proc_100_data_FIFO_blk[12] | proc_100_data_PIPO_blk[12] | proc_100_start_FIFO_blk[12] | proc_100_TLF_FIFO_blk[12] | proc_100_input_sync_blk[12] | proc_100_output_sync_blk[12]);
    assign proc_100_data_FIFO_blk[13] = 1'b0;
    assign proc_100_data_PIPO_blk[13] = 1'b0;
    assign proc_100_start_FIFO_blk[13] = 1'b0;
    assign proc_100_TLF_FIFO_blk[13] = 1'b0;
    assign proc_100_input_sync_blk[13] = 1'b0;
    assign proc_100_output_sync_blk[13] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[13] = dl_detect_out ? proc_dep_vld_vec_100_reg[13] : (proc_100_data_FIFO_blk[13] | proc_100_data_PIPO_blk[13] | proc_100_start_FIFO_blk[13] | proc_100_TLF_FIFO_blk[13] | proc_100_input_sync_blk[13] | proc_100_output_sync_blk[13]);
    assign proc_100_data_FIFO_blk[14] = 1'b0;
    assign proc_100_data_PIPO_blk[14] = 1'b0;
    assign proc_100_start_FIFO_blk[14] = 1'b0;
    assign proc_100_TLF_FIFO_blk[14] = 1'b0;
    assign proc_100_input_sync_blk[14] = 1'b0;
    assign proc_100_output_sync_blk[14] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[14] = dl_detect_out ? proc_dep_vld_vec_100_reg[14] : (proc_100_data_FIFO_blk[14] | proc_100_data_PIPO_blk[14] | proc_100_start_FIFO_blk[14] | proc_100_TLF_FIFO_blk[14] | proc_100_input_sync_blk[14] | proc_100_output_sync_blk[14]);
    assign proc_100_data_FIFO_blk[15] = 1'b0;
    assign proc_100_data_PIPO_blk[15] = 1'b0;
    assign proc_100_start_FIFO_blk[15] = 1'b0;
    assign proc_100_TLF_FIFO_blk[15] = 1'b0;
    assign proc_100_input_sync_blk[15] = 1'b0;
    assign proc_100_output_sync_blk[15] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[15] = dl_detect_out ? proc_dep_vld_vec_100_reg[15] : (proc_100_data_FIFO_blk[15] | proc_100_data_PIPO_blk[15] | proc_100_start_FIFO_blk[15] | proc_100_TLF_FIFO_blk[15] | proc_100_input_sync_blk[15] | proc_100_output_sync_blk[15]);
    assign proc_100_data_FIFO_blk[16] = 1'b0;
    assign proc_100_data_PIPO_blk[16] = 1'b0;
    assign proc_100_start_FIFO_blk[16] = 1'b0;
    assign proc_100_TLF_FIFO_blk[16] = 1'b0;
    assign proc_100_input_sync_blk[16] = 1'b0;
    assign proc_100_output_sync_blk[16] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_100[16] = dl_detect_out ? proc_dep_vld_vec_100_reg[16] : (proc_100_data_FIFO_blk[16] | proc_100_data_PIPO_blk[16] | proc_100_start_FIFO_blk[16] | proc_100_TLF_FIFO_blk[16] | proc_100_input_sync_blk[16] | proc_100_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_100_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_100_reg <= proc_dep_vld_vec_100;
        end
    end
    assign in_chan_dep_vld_vec_100[0] = dep_chan_vld_84_100;
    assign in_chan_dep_data_vec_100[175 : 0] = dep_chan_data_84_100;
    assign token_in_vec_100[0] = token_84_100;
    assign in_chan_dep_vld_vec_100[1] = dep_chan_vld_86_100;
    assign in_chan_dep_data_vec_100[351 : 176] = dep_chan_data_86_100;
    assign token_in_vec_100[1] = token_86_100;
    assign in_chan_dep_vld_vec_100[2] = dep_chan_vld_87_100;
    assign in_chan_dep_data_vec_100[527 : 352] = dep_chan_data_87_100;
    assign token_in_vec_100[2] = token_87_100;
    assign in_chan_dep_vld_vec_100[3] = dep_chan_vld_88_100;
    assign in_chan_dep_data_vec_100[703 : 528] = dep_chan_data_88_100;
    assign token_in_vec_100[3] = token_88_100;
    assign in_chan_dep_vld_vec_100[4] = dep_chan_vld_89_100;
    assign in_chan_dep_data_vec_100[879 : 704] = dep_chan_data_89_100;
    assign token_in_vec_100[4] = token_89_100;
    assign in_chan_dep_vld_vec_100[5] = dep_chan_vld_90_100;
    assign in_chan_dep_data_vec_100[1055 : 880] = dep_chan_data_90_100;
    assign token_in_vec_100[5] = token_90_100;
    assign in_chan_dep_vld_vec_100[6] = dep_chan_vld_91_100;
    assign in_chan_dep_data_vec_100[1231 : 1056] = dep_chan_data_91_100;
    assign token_in_vec_100[6] = token_91_100;
    assign in_chan_dep_vld_vec_100[7] = dep_chan_vld_92_100;
    assign in_chan_dep_data_vec_100[1407 : 1232] = dep_chan_data_92_100;
    assign token_in_vec_100[7] = token_92_100;
    assign in_chan_dep_vld_vec_100[8] = dep_chan_vld_93_100;
    assign in_chan_dep_data_vec_100[1583 : 1408] = dep_chan_data_93_100;
    assign token_in_vec_100[8] = token_93_100;
    assign in_chan_dep_vld_vec_100[9] = dep_chan_vld_94_100;
    assign in_chan_dep_data_vec_100[1759 : 1584] = dep_chan_data_94_100;
    assign token_in_vec_100[9] = token_94_100;
    assign in_chan_dep_vld_vec_100[10] = dep_chan_vld_95_100;
    assign in_chan_dep_data_vec_100[1935 : 1760] = dep_chan_data_95_100;
    assign token_in_vec_100[10] = token_95_100;
    assign in_chan_dep_vld_vec_100[11] = dep_chan_vld_96_100;
    assign in_chan_dep_data_vec_100[2111 : 1936] = dep_chan_data_96_100;
    assign token_in_vec_100[11] = token_96_100;
    assign in_chan_dep_vld_vec_100[12] = dep_chan_vld_97_100;
    assign in_chan_dep_data_vec_100[2287 : 2112] = dep_chan_data_97_100;
    assign token_in_vec_100[12] = token_97_100;
    assign in_chan_dep_vld_vec_100[13] = dep_chan_vld_98_100;
    assign in_chan_dep_data_vec_100[2463 : 2288] = dep_chan_data_98_100;
    assign token_in_vec_100[13] = token_98_100;
    assign in_chan_dep_vld_vec_100[14] = dep_chan_vld_99_100;
    assign in_chan_dep_data_vec_100[2639 : 2464] = dep_chan_data_99_100;
    assign token_in_vec_100[14] = token_99_100;
    assign in_chan_dep_vld_vec_100[15] = dep_chan_vld_101_100;
    assign in_chan_dep_data_vec_100[2815 : 2640] = dep_chan_data_101_100;
    assign token_in_vec_100[15] = token_101_100;
    assign in_chan_dep_vld_vec_100[16] = dep_chan_vld_175_100;
    assign in_chan_dep_data_vec_100[2991 : 2816] = dep_chan_data_175_100;
    assign token_in_vec_100[16] = token_175_100;
    assign dep_chan_vld_100_84 = out_chan_dep_vld_vec_100[0];
    assign dep_chan_data_100_84 = out_chan_dep_data_100;
    assign token_100_84 = token_out_vec_100[0];
    assign dep_chan_vld_100_86 = out_chan_dep_vld_vec_100[1];
    assign dep_chan_data_100_86 = out_chan_dep_data_100;
    assign token_100_86 = token_out_vec_100[1];
    assign dep_chan_vld_100_87 = out_chan_dep_vld_vec_100[2];
    assign dep_chan_data_100_87 = out_chan_dep_data_100;
    assign token_100_87 = token_out_vec_100[2];
    assign dep_chan_vld_100_88 = out_chan_dep_vld_vec_100[3];
    assign dep_chan_data_100_88 = out_chan_dep_data_100;
    assign token_100_88 = token_out_vec_100[3];
    assign dep_chan_vld_100_89 = out_chan_dep_vld_vec_100[4];
    assign dep_chan_data_100_89 = out_chan_dep_data_100;
    assign token_100_89 = token_out_vec_100[4];
    assign dep_chan_vld_100_90 = out_chan_dep_vld_vec_100[5];
    assign dep_chan_data_100_90 = out_chan_dep_data_100;
    assign token_100_90 = token_out_vec_100[5];
    assign dep_chan_vld_100_91 = out_chan_dep_vld_vec_100[6];
    assign dep_chan_data_100_91 = out_chan_dep_data_100;
    assign token_100_91 = token_out_vec_100[6];
    assign dep_chan_vld_100_92 = out_chan_dep_vld_vec_100[7];
    assign dep_chan_data_100_92 = out_chan_dep_data_100;
    assign token_100_92 = token_out_vec_100[7];
    assign dep_chan_vld_100_93 = out_chan_dep_vld_vec_100[8];
    assign dep_chan_data_100_93 = out_chan_dep_data_100;
    assign token_100_93 = token_out_vec_100[8];
    assign dep_chan_vld_100_94 = out_chan_dep_vld_vec_100[9];
    assign dep_chan_data_100_94 = out_chan_dep_data_100;
    assign token_100_94 = token_out_vec_100[9];
    assign dep_chan_vld_100_95 = out_chan_dep_vld_vec_100[10];
    assign dep_chan_data_100_95 = out_chan_dep_data_100;
    assign token_100_95 = token_out_vec_100[10];
    assign dep_chan_vld_100_96 = out_chan_dep_vld_vec_100[11];
    assign dep_chan_data_100_96 = out_chan_dep_data_100;
    assign token_100_96 = token_out_vec_100[11];
    assign dep_chan_vld_100_97 = out_chan_dep_vld_vec_100[12];
    assign dep_chan_data_100_97 = out_chan_dep_data_100;
    assign token_100_97 = token_out_vec_100[12];
    assign dep_chan_vld_100_98 = out_chan_dep_vld_vec_100[13];
    assign dep_chan_data_100_98 = out_chan_dep_data_100;
    assign token_100_98 = token_out_vec_100[13];
    assign dep_chan_vld_100_99 = out_chan_dep_vld_vec_100[14];
    assign dep_chan_data_100_99 = out_chan_dep_data_100;
    assign token_100_99 = token_out_vec_100[14];
    assign dep_chan_vld_100_101 = out_chan_dep_vld_vec_100[15];
    assign dep_chan_data_100_101 = out_chan_dep_data_100;
    assign token_100_101 = token_out_vec_100[15];
    assign dep_chan_vld_100_175 = out_chan_dep_vld_vec_100[16];
    assign dep_chan_data_100_175 = out_chan_dep_data_100;
    assign token_100_175 = token_out_vec_100[16];

    // Process: grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 101, 17, 17) top_hls_deadlock_detect_unit_101 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_101),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_101),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_101),
        .token_in_vec(token_in_vec_101),
        .dl_detect_in(dl_detect_out),
        .origin(origin[101]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_101),
        .out_chan_dep_data(out_chan_dep_data_101),
        .token_out_vec(token_out_vec_101),
        .dl_detect_out(dl_in_vec[101]));

    assign proc_101_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.fifo_B_PE_8_7_x0163_blk_n);
    assign proc_101_data_PIPO_blk[0] = 1'b0;
    assign proc_101_start_FIFO_blk[0] = 1'b0;
    assign proc_101_TLF_FIFO_blk[0] = 1'b0;
    assign proc_101_input_sync_blk[0] = 1'b0;
    assign proc_101_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_101[0] = dl_detect_out ? proc_dep_vld_vec_101_reg[0] : (proc_101_data_FIFO_blk[0] | proc_101_data_PIPO_blk[0] | proc_101_start_FIFO_blk[0] | proc_101_TLF_FIFO_blk[0] | proc_101_input_sync_blk[0] | proc_101_output_sync_blk[0]);
    assign proc_101_data_FIFO_blk[1] = 1'b0;
    assign proc_101_data_PIPO_blk[1] = 1'b0;
    assign proc_101_start_FIFO_blk[1] = 1'b0;
    assign proc_101_TLF_FIFO_blk[1] = 1'b0;
    assign proc_101_input_sync_blk[1] = 1'b0;
    assign proc_101_output_sync_blk[1] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[1] = dl_detect_out ? proc_dep_vld_vec_101_reg[1] : (proc_101_data_FIFO_blk[1] | proc_101_data_PIPO_blk[1] | proc_101_start_FIFO_blk[1] | proc_101_TLF_FIFO_blk[1] | proc_101_input_sync_blk[1] | proc_101_output_sync_blk[1]);
    assign proc_101_data_FIFO_blk[2] = 1'b0;
    assign proc_101_data_PIPO_blk[2] = 1'b0;
    assign proc_101_start_FIFO_blk[2] = 1'b0;
    assign proc_101_TLF_FIFO_blk[2] = 1'b0;
    assign proc_101_input_sync_blk[2] = 1'b0;
    assign proc_101_output_sync_blk[2] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[2] = dl_detect_out ? proc_dep_vld_vec_101_reg[2] : (proc_101_data_FIFO_blk[2] | proc_101_data_PIPO_blk[2] | proc_101_start_FIFO_blk[2] | proc_101_TLF_FIFO_blk[2] | proc_101_input_sync_blk[2] | proc_101_output_sync_blk[2]);
    assign proc_101_data_FIFO_blk[3] = 1'b0;
    assign proc_101_data_PIPO_blk[3] = 1'b0;
    assign proc_101_start_FIFO_blk[3] = 1'b0;
    assign proc_101_TLF_FIFO_blk[3] = 1'b0;
    assign proc_101_input_sync_blk[3] = 1'b0;
    assign proc_101_output_sync_blk[3] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[3] = dl_detect_out ? proc_dep_vld_vec_101_reg[3] : (proc_101_data_FIFO_blk[3] | proc_101_data_PIPO_blk[3] | proc_101_start_FIFO_blk[3] | proc_101_TLF_FIFO_blk[3] | proc_101_input_sync_blk[3] | proc_101_output_sync_blk[3]);
    assign proc_101_data_FIFO_blk[4] = 1'b0;
    assign proc_101_data_PIPO_blk[4] = 1'b0;
    assign proc_101_start_FIFO_blk[4] = 1'b0;
    assign proc_101_TLF_FIFO_blk[4] = 1'b0;
    assign proc_101_input_sync_blk[4] = 1'b0;
    assign proc_101_output_sync_blk[4] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[4] = dl_detect_out ? proc_dep_vld_vec_101_reg[4] : (proc_101_data_FIFO_blk[4] | proc_101_data_PIPO_blk[4] | proc_101_start_FIFO_blk[4] | proc_101_TLF_FIFO_blk[4] | proc_101_input_sync_blk[4] | proc_101_output_sync_blk[4]);
    assign proc_101_data_FIFO_blk[5] = 1'b0;
    assign proc_101_data_PIPO_blk[5] = 1'b0;
    assign proc_101_start_FIFO_blk[5] = 1'b0;
    assign proc_101_TLF_FIFO_blk[5] = 1'b0;
    assign proc_101_input_sync_blk[5] = 1'b0;
    assign proc_101_output_sync_blk[5] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[5] = dl_detect_out ? proc_dep_vld_vec_101_reg[5] : (proc_101_data_FIFO_blk[5] | proc_101_data_PIPO_blk[5] | proc_101_start_FIFO_blk[5] | proc_101_TLF_FIFO_blk[5] | proc_101_input_sync_blk[5] | proc_101_output_sync_blk[5]);
    assign proc_101_data_FIFO_blk[6] = 1'b0;
    assign proc_101_data_PIPO_blk[6] = 1'b0;
    assign proc_101_start_FIFO_blk[6] = 1'b0;
    assign proc_101_TLF_FIFO_blk[6] = 1'b0;
    assign proc_101_input_sync_blk[6] = 1'b0;
    assign proc_101_output_sync_blk[6] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[6] = dl_detect_out ? proc_dep_vld_vec_101_reg[6] : (proc_101_data_FIFO_blk[6] | proc_101_data_PIPO_blk[6] | proc_101_start_FIFO_blk[6] | proc_101_TLF_FIFO_blk[6] | proc_101_input_sync_blk[6] | proc_101_output_sync_blk[6]);
    assign proc_101_data_FIFO_blk[7] = 1'b0;
    assign proc_101_data_PIPO_blk[7] = 1'b0;
    assign proc_101_start_FIFO_blk[7] = 1'b0;
    assign proc_101_TLF_FIFO_blk[7] = 1'b0;
    assign proc_101_input_sync_blk[7] = 1'b0;
    assign proc_101_output_sync_blk[7] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[7] = dl_detect_out ? proc_dep_vld_vec_101_reg[7] : (proc_101_data_FIFO_blk[7] | proc_101_data_PIPO_blk[7] | proc_101_start_FIFO_blk[7] | proc_101_TLF_FIFO_blk[7] | proc_101_input_sync_blk[7] | proc_101_output_sync_blk[7]);
    assign proc_101_data_FIFO_blk[8] = 1'b0;
    assign proc_101_data_PIPO_blk[8] = 1'b0;
    assign proc_101_start_FIFO_blk[8] = 1'b0;
    assign proc_101_TLF_FIFO_blk[8] = 1'b0;
    assign proc_101_input_sync_blk[8] = 1'b0;
    assign proc_101_output_sync_blk[8] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[8] = dl_detect_out ? proc_dep_vld_vec_101_reg[8] : (proc_101_data_FIFO_blk[8] | proc_101_data_PIPO_blk[8] | proc_101_start_FIFO_blk[8] | proc_101_TLF_FIFO_blk[8] | proc_101_input_sync_blk[8] | proc_101_output_sync_blk[8]);
    assign proc_101_data_FIFO_blk[9] = 1'b0;
    assign proc_101_data_PIPO_blk[9] = 1'b0;
    assign proc_101_start_FIFO_blk[9] = 1'b0;
    assign proc_101_TLF_FIFO_blk[9] = 1'b0;
    assign proc_101_input_sync_blk[9] = 1'b0;
    assign proc_101_output_sync_blk[9] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[9] = dl_detect_out ? proc_dep_vld_vec_101_reg[9] : (proc_101_data_FIFO_blk[9] | proc_101_data_PIPO_blk[9] | proc_101_start_FIFO_blk[9] | proc_101_TLF_FIFO_blk[9] | proc_101_input_sync_blk[9] | proc_101_output_sync_blk[9]);
    assign proc_101_data_FIFO_blk[10] = 1'b0;
    assign proc_101_data_PIPO_blk[10] = 1'b0;
    assign proc_101_start_FIFO_blk[10] = 1'b0;
    assign proc_101_TLF_FIFO_blk[10] = 1'b0;
    assign proc_101_input_sync_blk[10] = 1'b0;
    assign proc_101_output_sync_blk[10] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[10] = dl_detect_out ? proc_dep_vld_vec_101_reg[10] : (proc_101_data_FIFO_blk[10] | proc_101_data_PIPO_blk[10] | proc_101_start_FIFO_blk[10] | proc_101_TLF_FIFO_blk[10] | proc_101_input_sync_blk[10] | proc_101_output_sync_blk[10]);
    assign proc_101_data_FIFO_blk[11] = 1'b0;
    assign proc_101_data_PIPO_blk[11] = 1'b0;
    assign proc_101_start_FIFO_blk[11] = 1'b0;
    assign proc_101_TLF_FIFO_blk[11] = 1'b0;
    assign proc_101_input_sync_blk[11] = 1'b0;
    assign proc_101_output_sync_blk[11] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[11] = dl_detect_out ? proc_dep_vld_vec_101_reg[11] : (proc_101_data_FIFO_blk[11] | proc_101_data_PIPO_blk[11] | proc_101_start_FIFO_blk[11] | proc_101_TLF_FIFO_blk[11] | proc_101_input_sync_blk[11] | proc_101_output_sync_blk[11]);
    assign proc_101_data_FIFO_blk[12] = 1'b0;
    assign proc_101_data_PIPO_blk[12] = 1'b0;
    assign proc_101_start_FIFO_blk[12] = 1'b0;
    assign proc_101_TLF_FIFO_blk[12] = 1'b0;
    assign proc_101_input_sync_blk[12] = 1'b0;
    assign proc_101_output_sync_blk[12] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[12] = dl_detect_out ? proc_dep_vld_vec_101_reg[12] : (proc_101_data_FIFO_blk[12] | proc_101_data_PIPO_blk[12] | proc_101_start_FIFO_blk[12] | proc_101_TLF_FIFO_blk[12] | proc_101_input_sync_blk[12] | proc_101_output_sync_blk[12]);
    assign proc_101_data_FIFO_blk[13] = 1'b0;
    assign proc_101_data_PIPO_blk[13] = 1'b0;
    assign proc_101_start_FIFO_blk[13] = 1'b0;
    assign proc_101_TLF_FIFO_blk[13] = 1'b0;
    assign proc_101_input_sync_blk[13] = 1'b0;
    assign proc_101_output_sync_blk[13] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[13] = dl_detect_out ? proc_dep_vld_vec_101_reg[13] : (proc_101_data_FIFO_blk[13] | proc_101_data_PIPO_blk[13] | proc_101_start_FIFO_blk[13] | proc_101_TLF_FIFO_blk[13] | proc_101_input_sync_blk[13] | proc_101_output_sync_blk[13]);
    assign proc_101_data_FIFO_blk[14] = 1'b0;
    assign proc_101_data_PIPO_blk[14] = 1'b0;
    assign proc_101_start_FIFO_blk[14] = 1'b0;
    assign proc_101_TLF_FIFO_blk[14] = 1'b0;
    assign proc_101_input_sync_blk[14] = 1'b0;
    assign proc_101_output_sync_blk[14] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[14] = dl_detect_out ? proc_dep_vld_vec_101_reg[14] : (proc_101_data_FIFO_blk[14] | proc_101_data_PIPO_blk[14] | proc_101_start_FIFO_blk[14] | proc_101_TLF_FIFO_blk[14] | proc_101_input_sync_blk[14] | proc_101_output_sync_blk[14]);
    assign proc_101_data_FIFO_blk[15] = 1'b0;
    assign proc_101_data_PIPO_blk[15] = 1'b0;
    assign proc_101_start_FIFO_blk[15] = 1'b0;
    assign proc_101_TLF_FIFO_blk[15] = 1'b0;
    assign proc_101_input_sync_blk[15] = 1'b0;
    assign proc_101_output_sync_blk[15] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[15] = dl_detect_out ? proc_dep_vld_vec_101_reg[15] : (proc_101_data_FIFO_blk[15] | proc_101_data_PIPO_blk[15] | proc_101_start_FIFO_blk[15] | proc_101_TLF_FIFO_blk[15] | proc_101_input_sync_blk[15] | proc_101_output_sync_blk[15]);
    assign proc_101_data_FIFO_blk[16] = 1'b0;
    assign proc_101_data_PIPO_blk[16] = 1'b0;
    assign proc_101_start_FIFO_blk[16] = 1'b0;
    assign proc_101_TLF_FIFO_blk[16] = 1'b0;
    assign proc_101_input_sync_blk[16] = 1'b0;
    assign proc_101_output_sync_blk[16] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_101[16] = dl_detect_out ? proc_dep_vld_vec_101_reg[16] : (proc_101_data_FIFO_blk[16] | proc_101_data_PIPO_blk[16] | proc_101_start_FIFO_blk[16] | proc_101_TLF_FIFO_blk[16] | proc_101_input_sync_blk[16] | proc_101_output_sync_blk[16]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_101_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_101_reg <= proc_dep_vld_vec_101;
        end
    end
    assign in_chan_dep_vld_vec_101[0] = dep_chan_vld_85_101;
    assign in_chan_dep_data_vec_101[175 : 0] = dep_chan_data_85_101;
    assign token_in_vec_101[0] = token_85_101;
    assign in_chan_dep_vld_vec_101[1] = dep_chan_vld_86_101;
    assign in_chan_dep_data_vec_101[351 : 176] = dep_chan_data_86_101;
    assign token_in_vec_101[1] = token_86_101;
    assign in_chan_dep_vld_vec_101[2] = dep_chan_vld_87_101;
    assign in_chan_dep_data_vec_101[527 : 352] = dep_chan_data_87_101;
    assign token_in_vec_101[2] = token_87_101;
    assign in_chan_dep_vld_vec_101[3] = dep_chan_vld_88_101;
    assign in_chan_dep_data_vec_101[703 : 528] = dep_chan_data_88_101;
    assign token_in_vec_101[3] = token_88_101;
    assign in_chan_dep_vld_vec_101[4] = dep_chan_vld_89_101;
    assign in_chan_dep_data_vec_101[879 : 704] = dep_chan_data_89_101;
    assign token_in_vec_101[4] = token_89_101;
    assign in_chan_dep_vld_vec_101[5] = dep_chan_vld_90_101;
    assign in_chan_dep_data_vec_101[1055 : 880] = dep_chan_data_90_101;
    assign token_in_vec_101[5] = token_90_101;
    assign in_chan_dep_vld_vec_101[6] = dep_chan_vld_91_101;
    assign in_chan_dep_data_vec_101[1231 : 1056] = dep_chan_data_91_101;
    assign token_in_vec_101[6] = token_91_101;
    assign in_chan_dep_vld_vec_101[7] = dep_chan_vld_92_101;
    assign in_chan_dep_data_vec_101[1407 : 1232] = dep_chan_data_92_101;
    assign token_in_vec_101[7] = token_92_101;
    assign in_chan_dep_vld_vec_101[8] = dep_chan_vld_93_101;
    assign in_chan_dep_data_vec_101[1583 : 1408] = dep_chan_data_93_101;
    assign token_in_vec_101[8] = token_93_101;
    assign in_chan_dep_vld_vec_101[9] = dep_chan_vld_94_101;
    assign in_chan_dep_data_vec_101[1759 : 1584] = dep_chan_data_94_101;
    assign token_in_vec_101[9] = token_94_101;
    assign in_chan_dep_vld_vec_101[10] = dep_chan_vld_95_101;
    assign in_chan_dep_data_vec_101[1935 : 1760] = dep_chan_data_95_101;
    assign token_in_vec_101[10] = token_95_101;
    assign in_chan_dep_vld_vec_101[11] = dep_chan_vld_96_101;
    assign in_chan_dep_data_vec_101[2111 : 1936] = dep_chan_data_96_101;
    assign token_in_vec_101[11] = token_96_101;
    assign in_chan_dep_vld_vec_101[12] = dep_chan_vld_97_101;
    assign in_chan_dep_data_vec_101[2287 : 2112] = dep_chan_data_97_101;
    assign token_in_vec_101[12] = token_97_101;
    assign in_chan_dep_vld_vec_101[13] = dep_chan_vld_98_101;
    assign in_chan_dep_data_vec_101[2463 : 2288] = dep_chan_data_98_101;
    assign token_in_vec_101[13] = token_98_101;
    assign in_chan_dep_vld_vec_101[14] = dep_chan_vld_99_101;
    assign in_chan_dep_data_vec_101[2639 : 2464] = dep_chan_data_99_101;
    assign token_in_vec_101[14] = token_99_101;
    assign in_chan_dep_vld_vec_101[15] = dep_chan_vld_100_101;
    assign in_chan_dep_data_vec_101[2815 : 2640] = dep_chan_data_100_101;
    assign token_in_vec_101[15] = token_100_101;
    assign in_chan_dep_vld_vec_101[16] = dep_chan_vld_175_101;
    assign in_chan_dep_data_vec_101[2991 : 2816] = dep_chan_data_175_101;
    assign token_in_vec_101[16] = token_175_101;
    assign dep_chan_vld_101_85 = out_chan_dep_vld_vec_101[0];
    assign dep_chan_data_101_85 = out_chan_dep_data_101;
    assign token_101_85 = token_out_vec_101[0];
    assign dep_chan_vld_101_86 = out_chan_dep_vld_vec_101[1];
    assign dep_chan_data_101_86 = out_chan_dep_data_101;
    assign token_101_86 = token_out_vec_101[1];
    assign dep_chan_vld_101_87 = out_chan_dep_vld_vec_101[2];
    assign dep_chan_data_101_87 = out_chan_dep_data_101;
    assign token_101_87 = token_out_vec_101[2];
    assign dep_chan_vld_101_88 = out_chan_dep_vld_vec_101[3];
    assign dep_chan_data_101_88 = out_chan_dep_data_101;
    assign token_101_88 = token_out_vec_101[3];
    assign dep_chan_vld_101_89 = out_chan_dep_vld_vec_101[4];
    assign dep_chan_data_101_89 = out_chan_dep_data_101;
    assign token_101_89 = token_out_vec_101[4];
    assign dep_chan_vld_101_90 = out_chan_dep_vld_vec_101[5];
    assign dep_chan_data_101_90 = out_chan_dep_data_101;
    assign token_101_90 = token_out_vec_101[5];
    assign dep_chan_vld_101_91 = out_chan_dep_vld_vec_101[6];
    assign dep_chan_data_101_91 = out_chan_dep_data_101;
    assign token_101_91 = token_out_vec_101[6];
    assign dep_chan_vld_101_92 = out_chan_dep_vld_vec_101[7];
    assign dep_chan_data_101_92 = out_chan_dep_data_101;
    assign token_101_92 = token_out_vec_101[7];
    assign dep_chan_vld_101_93 = out_chan_dep_vld_vec_101[8];
    assign dep_chan_data_101_93 = out_chan_dep_data_101;
    assign token_101_93 = token_out_vec_101[8];
    assign dep_chan_vld_101_94 = out_chan_dep_vld_vec_101[9];
    assign dep_chan_data_101_94 = out_chan_dep_data_101;
    assign token_101_94 = token_out_vec_101[9];
    assign dep_chan_vld_101_95 = out_chan_dep_vld_vec_101[10];
    assign dep_chan_data_101_95 = out_chan_dep_data_101;
    assign token_101_95 = token_out_vec_101[10];
    assign dep_chan_vld_101_96 = out_chan_dep_vld_vec_101[11];
    assign dep_chan_data_101_96 = out_chan_dep_data_101;
    assign token_101_96 = token_out_vec_101[11];
    assign dep_chan_vld_101_97 = out_chan_dep_vld_vec_101[12];
    assign dep_chan_data_101_97 = out_chan_dep_data_101;
    assign token_101_97 = token_out_vec_101[12];
    assign dep_chan_vld_101_98 = out_chan_dep_vld_vec_101[13];
    assign dep_chan_data_101_98 = out_chan_dep_data_101;
    assign token_101_98 = token_out_vec_101[13];
    assign dep_chan_vld_101_99 = out_chan_dep_vld_vec_101[14];
    assign dep_chan_data_101_99 = out_chan_dep_data_101;
    assign token_101_99 = token_out_vec_101[14];
    assign dep_chan_vld_101_100 = out_chan_dep_vld_vec_101[15];
    assign dep_chan_data_101_100 = out_chan_dep_data_101;
    assign token_101_100 = token_out_vec_101[15];
    assign dep_chan_vld_101_175 = out_chan_dep_vld_vec_101[16];
    assign dep_chan_data_101_175 = out_chan_dep_data_101;
    assign token_101_175 = token_out_vec_101[16];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 102, 2, 2) top_hls_deadlock_detect_unit_102 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_102),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_102),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_102),
        .token_in_vec(token_in_vec_102),
        .dl_detect_in(dl_detect_out),
        .origin(origin[102]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_102),
        .out_chan_dep_data(out_chan_dep_data_102),
        .token_out_vec(token_out_vec_102),
        .dl_detect_out(dl_in_vec[102]));

    assign proc_102_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_blk_n);
    assign proc_102_data_PIPO_blk[0] = 1'b0;
    assign proc_102_start_FIFO_blk[0] = 1'b0;
    assign proc_102_TLF_FIFO_blk[0] = 1'b0;
    assign proc_102_input_sync_blk[0] = 1'b0;
    assign proc_102_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_102[0] = dl_detect_out ? proc_dep_vld_vec_102_reg[0] : (proc_102_data_FIFO_blk[0] | proc_102_data_PIPO_blk[0] | proc_102_start_FIFO_blk[0] | proc_102_TLF_FIFO_blk[0] | proc_102_input_sync_blk[0] | proc_102_output_sync_blk[0]);
    assign proc_102_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_0_x0_U0.fifo_C_drain_PE_7_0_x0171_blk_n);
    assign proc_102_data_PIPO_blk[1] = 1'b0;
    assign proc_102_start_FIFO_blk[1] = 1'b0;
    assign proc_102_TLF_FIFO_blk[1] = 1'b0;
    assign proc_102_input_sync_blk[1] = 1'b0;
    assign proc_102_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_102[1] = dl_detect_out ? proc_dep_vld_vec_102_reg[1] : (proc_102_data_FIFO_blk[1] | proc_102_data_PIPO_blk[1] | proc_102_start_FIFO_blk[1] | proc_102_TLF_FIFO_blk[1] | proc_102_input_sync_blk[1] | proc_102_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_102_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_102_reg <= proc_dep_vld_vec_102;
        end
    end
    assign in_chan_dep_vld_vec_102[0] = dep_chan_vld_78_102;
    assign in_chan_dep_data_vec_102[175 : 0] = dep_chan_data_78_102;
    assign token_in_vec_102[0] = token_78_102;
    assign in_chan_dep_vld_vec_102[1] = dep_chan_vld_103_102;
    assign in_chan_dep_data_vec_102[351 : 176] = dep_chan_data_103_102;
    assign token_in_vec_102[1] = token_103_102;
    assign dep_chan_vld_102_103 = out_chan_dep_vld_vec_102[0];
    assign dep_chan_data_102_103 = out_chan_dep_data_102;
    assign token_102_103 = token_out_vec_102[0];
    assign dep_chan_vld_102_78 = out_chan_dep_vld_vec_102[1];
    assign dep_chan_data_102_78 = out_chan_dep_data_102;
    assign token_102_78 = token_out_vec_102[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 103, 3, 3) top_hls_deadlock_detect_unit_103 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_103),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_103),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_103),
        .token_in_vec(token_in_vec_103),
        .dl_detect_in(dl_detect_out),
        .origin(origin[103]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_103),
        .out_chan_dep_data(out_chan_dep_data_103),
        .token_out_vec(token_out_vec_103),
        .dl_detect_out(dl_in_vec[103]));

    assign proc_103_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_7_x0235_blk_n);
    assign proc_103_data_PIPO_blk[0] = 1'b0;
    assign proc_103_start_FIFO_blk[0] = 1'b0;
    assign proc_103_TLF_FIFO_blk[0] = 1'b0;
    assign proc_103_input_sync_blk[0] = 1'b0;
    assign proc_103_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_103[0] = dl_detect_out ? proc_dep_vld_vec_103_reg[0] : (proc_103_data_FIFO_blk[0] | proc_103_data_PIPO_blk[0] | proc_103_start_FIFO_blk[0] | proc_103_TLF_FIFO_blk[0] | proc_103_input_sync_blk[0] | proc_103_output_sync_blk[0]);
    assign proc_103_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_blk_n);
    assign proc_103_data_PIPO_blk[1] = 1'b0;
    assign proc_103_start_FIFO_blk[1] = 1'b0;
    assign proc_103_TLF_FIFO_blk[1] = 1'b0;
    assign proc_103_input_sync_blk[1] = 1'b0;
    assign proc_103_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_103[1] = dl_detect_out ? proc_dep_vld_vec_103_reg[1] : (proc_103_data_FIFO_blk[1] | proc_103_data_PIPO_blk[1] | proc_103_start_FIFO_blk[1] | proc_103_TLF_FIFO_blk[1] | proc_103_input_sync_blk[1] | proc_103_output_sync_blk[1]);
    assign proc_103_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_6_x0_U0.fifo_C_drain_PE_6_0_x0170_blk_n);
    assign proc_103_data_PIPO_blk[2] = 1'b0;
    assign proc_103_start_FIFO_blk[2] = 1'b0;
    assign proc_103_TLF_FIFO_blk[2] = 1'b0;
    assign proc_103_input_sync_blk[2] = 1'b0;
    assign proc_103_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_103[2] = dl_detect_out ? proc_dep_vld_vec_103_reg[2] : (proc_103_data_FIFO_blk[2] | proc_103_data_PIPO_blk[2] | proc_103_start_FIFO_blk[2] | proc_103_TLF_FIFO_blk[2] | proc_103_input_sync_blk[2] | proc_103_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_103_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_103_reg <= proc_dep_vld_vec_103;
        end
    end
    assign in_chan_dep_vld_vec_103[0] = dep_chan_vld_70_103;
    assign in_chan_dep_data_vec_103[175 : 0] = dep_chan_data_70_103;
    assign token_in_vec_103[0] = token_70_103;
    assign in_chan_dep_vld_vec_103[1] = dep_chan_vld_102_103;
    assign in_chan_dep_data_vec_103[351 : 176] = dep_chan_data_102_103;
    assign token_in_vec_103[1] = token_102_103;
    assign in_chan_dep_vld_vec_103[2] = dep_chan_vld_104_103;
    assign in_chan_dep_data_vec_103[527 : 352] = dep_chan_data_104_103;
    assign token_in_vec_103[2] = token_104_103;
    assign dep_chan_vld_103_102 = out_chan_dep_vld_vec_103[0];
    assign dep_chan_data_103_102 = out_chan_dep_data_103;
    assign token_103_102 = token_out_vec_103[0];
    assign dep_chan_vld_103_104 = out_chan_dep_vld_vec_103[1];
    assign dep_chan_data_103_104 = out_chan_dep_data_103;
    assign token_103_104 = token_out_vec_103[1];
    assign dep_chan_vld_103_70 = out_chan_dep_vld_vec_103[2];
    assign dep_chan_data_103_70 = out_chan_dep_data_103;
    assign token_103_70 = token_out_vec_103[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 104, 3, 3) top_hls_deadlock_detect_unit_104 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_104),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_104),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_104),
        .token_in_vec(token_in_vec_104),
        .dl_detect_in(dl_detect_out),
        .origin(origin[104]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_104),
        .out_chan_dep_data(out_chan_dep_data_104),
        .token_out_vec(token_out_vec_104),
        .dl_detect_out(dl_in_vec[104]));

    assign proc_104_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_6_x0234_blk_n);
    assign proc_104_data_PIPO_blk[0] = 1'b0;
    assign proc_104_start_FIFO_blk[0] = 1'b0;
    assign proc_104_TLF_FIFO_blk[0] = 1'b0;
    assign proc_104_input_sync_blk[0] = 1'b0;
    assign proc_104_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_104[0] = dl_detect_out ? proc_dep_vld_vec_104_reg[0] : (proc_104_data_FIFO_blk[0] | proc_104_data_PIPO_blk[0] | proc_104_start_FIFO_blk[0] | proc_104_TLF_FIFO_blk[0] | proc_104_input_sync_blk[0] | proc_104_output_sync_blk[0]);
    assign proc_104_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_blk_n);
    assign proc_104_data_PIPO_blk[1] = 1'b0;
    assign proc_104_start_FIFO_blk[1] = 1'b0;
    assign proc_104_TLF_FIFO_blk[1] = 1'b0;
    assign proc_104_input_sync_blk[1] = 1'b0;
    assign proc_104_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_104[1] = dl_detect_out ? proc_dep_vld_vec_104_reg[1] : (proc_104_data_FIFO_blk[1] | proc_104_data_PIPO_blk[1] | proc_104_start_FIFO_blk[1] | proc_104_TLF_FIFO_blk[1] | proc_104_input_sync_blk[1] | proc_104_output_sync_blk[1]);
    assign proc_104_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_5_x0_U0.fifo_C_drain_PE_5_0_x0169_blk_n);
    assign proc_104_data_PIPO_blk[2] = 1'b0;
    assign proc_104_start_FIFO_blk[2] = 1'b0;
    assign proc_104_TLF_FIFO_blk[2] = 1'b0;
    assign proc_104_input_sync_blk[2] = 1'b0;
    assign proc_104_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_104[2] = dl_detect_out ? proc_dep_vld_vec_104_reg[2] : (proc_104_data_FIFO_blk[2] | proc_104_data_PIPO_blk[2] | proc_104_start_FIFO_blk[2] | proc_104_TLF_FIFO_blk[2] | proc_104_input_sync_blk[2] | proc_104_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_104_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_104_reg <= proc_dep_vld_vec_104;
        end
    end
    assign in_chan_dep_vld_vec_104[0] = dep_chan_vld_62_104;
    assign in_chan_dep_data_vec_104[175 : 0] = dep_chan_data_62_104;
    assign token_in_vec_104[0] = token_62_104;
    assign in_chan_dep_vld_vec_104[1] = dep_chan_vld_103_104;
    assign in_chan_dep_data_vec_104[351 : 176] = dep_chan_data_103_104;
    assign token_in_vec_104[1] = token_103_104;
    assign in_chan_dep_vld_vec_104[2] = dep_chan_vld_105_104;
    assign in_chan_dep_data_vec_104[527 : 352] = dep_chan_data_105_104;
    assign token_in_vec_104[2] = token_105_104;
    assign dep_chan_vld_104_103 = out_chan_dep_vld_vec_104[0];
    assign dep_chan_data_104_103 = out_chan_dep_data_104;
    assign token_104_103 = token_out_vec_104[0];
    assign dep_chan_vld_104_105 = out_chan_dep_vld_vec_104[1];
    assign dep_chan_data_104_105 = out_chan_dep_data_104;
    assign token_104_105 = token_out_vec_104[1];
    assign dep_chan_vld_104_62 = out_chan_dep_vld_vec_104[2];
    assign dep_chan_data_104_62 = out_chan_dep_data_104;
    assign token_104_62 = token_out_vec_104[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 105, 3, 3) top_hls_deadlock_detect_unit_105 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_105),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_105),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_105),
        .token_in_vec(token_in_vec_105),
        .dl_detect_in(dl_detect_out),
        .origin(origin[105]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_105),
        .out_chan_dep_data(out_chan_dep_data_105),
        .token_out_vec(token_out_vec_105),
        .dl_detect_out(dl_in_vec[105]));

    assign proc_105_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_5_x0233_blk_n);
    assign proc_105_data_PIPO_blk[0] = 1'b0;
    assign proc_105_start_FIFO_blk[0] = 1'b0;
    assign proc_105_TLF_FIFO_blk[0] = 1'b0;
    assign proc_105_input_sync_blk[0] = 1'b0;
    assign proc_105_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_105[0] = dl_detect_out ? proc_dep_vld_vec_105_reg[0] : (proc_105_data_FIFO_blk[0] | proc_105_data_PIPO_blk[0] | proc_105_start_FIFO_blk[0] | proc_105_TLF_FIFO_blk[0] | proc_105_input_sync_blk[0] | proc_105_output_sync_blk[0]);
    assign proc_105_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_blk_n);
    assign proc_105_data_PIPO_blk[1] = 1'b0;
    assign proc_105_start_FIFO_blk[1] = 1'b0;
    assign proc_105_TLF_FIFO_blk[1] = 1'b0;
    assign proc_105_input_sync_blk[1] = 1'b0;
    assign proc_105_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_105[1] = dl_detect_out ? proc_dep_vld_vec_105_reg[1] : (proc_105_data_FIFO_blk[1] | proc_105_data_PIPO_blk[1] | proc_105_start_FIFO_blk[1] | proc_105_TLF_FIFO_blk[1] | proc_105_input_sync_blk[1] | proc_105_output_sync_blk[1]);
    assign proc_105_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_4_x0_U0.fifo_C_drain_PE_4_0_x0168_blk_n);
    assign proc_105_data_PIPO_blk[2] = 1'b0;
    assign proc_105_start_FIFO_blk[2] = 1'b0;
    assign proc_105_TLF_FIFO_blk[2] = 1'b0;
    assign proc_105_input_sync_blk[2] = 1'b0;
    assign proc_105_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_105[2] = dl_detect_out ? proc_dep_vld_vec_105_reg[2] : (proc_105_data_FIFO_blk[2] | proc_105_data_PIPO_blk[2] | proc_105_start_FIFO_blk[2] | proc_105_TLF_FIFO_blk[2] | proc_105_input_sync_blk[2] | proc_105_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_105_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_105_reg <= proc_dep_vld_vec_105;
        end
    end
    assign in_chan_dep_vld_vec_105[0] = dep_chan_vld_54_105;
    assign in_chan_dep_data_vec_105[175 : 0] = dep_chan_data_54_105;
    assign token_in_vec_105[0] = token_54_105;
    assign in_chan_dep_vld_vec_105[1] = dep_chan_vld_104_105;
    assign in_chan_dep_data_vec_105[351 : 176] = dep_chan_data_104_105;
    assign token_in_vec_105[1] = token_104_105;
    assign in_chan_dep_vld_vec_105[2] = dep_chan_vld_106_105;
    assign in_chan_dep_data_vec_105[527 : 352] = dep_chan_data_106_105;
    assign token_in_vec_105[2] = token_106_105;
    assign dep_chan_vld_105_104 = out_chan_dep_vld_vec_105[0];
    assign dep_chan_data_105_104 = out_chan_dep_data_105;
    assign token_105_104 = token_out_vec_105[0];
    assign dep_chan_vld_105_106 = out_chan_dep_vld_vec_105[1];
    assign dep_chan_data_105_106 = out_chan_dep_data_105;
    assign token_105_106 = token_out_vec_105[1];
    assign dep_chan_vld_105_54 = out_chan_dep_vld_vec_105[2];
    assign dep_chan_data_105_54 = out_chan_dep_data_105;
    assign token_105_54 = token_out_vec_105[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 106, 3, 3) top_hls_deadlock_detect_unit_106 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_106),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_106),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_106),
        .token_in_vec(token_in_vec_106),
        .dl_detect_in(dl_detect_out),
        .origin(origin[106]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_106),
        .out_chan_dep_data(out_chan_dep_data_106),
        .token_out_vec(token_out_vec_106),
        .dl_detect_out(dl_in_vec[106]));

    assign proc_106_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_4_x0232_blk_n);
    assign proc_106_data_PIPO_blk[0] = 1'b0;
    assign proc_106_start_FIFO_blk[0] = 1'b0;
    assign proc_106_TLF_FIFO_blk[0] = 1'b0;
    assign proc_106_input_sync_blk[0] = 1'b0;
    assign proc_106_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_106[0] = dl_detect_out ? proc_dep_vld_vec_106_reg[0] : (proc_106_data_FIFO_blk[0] | proc_106_data_PIPO_blk[0] | proc_106_start_FIFO_blk[0] | proc_106_TLF_FIFO_blk[0] | proc_106_input_sync_blk[0] | proc_106_output_sync_blk[0]);
    assign proc_106_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_blk_n);
    assign proc_106_data_PIPO_blk[1] = 1'b0;
    assign proc_106_start_FIFO_blk[1] = 1'b0;
    assign proc_106_TLF_FIFO_blk[1] = 1'b0;
    assign proc_106_input_sync_blk[1] = 1'b0;
    assign proc_106_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_106[1] = dl_detect_out ? proc_dep_vld_vec_106_reg[1] : (proc_106_data_FIFO_blk[1] | proc_106_data_PIPO_blk[1] | proc_106_start_FIFO_blk[1] | proc_106_TLF_FIFO_blk[1] | proc_106_input_sync_blk[1] | proc_106_output_sync_blk[1]);
    assign proc_106_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_3_x0_U0.fifo_C_drain_PE_3_0_x0167_blk_n);
    assign proc_106_data_PIPO_blk[2] = 1'b0;
    assign proc_106_start_FIFO_blk[2] = 1'b0;
    assign proc_106_TLF_FIFO_blk[2] = 1'b0;
    assign proc_106_input_sync_blk[2] = 1'b0;
    assign proc_106_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_106[2] = dl_detect_out ? proc_dep_vld_vec_106_reg[2] : (proc_106_data_FIFO_blk[2] | proc_106_data_PIPO_blk[2] | proc_106_start_FIFO_blk[2] | proc_106_TLF_FIFO_blk[2] | proc_106_input_sync_blk[2] | proc_106_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_106_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_106_reg <= proc_dep_vld_vec_106;
        end
    end
    assign in_chan_dep_vld_vec_106[0] = dep_chan_vld_46_106;
    assign in_chan_dep_data_vec_106[175 : 0] = dep_chan_data_46_106;
    assign token_in_vec_106[0] = token_46_106;
    assign in_chan_dep_vld_vec_106[1] = dep_chan_vld_105_106;
    assign in_chan_dep_data_vec_106[351 : 176] = dep_chan_data_105_106;
    assign token_in_vec_106[1] = token_105_106;
    assign in_chan_dep_vld_vec_106[2] = dep_chan_vld_107_106;
    assign in_chan_dep_data_vec_106[527 : 352] = dep_chan_data_107_106;
    assign token_in_vec_106[2] = token_107_106;
    assign dep_chan_vld_106_105 = out_chan_dep_vld_vec_106[0];
    assign dep_chan_data_106_105 = out_chan_dep_data_106;
    assign token_106_105 = token_out_vec_106[0];
    assign dep_chan_vld_106_107 = out_chan_dep_vld_vec_106[1];
    assign dep_chan_data_106_107 = out_chan_dep_data_106;
    assign token_106_107 = token_out_vec_106[1];
    assign dep_chan_vld_106_46 = out_chan_dep_vld_vec_106[2];
    assign dep_chan_data_106_46 = out_chan_dep_data_106;
    assign token_106_46 = token_out_vec_106[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 107, 3, 3) top_hls_deadlock_detect_unit_107 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_107),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_107),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_107),
        .token_in_vec(token_in_vec_107),
        .dl_detect_in(dl_detect_out),
        .origin(origin[107]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_107),
        .out_chan_dep_data(out_chan_dep_data_107),
        .token_out_vec(token_out_vec_107),
        .dl_detect_out(dl_in_vec[107]));

    assign proc_107_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_3_x0231_blk_n);
    assign proc_107_data_PIPO_blk[0] = 1'b0;
    assign proc_107_start_FIFO_blk[0] = 1'b0;
    assign proc_107_TLF_FIFO_blk[0] = 1'b0;
    assign proc_107_input_sync_blk[0] = 1'b0;
    assign proc_107_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_107[0] = dl_detect_out ? proc_dep_vld_vec_107_reg[0] : (proc_107_data_FIFO_blk[0] | proc_107_data_PIPO_blk[0] | proc_107_start_FIFO_blk[0] | proc_107_TLF_FIFO_blk[0] | proc_107_input_sync_blk[0] | proc_107_output_sync_blk[0]);
    assign proc_107_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_blk_n);
    assign proc_107_data_PIPO_blk[1] = 1'b0;
    assign proc_107_start_FIFO_blk[1] = 1'b0;
    assign proc_107_TLF_FIFO_blk[1] = 1'b0;
    assign proc_107_input_sync_blk[1] = 1'b0;
    assign proc_107_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_107[1] = dl_detect_out ? proc_dep_vld_vec_107_reg[1] : (proc_107_data_FIFO_blk[1] | proc_107_data_PIPO_blk[1] | proc_107_start_FIFO_blk[1] | proc_107_TLF_FIFO_blk[1] | proc_107_input_sync_blk[1] | proc_107_output_sync_blk[1]);
    assign proc_107_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_C_drain_PE_2_0_x0166_blk_n);
    assign proc_107_data_PIPO_blk[2] = 1'b0;
    assign proc_107_start_FIFO_blk[2] = 1'b0;
    assign proc_107_TLF_FIFO_blk[2] = 1'b0;
    assign proc_107_input_sync_blk[2] = 1'b0;
    assign proc_107_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_107[2] = dl_detect_out ? proc_dep_vld_vec_107_reg[2] : (proc_107_data_FIFO_blk[2] | proc_107_data_PIPO_blk[2] | proc_107_start_FIFO_blk[2] | proc_107_TLF_FIFO_blk[2] | proc_107_input_sync_blk[2] | proc_107_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_107_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_107_reg <= proc_dep_vld_vec_107;
        end
    end
    assign in_chan_dep_vld_vec_107[0] = dep_chan_vld_38_107;
    assign in_chan_dep_data_vec_107[175 : 0] = dep_chan_data_38_107;
    assign token_in_vec_107[0] = token_38_107;
    assign in_chan_dep_vld_vec_107[1] = dep_chan_vld_106_107;
    assign in_chan_dep_data_vec_107[351 : 176] = dep_chan_data_106_107;
    assign token_in_vec_107[1] = token_106_107;
    assign in_chan_dep_vld_vec_107[2] = dep_chan_vld_108_107;
    assign in_chan_dep_data_vec_107[527 : 352] = dep_chan_data_108_107;
    assign token_in_vec_107[2] = token_108_107;
    assign dep_chan_vld_107_106 = out_chan_dep_vld_vec_107[0];
    assign dep_chan_data_107_106 = out_chan_dep_data_107;
    assign token_107_106 = token_out_vec_107[0];
    assign dep_chan_vld_107_108 = out_chan_dep_vld_vec_107[1];
    assign dep_chan_data_107_108 = out_chan_dep_data_107;
    assign token_107_108 = token_out_vec_107[1];
    assign dep_chan_vld_107_38 = out_chan_dep_vld_vec_107[2];
    assign dep_chan_data_107_38 = out_chan_dep_data_107;
    assign token_107_38 = token_out_vec_107[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 108, 3, 3) top_hls_deadlock_detect_unit_108 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_108),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_108),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_108),
        .token_in_vec(token_in_vec_108),
        .dl_detect_in(dl_detect_out),
        .origin(origin[108]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_108),
        .out_chan_dep_data(out_chan_dep_data_108),
        .token_out_vec(token_out_vec_108),
        .dl_detect_out(dl_in_vec[108]));

    assign proc_108_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_2_x0230_blk_n);
    assign proc_108_data_PIPO_blk[0] = 1'b0;
    assign proc_108_start_FIFO_blk[0] = 1'b0;
    assign proc_108_TLF_FIFO_blk[0] = 1'b0;
    assign proc_108_input_sync_blk[0] = 1'b0;
    assign proc_108_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_108[0] = dl_detect_out ? proc_dep_vld_vec_108_reg[0] : (proc_108_data_FIFO_blk[0] | proc_108_data_PIPO_blk[0] | proc_108_start_FIFO_blk[0] | proc_108_TLF_FIFO_blk[0] | proc_108_input_sync_blk[0] | proc_108_output_sync_blk[0]);
    assign proc_108_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_blk_n);
    assign proc_108_data_PIPO_blk[1] = 1'b0;
    assign proc_108_start_FIFO_blk[1] = 1'b0;
    assign proc_108_TLF_FIFO_blk[1] = 1'b0;
    assign proc_108_input_sync_blk[1] = 1'b0;
    assign proc_108_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_108[1] = dl_detect_out ? proc_dep_vld_vec_108_reg[1] : (proc_108_data_FIFO_blk[1] | proc_108_data_PIPO_blk[1] | proc_108_start_FIFO_blk[1] | proc_108_TLF_FIFO_blk[1] | proc_108_input_sync_blk[1] | proc_108_output_sync_blk[1]);
    assign proc_108_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_C_drain_PE_1_0_x0165_blk_n);
    assign proc_108_data_PIPO_blk[2] = 1'b0;
    assign proc_108_start_FIFO_blk[2] = 1'b0;
    assign proc_108_TLF_FIFO_blk[2] = 1'b0;
    assign proc_108_input_sync_blk[2] = 1'b0;
    assign proc_108_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_108[2] = dl_detect_out ? proc_dep_vld_vec_108_reg[2] : (proc_108_data_FIFO_blk[2] | proc_108_data_PIPO_blk[2] | proc_108_start_FIFO_blk[2] | proc_108_TLF_FIFO_blk[2] | proc_108_input_sync_blk[2] | proc_108_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_108_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_108_reg <= proc_dep_vld_vec_108;
        end
    end
    assign in_chan_dep_vld_vec_108[0] = dep_chan_vld_30_108;
    assign in_chan_dep_data_vec_108[175 : 0] = dep_chan_data_30_108;
    assign token_in_vec_108[0] = token_30_108;
    assign in_chan_dep_vld_vec_108[1] = dep_chan_vld_107_108;
    assign in_chan_dep_data_vec_108[351 : 176] = dep_chan_data_107_108;
    assign token_in_vec_108[1] = token_107_108;
    assign in_chan_dep_vld_vec_108[2] = dep_chan_vld_109_108;
    assign in_chan_dep_data_vec_108[527 : 352] = dep_chan_data_109_108;
    assign token_in_vec_108[2] = token_109_108;
    assign dep_chan_vld_108_107 = out_chan_dep_vld_vec_108[0];
    assign dep_chan_data_108_107 = out_chan_dep_data_108;
    assign token_108_107 = token_out_vec_108[0];
    assign dep_chan_vld_108_109 = out_chan_dep_vld_vec_108[1];
    assign dep_chan_data_108_109 = out_chan_dep_data_108;
    assign token_108_109 = token_out_vec_108[1];
    assign dep_chan_vld_108_30 = out_chan_dep_vld_vec_108[2];
    assign dep_chan_data_108_30 = out_chan_dep_data_108;
    assign token_108_30 = token_out_vec_108[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 109, 3, 3) top_hls_deadlock_detect_unit_109 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_109),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_109),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_109),
        .token_in_vec(token_in_vec_109),
        .dl_detect_in(dl_detect_out),
        .origin(origin[109]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_109),
        .out_chan_dep_data(out_chan_dep_data_109),
        .token_out_vec(token_out_vec_109),
        .dl_detect_out(dl_in_vec[109]));

    assign proc_109_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_1_x0229_blk_n);
    assign proc_109_data_PIPO_blk[0] = 1'b0;
    assign proc_109_start_FIFO_blk[0] = 1'b0;
    assign proc_109_TLF_FIFO_blk[0] = 1'b0;
    assign proc_109_input_sync_blk[0] = 1'b0;
    assign proc_109_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_109[0] = dl_detect_out ? proc_dep_vld_vec_109_reg[0] : (proc_109_data_FIFO_blk[0] | proc_109_data_PIPO_blk[0] | proc_109_start_FIFO_blk[0] | proc_109_TLF_FIFO_blk[0] | proc_109_input_sync_blk[0] | proc_109_output_sync_blk[0]);
    assign proc_109_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_blk_n);
    assign proc_109_data_PIPO_blk[1] = 1'b0;
    assign proc_109_start_FIFO_blk[1] = 1'b0;
    assign proc_109_TLF_FIFO_blk[1] = 1'b0;
    assign proc_109_input_sync_blk[1] = 1'b0;
    assign proc_109_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_109[1] = dl_detect_out ? proc_dep_vld_vec_109_reg[1] : (proc_109_data_FIFO_blk[1] | proc_109_data_PIPO_blk[1] | proc_109_start_FIFO_blk[1] | proc_109_TLF_FIFO_blk[1] | proc_109_input_sync_blk[1] | proc_109_output_sync_blk[1]);
    assign proc_109_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_C_drain_PE_0_0_x0164_blk_n);
    assign proc_109_data_PIPO_blk[2] = 1'b0;
    assign proc_109_start_FIFO_blk[2] = 1'b0;
    assign proc_109_TLF_FIFO_blk[2] = 1'b0;
    assign proc_109_input_sync_blk[2] = 1'b0;
    assign proc_109_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_109[2] = dl_detect_out ? proc_dep_vld_vec_109_reg[2] : (proc_109_data_FIFO_blk[2] | proc_109_data_PIPO_blk[2] | proc_109_start_FIFO_blk[2] | proc_109_TLF_FIFO_blk[2] | proc_109_input_sync_blk[2] | proc_109_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_109_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_109_reg <= proc_dep_vld_vec_109;
        end
    end
    assign in_chan_dep_vld_vec_109[0] = dep_chan_vld_22_109;
    assign in_chan_dep_data_vec_109[175 : 0] = dep_chan_data_22_109;
    assign token_in_vec_109[0] = token_22_109;
    assign in_chan_dep_vld_vec_109[1] = dep_chan_vld_108_109;
    assign in_chan_dep_data_vec_109[351 : 176] = dep_chan_data_108_109;
    assign token_in_vec_109[1] = token_108_109;
    assign in_chan_dep_vld_vec_109[2] = dep_chan_vld_173_109;
    assign in_chan_dep_data_vec_109[527 : 352] = dep_chan_data_173_109;
    assign token_in_vec_109[2] = token_173_109;
    assign dep_chan_vld_109_108 = out_chan_dep_vld_vec_109[0];
    assign dep_chan_data_109_108 = out_chan_dep_data_109;
    assign token_109_108 = token_out_vec_109[0];
    assign dep_chan_vld_109_173 = out_chan_dep_vld_vec_109[1];
    assign dep_chan_data_109_173 = out_chan_dep_data_109;
    assign token_109_173 = token_out_vec_109[1];
    assign dep_chan_vld_109_22 = out_chan_dep_vld_vec_109[2];
    assign dep_chan_data_109_22 = out_chan_dep_data_109;
    assign token_109_22 = token_out_vec_109[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 110, 2, 2) top_hls_deadlock_detect_unit_110 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_110),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_110),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_110),
        .token_in_vec(token_in_vec_110),
        .dl_detect_in(dl_detect_out),
        .origin(origin[110]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_110),
        .out_chan_dep_data(out_chan_dep_data_110),
        .token_out_vec(token_out_vec_110),
        .dl_detect_out(dl_in_vec[110]));

    assign proc_110_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_blk_n);
    assign proc_110_data_PIPO_blk[0] = 1'b0;
    assign proc_110_start_FIFO_blk[0] = 1'b0;
    assign proc_110_TLF_FIFO_blk[0] = 1'b0;
    assign proc_110_input_sync_blk[0] = 1'b0;
    assign proc_110_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_110[0] = dl_detect_out ? proc_dep_vld_vec_110_reg[0] : (proc_110_data_FIFO_blk[0] | proc_110_data_PIPO_blk[0] | proc_110_start_FIFO_blk[0] | proc_110_TLF_FIFO_blk[0] | proc_110_input_sync_blk[0] | proc_110_output_sync_blk[0]);
    assign proc_110_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_1_x0_U0.fifo_C_drain_PE_7_1_x0179_blk_n);
    assign proc_110_data_PIPO_blk[1] = 1'b0;
    assign proc_110_start_FIFO_blk[1] = 1'b0;
    assign proc_110_TLF_FIFO_blk[1] = 1'b0;
    assign proc_110_input_sync_blk[1] = 1'b0;
    assign proc_110_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_110[1] = dl_detect_out ? proc_dep_vld_vec_110_reg[1] : (proc_110_data_FIFO_blk[1] | proc_110_data_PIPO_blk[1] | proc_110_start_FIFO_blk[1] | proc_110_TLF_FIFO_blk[1] | proc_110_input_sync_blk[1] | proc_110_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_110_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_110_reg <= proc_dep_vld_vec_110;
        end
    end
    assign in_chan_dep_vld_vec_110[0] = dep_chan_vld_79_110;
    assign in_chan_dep_data_vec_110[175 : 0] = dep_chan_data_79_110;
    assign token_in_vec_110[0] = token_79_110;
    assign in_chan_dep_vld_vec_110[1] = dep_chan_vld_111_110;
    assign in_chan_dep_data_vec_110[351 : 176] = dep_chan_data_111_110;
    assign token_in_vec_110[1] = token_111_110;
    assign dep_chan_vld_110_111 = out_chan_dep_vld_vec_110[0];
    assign dep_chan_data_110_111 = out_chan_dep_data_110;
    assign token_110_111 = token_out_vec_110[0];
    assign dep_chan_vld_110_79 = out_chan_dep_vld_vec_110[1];
    assign dep_chan_data_110_79 = out_chan_dep_data_110;
    assign token_110_79 = token_out_vec_110[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 111, 3, 3) top_hls_deadlock_detect_unit_111 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_111),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_111),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_111),
        .token_in_vec(token_in_vec_111),
        .dl_detect_in(dl_detect_out),
        .origin(origin[111]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_111),
        .out_chan_dep_data(out_chan_dep_data_111),
        .token_out_vec(token_out_vec_111),
        .dl_detect_out(dl_in_vec[111]));

    assign proc_111_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_7_x0243_blk_n);
    assign proc_111_data_PIPO_blk[0] = 1'b0;
    assign proc_111_start_FIFO_blk[0] = 1'b0;
    assign proc_111_TLF_FIFO_blk[0] = 1'b0;
    assign proc_111_input_sync_blk[0] = 1'b0;
    assign proc_111_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_111[0] = dl_detect_out ? proc_dep_vld_vec_111_reg[0] : (proc_111_data_FIFO_blk[0] | proc_111_data_PIPO_blk[0] | proc_111_start_FIFO_blk[0] | proc_111_TLF_FIFO_blk[0] | proc_111_input_sync_blk[0] | proc_111_output_sync_blk[0]);
    assign proc_111_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_blk_n);
    assign proc_111_data_PIPO_blk[1] = 1'b0;
    assign proc_111_start_FIFO_blk[1] = 1'b0;
    assign proc_111_TLF_FIFO_blk[1] = 1'b0;
    assign proc_111_input_sync_blk[1] = 1'b0;
    assign proc_111_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_111[1] = dl_detect_out ? proc_dep_vld_vec_111_reg[1] : (proc_111_data_FIFO_blk[1] | proc_111_data_PIPO_blk[1] | proc_111_start_FIFO_blk[1] | proc_111_TLF_FIFO_blk[1] | proc_111_input_sync_blk[1] | proc_111_output_sync_blk[1]);
    assign proc_111_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_6_x0_U0.fifo_C_drain_PE_6_1_x0178_blk_n);
    assign proc_111_data_PIPO_blk[2] = 1'b0;
    assign proc_111_start_FIFO_blk[2] = 1'b0;
    assign proc_111_TLF_FIFO_blk[2] = 1'b0;
    assign proc_111_input_sync_blk[2] = 1'b0;
    assign proc_111_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_111[2] = dl_detect_out ? proc_dep_vld_vec_111_reg[2] : (proc_111_data_FIFO_blk[2] | proc_111_data_PIPO_blk[2] | proc_111_start_FIFO_blk[2] | proc_111_TLF_FIFO_blk[2] | proc_111_input_sync_blk[2] | proc_111_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_111_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_111_reg <= proc_dep_vld_vec_111;
        end
    end
    assign in_chan_dep_vld_vec_111[0] = dep_chan_vld_71_111;
    assign in_chan_dep_data_vec_111[175 : 0] = dep_chan_data_71_111;
    assign token_in_vec_111[0] = token_71_111;
    assign in_chan_dep_vld_vec_111[1] = dep_chan_vld_110_111;
    assign in_chan_dep_data_vec_111[351 : 176] = dep_chan_data_110_111;
    assign token_in_vec_111[1] = token_110_111;
    assign in_chan_dep_vld_vec_111[2] = dep_chan_vld_112_111;
    assign in_chan_dep_data_vec_111[527 : 352] = dep_chan_data_112_111;
    assign token_in_vec_111[2] = token_112_111;
    assign dep_chan_vld_111_110 = out_chan_dep_vld_vec_111[0];
    assign dep_chan_data_111_110 = out_chan_dep_data_111;
    assign token_111_110 = token_out_vec_111[0];
    assign dep_chan_vld_111_112 = out_chan_dep_vld_vec_111[1];
    assign dep_chan_data_111_112 = out_chan_dep_data_111;
    assign token_111_112 = token_out_vec_111[1];
    assign dep_chan_vld_111_71 = out_chan_dep_vld_vec_111[2];
    assign dep_chan_data_111_71 = out_chan_dep_data_111;
    assign token_111_71 = token_out_vec_111[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 112, 3, 3) top_hls_deadlock_detect_unit_112 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_112),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_112),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_112),
        .token_in_vec(token_in_vec_112),
        .dl_detect_in(dl_detect_out),
        .origin(origin[112]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_112),
        .out_chan_dep_data(out_chan_dep_data_112),
        .token_out_vec(token_out_vec_112),
        .dl_detect_out(dl_in_vec[112]));

    assign proc_112_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_6_x0242_blk_n);
    assign proc_112_data_PIPO_blk[0] = 1'b0;
    assign proc_112_start_FIFO_blk[0] = 1'b0;
    assign proc_112_TLF_FIFO_blk[0] = 1'b0;
    assign proc_112_input_sync_blk[0] = 1'b0;
    assign proc_112_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_112[0] = dl_detect_out ? proc_dep_vld_vec_112_reg[0] : (proc_112_data_FIFO_blk[0] | proc_112_data_PIPO_blk[0] | proc_112_start_FIFO_blk[0] | proc_112_TLF_FIFO_blk[0] | proc_112_input_sync_blk[0] | proc_112_output_sync_blk[0]);
    assign proc_112_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_blk_n);
    assign proc_112_data_PIPO_blk[1] = 1'b0;
    assign proc_112_start_FIFO_blk[1] = 1'b0;
    assign proc_112_TLF_FIFO_blk[1] = 1'b0;
    assign proc_112_input_sync_blk[1] = 1'b0;
    assign proc_112_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_112[1] = dl_detect_out ? proc_dep_vld_vec_112_reg[1] : (proc_112_data_FIFO_blk[1] | proc_112_data_PIPO_blk[1] | proc_112_start_FIFO_blk[1] | proc_112_TLF_FIFO_blk[1] | proc_112_input_sync_blk[1] | proc_112_output_sync_blk[1]);
    assign proc_112_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_5_x0_U0.fifo_C_drain_PE_5_1_x0177_blk_n);
    assign proc_112_data_PIPO_blk[2] = 1'b0;
    assign proc_112_start_FIFO_blk[2] = 1'b0;
    assign proc_112_TLF_FIFO_blk[2] = 1'b0;
    assign proc_112_input_sync_blk[2] = 1'b0;
    assign proc_112_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_112[2] = dl_detect_out ? proc_dep_vld_vec_112_reg[2] : (proc_112_data_FIFO_blk[2] | proc_112_data_PIPO_blk[2] | proc_112_start_FIFO_blk[2] | proc_112_TLF_FIFO_blk[2] | proc_112_input_sync_blk[2] | proc_112_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_112_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_112_reg <= proc_dep_vld_vec_112;
        end
    end
    assign in_chan_dep_vld_vec_112[0] = dep_chan_vld_63_112;
    assign in_chan_dep_data_vec_112[175 : 0] = dep_chan_data_63_112;
    assign token_in_vec_112[0] = token_63_112;
    assign in_chan_dep_vld_vec_112[1] = dep_chan_vld_111_112;
    assign in_chan_dep_data_vec_112[351 : 176] = dep_chan_data_111_112;
    assign token_in_vec_112[1] = token_111_112;
    assign in_chan_dep_vld_vec_112[2] = dep_chan_vld_113_112;
    assign in_chan_dep_data_vec_112[527 : 352] = dep_chan_data_113_112;
    assign token_in_vec_112[2] = token_113_112;
    assign dep_chan_vld_112_111 = out_chan_dep_vld_vec_112[0];
    assign dep_chan_data_112_111 = out_chan_dep_data_112;
    assign token_112_111 = token_out_vec_112[0];
    assign dep_chan_vld_112_113 = out_chan_dep_vld_vec_112[1];
    assign dep_chan_data_112_113 = out_chan_dep_data_112;
    assign token_112_113 = token_out_vec_112[1];
    assign dep_chan_vld_112_63 = out_chan_dep_vld_vec_112[2];
    assign dep_chan_data_112_63 = out_chan_dep_data_112;
    assign token_112_63 = token_out_vec_112[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 113, 3, 3) top_hls_deadlock_detect_unit_113 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_113),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_113),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_113),
        .token_in_vec(token_in_vec_113),
        .dl_detect_in(dl_detect_out),
        .origin(origin[113]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_113),
        .out_chan_dep_data(out_chan_dep_data_113),
        .token_out_vec(token_out_vec_113),
        .dl_detect_out(dl_in_vec[113]));

    assign proc_113_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_5_x0241_blk_n);
    assign proc_113_data_PIPO_blk[0] = 1'b0;
    assign proc_113_start_FIFO_blk[0] = 1'b0;
    assign proc_113_TLF_FIFO_blk[0] = 1'b0;
    assign proc_113_input_sync_blk[0] = 1'b0;
    assign proc_113_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_113[0] = dl_detect_out ? proc_dep_vld_vec_113_reg[0] : (proc_113_data_FIFO_blk[0] | proc_113_data_PIPO_blk[0] | proc_113_start_FIFO_blk[0] | proc_113_TLF_FIFO_blk[0] | proc_113_input_sync_blk[0] | proc_113_output_sync_blk[0]);
    assign proc_113_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_blk_n);
    assign proc_113_data_PIPO_blk[1] = 1'b0;
    assign proc_113_start_FIFO_blk[1] = 1'b0;
    assign proc_113_TLF_FIFO_blk[1] = 1'b0;
    assign proc_113_input_sync_blk[1] = 1'b0;
    assign proc_113_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_113[1] = dl_detect_out ? proc_dep_vld_vec_113_reg[1] : (proc_113_data_FIFO_blk[1] | proc_113_data_PIPO_blk[1] | proc_113_start_FIFO_blk[1] | proc_113_TLF_FIFO_blk[1] | proc_113_input_sync_blk[1] | proc_113_output_sync_blk[1]);
    assign proc_113_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_4_x0_U0.fifo_C_drain_PE_4_1_x0176_blk_n);
    assign proc_113_data_PIPO_blk[2] = 1'b0;
    assign proc_113_start_FIFO_blk[2] = 1'b0;
    assign proc_113_TLF_FIFO_blk[2] = 1'b0;
    assign proc_113_input_sync_blk[2] = 1'b0;
    assign proc_113_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_113[2] = dl_detect_out ? proc_dep_vld_vec_113_reg[2] : (proc_113_data_FIFO_blk[2] | proc_113_data_PIPO_blk[2] | proc_113_start_FIFO_blk[2] | proc_113_TLF_FIFO_blk[2] | proc_113_input_sync_blk[2] | proc_113_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_113_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_113_reg <= proc_dep_vld_vec_113;
        end
    end
    assign in_chan_dep_vld_vec_113[0] = dep_chan_vld_55_113;
    assign in_chan_dep_data_vec_113[175 : 0] = dep_chan_data_55_113;
    assign token_in_vec_113[0] = token_55_113;
    assign in_chan_dep_vld_vec_113[1] = dep_chan_vld_112_113;
    assign in_chan_dep_data_vec_113[351 : 176] = dep_chan_data_112_113;
    assign token_in_vec_113[1] = token_112_113;
    assign in_chan_dep_vld_vec_113[2] = dep_chan_vld_114_113;
    assign in_chan_dep_data_vec_113[527 : 352] = dep_chan_data_114_113;
    assign token_in_vec_113[2] = token_114_113;
    assign dep_chan_vld_113_112 = out_chan_dep_vld_vec_113[0];
    assign dep_chan_data_113_112 = out_chan_dep_data_113;
    assign token_113_112 = token_out_vec_113[0];
    assign dep_chan_vld_113_114 = out_chan_dep_vld_vec_113[1];
    assign dep_chan_data_113_114 = out_chan_dep_data_113;
    assign token_113_114 = token_out_vec_113[1];
    assign dep_chan_vld_113_55 = out_chan_dep_vld_vec_113[2];
    assign dep_chan_data_113_55 = out_chan_dep_data_113;
    assign token_113_55 = token_out_vec_113[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 114, 3, 3) top_hls_deadlock_detect_unit_114 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_114),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_114),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_114),
        .token_in_vec(token_in_vec_114),
        .dl_detect_in(dl_detect_out),
        .origin(origin[114]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_114),
        .out_chan_dep_data(out_chan_dep_data_114),
        .token_out_vec(token_out_vec_114),
        .dl_detect_out(dl_in_vec[114]));

    assign proc_114_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_4_x0240_blk_n);
    assign proc_114_data_PIPO_blk[0] = 1'b0;
    assign proc_114_start_FIFO_blk[0] = 1'b0;
    assign proc_114_TLF_FIFO_blk[0] = 1'b0;
    assign proc_114_input_sync_blk[0] = 1'b0;
    assign proc_114_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_114[0] = dl_detect_out ? proc_dep_vld_vec_114_reg[0] : (proc_114_data_FIFO_blk[0] | proc_114_data_PIPO_blk[0] | proc_114_start_FIFO_blk[0] | proc_114_TLF_FIFO_blk[0] | proc_114_input_sync_blk[0] | proc_114_output_sync_blk[0]);
    assign proc_114_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_blk_n);
    assign proc_114_data_PIPO_blk[1] = 1'b0;
    assign proc_114_start_FIFO_blk[1] = 1'b0;
    assign proc_114_TLF_FIFO_blk[1] = 1'b0;
    assign proc_114_input_sync_blk[1] = 1'b0;
    assign proc_114_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_114[1] = dl_detect_out ? proc_dep_vld_vec_114_reg[1] : (proc_114_data_FIFO_blk[1] | proc_114_data_PIPO_blk[1] | proc_114_start_FIFO_blk[1] | proc_114_TLF_FIFO_blk[1] | proc_114_input_sync_blk[1] | proc_114_output_sync_blk[1]);
    assign proc_114_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_3_x0_U0.fifo_C_drain_PE_3_1_x0175_blk_n);
    assign proc_114_data_PIPO_blk[2] = 1'b0;
    assign proc_114_start_FIFO_blk[2] = 1'b0;
    assign proc_114_TLF_FIFO_blk[2] = 1'b0;
    assign proc_114_input_sync_blk[2] = 1'b0;
    assign proc_114_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_114[2] = dl_detect_out ? proc_dep_vld_vec_114_reg[2] : (proc_114_data_FIFO_blk[2] | proc_114_data_PIPO_blk[2] | proc_114_start_FIFO_blk[2] | proc_114_TLF_FIFO_blk[2] | proc_114_input_sync_blk[2] | proc_114_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_114_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_114_reg <= proc_dep_vld_vec_114;
        end
    end
    assign in_chan_dep_vld_vec_114[0] = dep_chan_vld_47_114;
    assign in_chan_dep_data_vec_114[175 : 0] = dep_chan_data_47_114;
    assign token_in_vec_114[0] = token_47_114;
    assign in_chan_dep_vld_vec_114[1] = dep_chan_vld_113_114;
    assign in_chan_dep_data_vec_114[351 : 176] = dep_chan_data_113_114;
    assign token_in_vec_114[1] = token_113_114;
    assign in_chan_dep_vld_vec_114[2] = dep_chan_vld_115_114;
    assign in_chan_dep_data_vec_114[527 : 352] = dep_chan_data_115_114;
    assign token_in_vec_114[2] = token_115_114;
    assign dep_chan_vld_114_113 = out_chan_dep_vld_vec_114[0];
    assign dep_chan_data_114_113 = out_chan_dep_data_114;
    assign token_114_113 = token_out_vec_114[0];
    assign dep_chan_vld_114_115 = out_chan_dep_vld_vec_114[1];
    assign dep_chan_data_114_115 = out_chan_dep_data_114;
    assign token_114_115 = token_out_vec_114[1];
    assign dep_chan_vld_114_47 = out_chan_dep_vld_vec_114[2];
    assign dep_chan_data_114_47 = out_chan_dep_data_114;
    assign token_114_47 = token_out_vec_114[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 115, 3, 3) top_hls_deadlock_detect_unit_115 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_115),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_115),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_115),
        .token_in_vec(token_in_vec_115),
        .dl_detect_in(dl_detect_out),
        .origin(origin[115]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_115),
        .out_chan_dep_data(out_chan_dep_data_115),
        .token_out_vec(token_out_vec_115),
        .dl_detect_out(dl_in_vec[115]));

    assign proc_115_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_3_x0239_blk_n);
    assign proc_115_data_PIPO_blk[0] = 1'b0;
    assign proc_115_start_FIFO_blk[0] = 1'b0;
    assign proc_115_TLF_FIFO_blk[0] = 1'b0;
    assign proc_115_input_sync_blk[0] = 1'b0;
    assign proc_115_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_115[0] = dl_detect_out ? proc_dep_vld_vec_115_reg[0] : (proc_115_data_FIFO_blk[0] | proc_115_data_PIPO_blk[0] | proc_115_start_FIFO_blk[0] | proc_115_TLF_FIFO_blk[0] | proc_115_input_sync_blk[0] | proc_115_output_sync_blk[0]);
    assign proc_115_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_blk_n);
    assign proc_115_data_PIPO_blk[1] = 1'b0;
    assign proc_115_start_FIFO_blk[1] = 1'b0;
    assign proc_115_TLF_FIFO_blk[1] = 1'b0;
    assign proc_115_input_sync_blk[1] = 1'b0;
    assign proc_115_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_115[1] = dl_detect_out ? proc_dep_vld_vec_115_reg[1] : (proc_115_data_FIFO_blk[1] | proc_115_data_PIPO_blk[1] | proc_115_start_FIFO_blk[1] | proc_115_TLF_FIFO_blk[1] | proc_115_input_sync_blk[1] | proc_115_output_sync_blk[1]);
    assign proc_115_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_C_drain_PE_2_1_x0174_blk_n);
    assign proc_115_data_PIPO_blk[2] = 1'b0;
    assign proc_115_start_FIFO_blk[2] = 1'b0;
    assign proc_115_TLF_FIFO_blk[2] = 1'b0;
    assign proc_115_input_sync_blk[2] = 1'b0;
    assign proc_115_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_115[2] = dl_detect_out ? proc_dep_vld_vec_115_reg[2] : (proc_115_data_FIFO_blk[2] | proc_115_data_PIPO_blk[2] | proc_115_start_FIFO_blk[2] | proc_115_TLF_FIFO_blk[2] | proc_115_input_sync_blk[2] | proc_115_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_115_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_115_reg <= proc_dep_vld_vec_115;
        end
    end
    assign in_chan_dep_vld_vec_115[0] = dep_chan_vld_39_115;
    assign in_chan_dep_data_vec_115[175 : 0] = dep_chan_data_39_115;
    assign token_in_vec_115[0] = token_39_115;
    assign in_chan_dep_vld_vec_115[1] = dep_chan_vld_114_115;
    assign in_chan_dep_data_vec_115[351 : 176] = dep_chan_data_114_115;
    assign token_in_vec_115[1] = token_114_115;
    assign in_chan_dep_vld_vec_115[2] = dep_chan_vld_116_115;
    assign in_chan_dep_data_vec_115[527 : 352] = dep_chan_data_116_115;
    assign token_in_vec_115[2] = token_116_115;
    assign dep_chan_vld_115_114 = out_chan_dep_vld_vec_115[0];
    assign dep_chan_data_115_114 = out_chan_dep_data_115;
    assign token_115_114 = token_out_vec_115[0];
    assign dep_chan_vld_115_116 = out_chan_dep_vld_vec_115[1];
    assign dep_chan_data_115_116 = out_chan_dep_data_115;
    assign token_115_116 = token_out_vec_115[1];
    assign dep_chan_vld_115_39 = out_chan_dep_vld_vec_115[2];
    assign dep_chan_data_115_39 = out_chan_dep_data_115;
    assign token_115_39 = token_out_vec_115[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 116, 3, 3) top_hls_deadlock_detect_unit_116 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_116),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_116),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_116),
        .token_in_vec(token_in_vec_116),
        .dl_detect_in(dl_detect_out),
        .origin(origin[116]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_116),
        .out_chan_dep_data(out_chan_dep_data_116),
        .token_out_vec(token_out_vec_116),
        .dl_detect_out(dl_in_vec[116]));

    assign proc_116_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_2_x0238_blk_n);
    assign proc_116_data_PIPO_blk[0] = 1'b0;
    assign proc_116_start_FIFO_blk[0] = 1'b0;
    assign proc_116_TLF_FIFO_blk[0] = 1'b0;
    assign proc_116_input_sync_blk[0] = 1'b0;
    assign proc_116_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_116[0] = dl_detect_out ? proc_dep_vld_vec_116_reg[0] : (proc_116_data_FIFO_blk[0] | proc_116_data_PIPO_blk[0] | proc_116_start_FIFO_blk[0] | proc_116_TLF_FIFO_blk[0] | proc_116_input_sync_blk[0] | proc_116_output_sync_blk[0]);
    assign proc_116_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_blk_n);
    assign proc_116_data_PIPO_blk[1] = 1'b0;
    assign proc_116_start_FIFO_blk[1] = 1'b0;
    assign proc_116_TLF_FIFO_blk[1] = 1'b0;
    assign proc_116_input_sync_blk[1] = 1'b0;
    assign proc_116_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_116[1] = dl_detect_out ? proc_dep_vld_vec_116_reg[1] : (proc_116_data_FIFO_blk[1] | proc_116_data_PIPO_blk[1] | proc_116_start_FIFO_blk[1] | proc_116_TLF_FIFO_blk[1] | proc_116_input_sync_blk[1] | proc_116_output_sync_blk[1]);
    assign proc_116_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_C_drain_PE_1_1_x0173_blk_n);
    assign proc_116_data_PIPO_blk[2] = 1'b0;
    assign proc_116_start_FIFO_blk[2] = 1'b0;
    assign proc_116_TLF_FIFO_blk[2] = 1'b0;
    assign proc_116_input_sync_blk[2] = 1'b0;
    assign proc_116_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_116[2] = dl_detect_out ? proc_dep_vld_vec_116_reg[2] : (proc_116_data_FIFO_blk[2] | proc_116_data_PIPO_blk[2] | proc_116_start_FIFO_blk[2] | proc_116_TLF_FIFO_blk[2] | proc_116_input_sync_blk[2] | proc_116_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_116_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_116_reg <= proc_dep_vld_vec_116;
        end
    end
    assign in_chan_dep_vld_vec_116[0] = dep_chan_vld_31_116;
    assign in_chan_dep_data_vec_116[175 : 0] = dep_chan_data_31_116;
    assign token_in_vec_116[0] = token_31_116;
    assign in_chan_dep_vld_vec_116[1] = dep_chan_vld_115_116;
    assign in_chan_dep_data_vec_116[351 : 176] = dep_chan_data_115_116;
    assign token_in_vec_116[1] = token_115_116;
    assign in_chan_dep_vld_vec_116[2] = dep_chan_vld_117_116;
    assign in_chan_dep_data_vec_116[527 : 352] = dep_chan_data_117_116;
    assign token_in_vec_116[2] = token_117_116;
    assign dep_chan_vld_116_115 = out_chan_dep_vld_vec_116[0];
    assign dep_chan_data_116_115 = out_chan_dep_data_116;
    assign token_116_115 = token_out_vec_116[0];
    assign dep_chan_vld_116_117 = out_chan_dep_vld_vec_116[1];
    assign dep_chan_data_116_117 = out_chan_dep_data_116;
    assign token_116_117 = token_out_vec_116[1];
    assign dep_chan_vld_116_31 = out_chan_dep_vld_vec_116[2];
    assign dep_chan_data_116_31 = out_chan_dep_data_116;
    assign token_116_31 = token_out_vec_116[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 117, 3, 3) top_hls_deadlock_detect_unit_117 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_117),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_117),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_117),
        .token_in_vec(token_in_vec_117),
        .dl_detect_in(dl_detect_out),
        .origin(origin[117]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_117),
        .out_chan_dep_data(out_chan_dep_data_117),
        .token_out_vec(token_out_vec_117),
        .dl_detect_out(dl_in_vec[117]));

    assign proc_117_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_1_x0237_blk_n);
    assign proc_117_data_PIPO_blk[0] = 1'b0;
    assign proc_117_start_FIFO_blk[0] = 1'b0;
    assign proc_117_TLF_FIFO_blk[0] = 1'b0;
    assign proc_117_input_sync_blk[0] = 1'b0;
    assign proc_117_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_117[0] = dl_detect_out ? proc_dep_vld_vec_117_reg[0] : (proc_117_data_FIFO_blk[0] | proc_117_data_PIPO_blk[0] | proc_117_start_FIFO_blk[0] | proc_117_TLF_FIFO_blk[0] | proc_117_input_sync_blk[0] | proc_117_output_sync_blk[0]);
    assign proc_117_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_blk_n);
    assign proc_117_data_PIPO_blk[1] = 1'b0;
    assign proc_117_start_FIFO_blk[1] = 1'b0;
    assign proc_117_TLF_FIFO_blk[1] = 1'b0;
    assign proc_117_input_sync_blk[1] = 1'b0;
    assign proc_117_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_117[1] = dl_detect_out ? proc_dep_vld_vec_117_reg[1] : (proc_117_data_FIFO_blk[1] | proc_117_data_PIPO_blk[1] | proc_117_start_FIFO_blk[1] | proc_117_TLF_FIFO_blk[1] | proc_117_input_sync_blk[1] | proc_117_output_sync_blk[1]);
    assign proc_117_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_C_drain_PE_0_1_x0172_blk_n);
    assign proc_117_data_PIPO_blk[2] = 1'b0;
    assign proc_117_start_FIFO_blk[2] = 1'b0;
    assign proc_117_TLF_FIFO_blk[2] = 1'b0;
    assign proc_117_input_sync_blk[2] = 1'b0;
    assign proc_117_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_117[2] = dl_detect_out ? proc_dep_vld_vec_117_reg[2] : (proc_117_data_FIFO_blk[2] | proc_117_data_PIPO_blk[2] | proc_117_start_FIFO_blk[2] | proc_117_TLF_FIFO_blk[2] | proc_117_input_sync_blk[2] | proc_117_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_117_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_117_reg <= proc_dep_vld_vec_117;
        end
    end
    assign in_chan_dep_vld_vec_117[0] = dep_chan_vld_23_117;
    assign in_chan_dep_data_vec_117[175 : 0] = dep_chan_data_23_117;
    assign token_in_vec_117[0] = token_23_117;
    assign in_chan_dep_vld_vec_117[1] = dep_chan_vld_116_117;
    assign in_chan_dep_data_vec_117[351 : 176] = dep_chan_data_116_117;
    assign token_in_vec_117[1] = token_116_117;
    assign in_chan_dep_vld_vec_117[2] = dep_chan_vld_172_117;
    assign in_chan_dep_data_vec_117[527 : 352] = dep_chan_data_172_117;
    assign token_in_vec_117[2] = token_172_117;
    assign dep_chan_vld_117_116 = out_chan_dep_vld_vec_117[0];
    assign dep_chan_data_117_116 = out_chan_dep_data_117;
    assign token_117_116 = token_out_vec_117[0];
    assign dep_chan_vld_117_172 = out_chan_dep_vld_vec_117[1];
    assign dep_chan_data_117_172 = out_chan_dep_data_117;
    assign token_117_172 = token_out_vec_117[1];
    assign dep_chan_vld_117_23 = out_chan_dep_vld_vec_117[2];
    assign dep_chan_data_117_23 = out_chan_dep_data_117;
    assign token_117_23 = token_out_vec_117[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 118, 2, 2) top_hls_deadlock_detect_unit_118 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_118),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_118),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_118),
        .token_in_vec(token_in_vec_118),
        .dl_detect_in(dl_detect_out),
        .origin(origin[118]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_118),
        .out_chan_dep_data(out_chan_dep_data_118),
        .token_out_vec(token_out_vec_118),
        .dl_detect_out(dl_in_vec[118]));

    assign proc_118_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_blk_n);
    assign proc_118_data_PIPO_blk[0] = 1'b0;
    assign proc_118_start_FIFO_blk[0] = 1'b0;
    assign proc_118_TLF_FIFO_blk[0] = 1'b0;
    assign proc_118_input_sync_blk[0] = 1'b0;
    assign proc_118_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_118[0] = dl_detect_out ? proc_dep_vld_vec_118_reg[0] : (proc_118_data_FIFO_blk[0] | proc_118_data_PIPO_blk[0] | proc_118_start_FIFO_blk[0] | proc_118_TLF_FIFO_blk[0] | proc_118_input_sync_blk[0] | proc_118_output_sync_blk[0]);
    assign proc_118_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_2_x0_U0.fifo_C_drain_PE_7_2_x0187_blk_n);
    assign proc_118_data_PIPO_blk[1] = 1'b0;
    assign proc_118_start_FIFO_blk[1] = 1'b0;
    assign proc_118_TLF_FIFO_blk[1] = 1'b0;
    assign proc_118_input_sync_blk[1] = 1'b0;
    assign proc_118_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_118[1] = dl_detect_out ? proc_dep_vld_vec_118_reg[1] : (proc_118_data_FIFO_blk[1] | proc_118_data_PIPO_blk[1] | proc_118_start_FIFO_blk[1] | proc_118_TLF_FIFO_blk[1] | proc_118_input_sync_blk[1] | proc_118_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_118_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_118_reg <= proc_dep_vld_vec_118;
        end
    end
    assign in_chan_dep_vld_vec_118[0] = dep_chan_vld_80_118;
    assign in_chan_dep_data_vec_118[175 : 0] = dep_chan_data_80_118;
    assign token_in_vec_118[0] = token_80_118;
    assign in_chan_dep_vld_vec_118[1] = dep_chan_vld_119_118;
    assign in_chan_dep_data_vec_118[351 : 176] = dep_chan_data_119_118;
    assign token_in_vec_118[1] = token_119_118;
    assign dep_chan_vld_118_119 = out_chan_dep_vld_vec_118[0];
    assign dep_chan_data_118_119 = out_chan_dep_data_118;
    assign token_118_119 = token_out_vec_118[0];
    assign dep_chan_vld_118_80 = out_chan_dep_vld_vec_118[1];
    assign dep_chan_data_118_80 = out_chan_dep_data_118;
    assign token_118_80 = token_out_vec_118[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 119, 3, 3) top_hls_deadlock_detect_unit_119 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_119),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_119),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_119),
        .token_in_vec(token_in_vec_119),
        .dl_detect_in(dl_detect_out),
        .origin(origin[119]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_119),
        .out_chan_dep_data(out_chan_dep_data_119),
        .token_out_vec(token_out_vec_119),
        .dl_detect_out(dl_in_vec[119]));

    assign proc_119_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_7_x0251_blk_n);
    assign proc_119_data_PIPO_blk[0] = 1'b0;
    assign proc_119_start_FIFO_blk[0] = 1'b0;
    assign proc_119_TLF_FIFO_blk[0] = 1'b0;
    assign proc_119_input_sync_blk[0] = 1'b0;
    assign proc_119_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_119[0] = dl_detect_out ? proc_dep_vld_vec_119_reg[0] : (proc_119_data_FIFO_blk[0] | proc_119_data_PIPO_blk[0] | proc_119_start_FIFO_blk[0] | proc_119_TLF_FIFO_blk[0] | proc_119_input_sync_blk[0] | proc_119_output_sync_blk[0]);
    assign proc_119_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_blk_n);
    assign proc_119_data_PIPO_blk[1] = 1'b0;
    assign proc_119_start_FIFO_blk[1] = 1'b0;
    assign proc_119_TLF_FIFO_blk[1] = 1'b0;
    assign proc_119_input_sync_blk[1] = 1'b0;
    assign proc_119_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_119[1] = dl_detect_out ? proc_dep_vld_vec_119_reg[1] : (proc_119_data_FIFO_blk[1] | proc_119_data_PIPO_blk[1] | proc_119_start_FIFO_blk[1] | proc_119_TLF_FIFO_blk[1] | proc_119_input_sync_blk[1] | proc_119_output_sync_blk[1]);
    assign proc_119_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_6_x0_U0.fifo_C_drain_PE_6_2_x0186_blk_n);
    assign proc_119_data_PIPO_blk[2] = 1'b0;
    assign proc_119_start_FIFO_blk[2] = 1'b0;
    assign proc_119_TLF_FIFO_blk[2] = 1'b0;
    assign proc_119_input_sync_blk[2] = 1'b0;
    assign proc_119_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_119[2] = dl_detect_out ? proc_dep_vld_vec_119_reg[2] : (proc_119_data_FIFO_blk[2] | proc_119_data_PIPO_blk[2] | proc_119_start_FIFO_blk[2] | proc_119_TLF_FIFO_blk[2] | proc_119_input_sync_blk[2] | proc_119_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_119_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_119_reg <= proc_dep_vld_vec_119;
        end
    end
    assign in_chan_dep_vld_vec_119[0] = dep_chan_vld_72_119;
    assign in_chan_dep_data_vec_119[175 : 0] = dep_chan_data_72_119;
    assign token_in_vec_119[0] = token_72_119;
    assign in_chan_dep_vld_vec_119[1] = dep_chan_vld_118_119;
    assign in_chan_dep_data_vec_119[351 : 176] = dep_chan_data_118_119;
    assign token_in_vec_119[1] = token_118_119;
    assign in_chan_dep_vld_vec_119[2] = dep_chan_vld_120_119;
    assign in_chan_dep_data_vec_119[527 : 352] = dep_chan_data_120_119;
    assign token_in_vec_119[2] = token_120_119;
    assign dep_chan_vld_119_118 = out_chan_dep_vld_vec_119[0];
    assign dep_chan_data_119_118 = out_chan_dep_data_119;
    assign token_119_118 = token_out_vec_119[0];
    assign dep_chan_vld_119_120 = out_chan_dep_vld_vec_119[1];
    assign dep_chan_data_119_120 = out_chan_dep_data_119;
    assign token_119_120 = token_out_vec_119[1];
    assign dep_chan_vld_119_72 = out_chan_dep_vld_vec_119[2];
    assign dep_chan_data_119_72 = out_chan_dep_data_119;
    assign token_119_72 = token_out_vec_119[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 120, 3, 3) top_hls_deadlock_detect_unit_120 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_120),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_120),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_120),
        .token_in_vec(token_in_vec_120),
        .dl_detect_in(dl_detect_out),
        .origin(origin[120]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_120),
        .out_chan_dep_data(out_chan_dep_data_120),
        .token_out_vec(token_out_vec_120),
        .dl_detect_out(dl_in_vec[120]));

    assign proc_120_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_6_x0250_blk_n);
    assign proc_120_data_PIPO_blk[0] = 1'b0;
    assign proc_120_start_FIFO_blk[0] = 1'b0;
    assign proc_120_TLF_FIFO_blk[0] = 1'b0;
    assign proc_120_input_sync_blk[0] = 1'b0;
    assign proc_120_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_120[0] = dl_detect_out ? proc_dep_vld_vec_120_reg[0] : (proc_120_data_FIFO_blk[0] | proc_120_data_PIPO_blk[0] | proc_120_start_FIFO_blk[0] | proc_120_TLF_FIFO_blk[0] | proc_120_input_sync_blk[0] | proc_120_output_sync_blk[0]);
    assign proc_120_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_blk_n);
    assign proc_120_data_PIPO_blk[1] = 1'b0;
    assign proc_120_start_FIFO_blk[1] = 1'b0;
    assign proc_120_TLF_FIFO_blk[1] = 1'b0;
    assign proc_120_input_sync_blk[1] = 1'b0;
    assign proc_120_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_120[1] = dl_detect_out ? proc_dep_vld_vec_120_reg[1] : (proc_120_data_FIFO_blk[1] | proc_120_data_PIPO_blk[1] | proc_120_start_FIFO_blk[1] | proc_120_TLF_FIFO_blk[1] | proc_120_input_sync_blk[1] | proc_120_output_sync_blk[1]);
    assign proc_120_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_5_x0_U0.fifo_C_drain_PE_5_2_x0185_blk_n);
    assign proc_120_data_PIPO_blk[2] = 1'b0;
    assign proc_120_start_FIFO_blk[2] = 1'b0;
    assign proc_120_TLF_FIFO_blk[2] = 1'b0;
    assign proc_120_input_sync_blk[2] = 1'b0;
    assign proc_120_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_120[2] = dl_detect_out ? proc_dep_vld_vec_120_reg[2] : (proc_120_data_FIFO_blk[2] | proc_120_data_PIPO_blk[2] | proc_120_start_FIFO_blk[2] | proc_120_TLF_FIFO_blk[2] | proc_120_input_sync_blk[2] | proc_120_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_120_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_120_reg <= proc_dep_vld_vec_120;
        end
    end
    assign in_chan_dep_vld_vec_120[0] = dep_chan_vld_64_120;
    assign in_chan_dep_data_vec_120[175 : 0] = dep_chan_data_64_120;
    assign token_in_vec_120[0] = token_64_120;
    assign in_chan_dep_vld_vec_120[1] = dep_chan_vld_119_120;
    assign in_chan_dep_data_vec_120[351 : 176] = dep_chan_data_119_120;
    assign token_in_vec_120[1] = token_119_120;
    assign in_chan_dep_vld_vec_120[2] = dep_chan_vld_121_120;
    assign in_chan_dep_data_vec_120[527 : 352] = dep_chan_data_121_120;
    assign token_in_vec_120[2] = token_121_120;
    assign dep_chan_vld_120_119 = out_chan_dep_vld_vec_120[0];
    assign dep_chan_data_120_119 = out_chan_dep_data_120;
    assign token_120_119 = token_out_vec_120[0];
    assign dep_chan_vld_120_121 = out_chan_dep_vld_vec_120[1];
    assign dep_chan_data_120_121 = out_chan_dep_data_120;
    assign token_120_121 = token_out_vec_120[1];
    assign dep_chan_vld_120_64 = out_chan_dep_vld_vec_120[2];
    assign dep_chan_data_120_64 = out_chan_dep_data_120;
    assign token_120_64 = token_out_vec_120[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 121, 3, 3) top_hls_deadlock_detect_unit_121 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_121),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_121),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_121),
        .token_in_vec(token_in_vec_121),
        .dl_detect_in(dl_detect_out),
        .origin(origin[121]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_121),
        .out_chan_dep_data(out_chan_dep_data_121),
        .token_out_vec(token_out_vec_121),
        .dl_detect_out(dl_in_vec[121]));

    assign proc_121_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_5_x0249_blk_n);
    assign proc_121_data_PIPO_blk[0] = 1'b0;
    assign proc_121_start_FIFO_blk[0] = 1'b0;
    assign proc_121_TLF_FIFO_blk[0] = 1'b0;
    assign proc_121_input_sync_blk[0] = 1'b0;
    assign proc_121_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_121[0] = dl_detect_out ? proc_dep_vld_vec_121_reg[0] : (proc_121_data_FIFO_blk[0] | proc_121_data_PIPO_blk[0] | proc_121_start_FIFO_blk[0] | proc_121_TLF_FIFO_blk[0] | proc_121_input_sync_blk[0] | proc_121_output_sync_blk[0]);
    assign proc_121_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_blk_n);
    assign proc_121_data_PIPO_blk[1] = 1'b0;
    assign proc_121_start_FIFO_blk[1] = 1'b0;
    assign proc_121_TLF_FIFO_blk[1] = 1'b0;
    assign proc_121_input_sync_blk[1] = 1'b0;
    assign proc_121_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_121[1] = dl_detect_out ? proc_dep_vld_vec_121_reg[1] : (proc_121_data_FIFO_blk[1] | proc_121_data_PIPO_blk[1] | proc_121_start_FIFO_blk[1] | proc_121_TLF_FIFO_blk[1] | proc_121_input_sync_blk[1] | proc_121_output_sync_blk[1]);
    assign proc_121_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_4_x0_U0.fifo_C_drain_PE_4_2_x0184_blk_n);
    assign proc_121_data_PIPO_blk[2] = 1'b0;
    assign proc_121_start_FIFO_blk[2] = 1'b0;
    assign proc_121_TLF_FIFO_blk[2] = 1'b0;
    assign proc_121_input_sync_blk[2] = 1'b0;
    assign proc_121_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_121[2] = dl_detect_out ? proc_dep_vld_vec_121_reg[2] : (proc_121_data_FIFO_blk[2] | proc_121_data_PIPO_blk[2] | proc_121_start_FIFO_blk[2] | proc_121_TLF_FIFO_blk[2] | proc_121_input_sync_blk[2] | proc_121_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_121_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_121_reg <= proc_dep_vld_vec_121;
        end
    end
    assign in_chan_dep_vld_vec_121[0] = dep_chan_vld_56_121;
    assign in_chan_dep_data_vec_121[175 : 0] = dep_chan_data_56_121;
    assign token_in_vec_121[0] = token_56_121;
    assign in_chan_dep_vld_vec_121[1] = dep_chan_vld_120_121;
    assign in_chan_dep_data_vec_121[351 : 176] = dep_chan_data_120_121;
    assign token_in_vec_121[1] = token_120_121;
    assign in_chan_dep_vld_vec_121[2] = dep_chan_vld_122_121;
    assign in_chan_dep_data_vec_121[527 : 352] = dep_chan_data_122_121;
    assign token_in_vec_121[2] = token_122_121;
    assign dep_chan_vld_121_120 = out_chan_dep_vld_vec_121[0];
    assign dep_chan_data_121_120 = out_chan_dep_data_121;
    assign token_121_120 = token_out_vec_121[0];
    assign dep_chan_vld_121_122 = out_chan_dep_vld_vec_121[1];
    assign dep_chan_data_121_122 = out_chan_dep_data_121;
    assign token_121_122 = token_out_vec_121[1];
    assign dep_chan_vld_121_56 = out_chan_dep_vld_vec_121[2];
    assign dep_chan_data_121_56 = out_chan_dep_data_121;
    assign token_121_56 = token_out_vec_121[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 122, 3, 3) top_hls_deadlock_detect_unit_122 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_122),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_122),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_122),
        .token_in_vec(token_in_vec_122),
        .dl_detect_in(dl_detect_out),
        .origin(origin[122]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_122),
        .out_chan_dep_data(out_chan_dep_data_122),
        .token_out_vec(token_out_vec_122),
        .dl_detect_out(dl_in_vec[122]));

    assign proc_122_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_4_x0248_blk_n);
    assign proc_122_data_PIPO_blk[0] = 1'b0;
    assign proc_122_start_FIFO_blk[0] = 1'b0;
    assign proc_122_TLF_FIFO_blk[0] = 1'b0;
    assign proc_122_input_sync_blk[0] = 1'b0;
    assign proc_122_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_122[0] = dl_detect_out ? proc_dep_vld_vec_122_reg[0] : (proc_122_data_FIFO_blk[0] | proc_122_data_PIPO_blk[0] | proc_122_start_FIFO_blk[0] | proc_122_TLF_FIFO_blk[0] | proc_122_input_sync_blk[0] | proc_122_output_sync_blk[0]);
    assign proc_122_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_blk_n);
    assign proc_122_data_PIPO_blk[1] = 1'b0;
    assign proc_122_start_FIFO_blk[1] = 1'b0;
    assign proc_122_TLF_FIFO_blk[1] = 1'b0;
    assign proc_122_input_sync_blk[1] = 1'b0;
    assign proc_122_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_122[1] = dl_detect_out ? proc_dep_vld_vec_122_reg[1] : (proc_122_data_FIFO_blk[1] | proc_122_data_PIPO_blk[1] | proc_122_start_FIFO_blk[1] | proc_122_TLF_FIFO_blk[1] | proc_122_input_sync_blk[1] | proc_122_output_sync_blk[1]);
    assign proc_122_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_3_x0_U0.fifo_C_drain_PE_3_2_x0183_blk_n);
    assign proc_122_data_PIPO_blk[2] = 1'b0;
    assign proc_122_start_FIFO_blk[2] = 1'b0;
    assign proc_122_TLF_FIFO_blk[2] = 1'b0;
    assign proc_122_input_sync_blk[2] = 1'b0;
    assign proc_122_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_122[2] = dl_detect_out ? proc_dep_vld_vec_122_reg[2] : (proc_122_data_FIFO_blk[2] | proc_122_data_PIPO_blk[2] | proc_122_start_FIFO_blk[2] | proc_122_TLF_FIFO_blk[2] | proc_122_input_sync_blk[2] | proc_122_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_122_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_122_reg <= proc_dep_vld_vec_122;
        end
    end
    assign in_chan_dep_vld_vec_122[0] = dep_chan_vld_48_122;
    assign in_chan_dep_data_vec_122[175 : 0] = dep_chan_data_48_122;
    assign token_in_vec_122[0] = token_48_122;
    assign in_chan_dep_vld_vec_122[1] = dep_chan_vld_121_122;
    assign in_chan_dep_data_vec_122[351 : 176] = dep_chan_data_121_122;
    assign token_in_vec_122[1] = token_121_122;
    assign in_chan_dep_vld_vec_122[2] = dep_chan_vld_123_122;
    assign in_chan_dep_data_vec_122[527 : 352] = dep_chan_data_123_122;
    assign token_in_vec_122[2] = token_123_122;
    assign dep_chan_vld_122_121 = out_chan_dep_vld_vec_122[0];
    assign dep_chan_data_122_121 = out_chan_dep_data_122;
    assign token_122_121 = token_out_vec_122[0];
    assign dep_chan_vld_122_123 = out_chan_dep_vld_vec_122[1];
    assign dep_chan_data_122_123 = out_chan_dep_data_122;
    assign token_122_123 = token_out_vec_122[1];
    assign dep_chan_vld_122_48 = out_chan_dep_vld_vec_122[2];
    assign dep_chan_data_122_48 = out_chan_dep_data_122;
    assign token_122_48 = token_out_vec_122[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 123, 3, 3) top_hls_deadlock_detect_unit_123 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_123),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_123),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_123),
        .token_in_vec(token_in_vec_123),
        .dl_detect_in(dl_detect_out),
        .origin(origin[123]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_123),
        .out_chan_dep_data(out_chan_dep_data_123),
        .token_out_vec(token_out_vec_123),
        .dl_detect_out(dl_in_vec[123]));

    assign proc_123_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_3_x0247_blk_n);
    assign proc_123_data_PIPO_blk[0] = 1'b0;
    assign proc_123_start_FIFO_blk[0] = 1'b0;
    assign proc_123_TLF_FIFO_blk[0] = 1'b0;
    assign proc_123_input_sync_blk[0] = 1'b0;
    assign proc_123_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_123[0] = dl_detect_out ? proc_dep_vld_vec_123_reg[0] : (proc_123_data_FIFO_blk[0] | proc_123_data_PIPO_blk[0] | proc_123_start_FIFO_blk[0] | proc_123_TLF_FIFO_blk[0] | proc_123_input_sync_blk[0] | proc_123_output_sync_blk[0]);
    assign proc_123_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_blk_n);
    assign proc_123_data_PIPO_blk[1] = 1'b0;
    assign proc_123_start_FIFO_blk[1] = 1'b0;
    assign proc_123_TLF_FIFO_blk[1] = 1'b0;
    assign proc_123_input_sync_blk[1] = 1'b0;
    assign proc_123_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_123[1] = dl_detect_out ? proc_dep_vld_vec_123_reg[1] : (proc_123_data_FIFO_blk[1] | proc_123_data_PIPO_blk[1] | proc_123_start_FIFO_blk[1] | proc_123_TLF_FIFO_blk[1] | proc_123_input_sync_blk[1] | proc_123_output_sync_blk[1]);
    assign proc_123_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_C_drain_PE_2_2_x0182_blk_n);
    assign proc_123_data_PIPO_blk[2] = 1'b0;
    assign proc_123_start_FIFO_blk[2] = 1'b0;
    assign proc_123_TLF_FIFO_blk[2] = 1'b0;
    assign proc_123_input_sync_blk[2] = 1'b0;
    assign proc_123_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_123[2] = dl_detect_out ? proc_dep_vld_vec_123_reg[2] : (proc_123_data_FIFO_blk[2] | proc_123_data_PIPO_blk[2] | proc_123_start_FIFO_blk[2] | proc_123_TLF_FIFO_blk[2] | proc_123_input_sync_blk[2] | proc_123_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_123_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_123_reg <= proc_dep_vld_vec_123;
        end
    end
    assign in_chan_dep_vld_vec_123[0] = dep_chan_vld_40_123;
    assign in_chan_dep_data_vec_123[175 : 0] = dep_chan_data_40_123;
    assign token_in_vec_123[0] = token_40_123;
    assign in_chan_dep_vld_vec_123[1] = dep_chan_vld_122_123;
    assign in_chan_dep_data_vec_123[351 : 176] = dep_chan_data_122_123;
    assign token_in_vec_123[1] = token_122_123;
    assign in_chan_dep_vld_vec_123[2] = dep_chan_vld_124_123;
    assign in_chan_dep_data_vec_123[527 : 352] = dep_chan_data_124_123;
    assign token_in_vec_123[2] = token_124_123;
    assign dep_chan_vld_123_122 = out_chan_dep_vld_vec_123[0];
    assign dep_chan_data_123_122 = out_chan_dep_data_123;
    assign token_123_122 = token_out_vec_123[0];
    assign dep_chan_vld_123_124 = out_chan_dep_vld_vec_123[1];
    assign dep_chan_data_123_124 = out_chan_dep_data_123;
    assign token_123_124 = token_out_vec_123[1];
    assign dep_chan_vld_123_40 = out_chan_dep_vld_vec_123[2];
    assign dep_chan_data_123_40 = out_chan_dep_data_123;
    assign token_123_40 = token_out_vec_123[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 124, 3, 3) top_hls_deadlock_detect_unit_124 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_124),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_124),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_124),
        .token_in_vec(token_in_vec_124),
        .dl_detect_in(dl_detect_out),
        .origin(origin[124]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_124),
        .out_chan_dep_data(out_chan_dep_data_124),
        .token_out_vec(token_out_vec_124),
        .dl_detect_out(dl_in_vec[124]));

    assign proc_124_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_2_x0246_blk_n);
    assign proc_124_data_PIPO_blk[0] = 1'b0;
    assign proc_124_start_FIFO_blk[0] = 1'b0;
    assign proc_124_TLF_FIFO_blk[0] = 1'b0;
    assign proc_124_input_sync_blk[0] = 1'b0;
    assign proc_124_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_124[0] = dl_detect_out ? proc_dep_vld_vec_124_reg[0] : (proc_124_data_FIFO_blk[0] | proc_124_data_PIPO_blk[0] | proc_124_start_FIFO_blk[0] | proc_124_TLF_FIFO_blk[0] | proc_124_input_sync_blk[0] | proc_124_output_sync_blk[0]);
    assign proc_124_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_blk_n);
    assign proc_124_data_PIPO_blk[1] = 1'b0;
    assign proc_124_start_FIFO_blk[1] = 1'b0;
    assign proc_124_TLF_FIFO_blk[1] = 1'b0;
    assign proc_124_input_sync_blk[1] = 1'b0;
    assign proc_124_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_124[1] = dl_detect_out ? proc_dep_vld_vec_124_reg[1] : (proc_124_data_FIFO_blk[1] | proc_124_data_PIPO_blk[1] | proc_124_start_FIFO_blk[1] | proc_124_TLF_FIFO_blk[1] | proc_124_input_sync_blk[1] | proc_124_output_sync_blk[1]);
    assign proc_124_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_C_drain_PE_1_2_x0181_blk_n);
    assign proc_124_data_PIPO_blk[2] = 1'b0;
    assign proc_124_start_FIFO_blk[2] = 1'b0;
    assign proc_124_TLF_FIFO_blk[2] = 1'b0;
    assign proc_124_input_sync_blk[2] = 1'b0;
    assign proc_124_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_124[2] = dl_detect_out ? proc_dep_vld_vec_124_reg[2] : (proc_124_data_FIFO_blk[2] | proc_124_data_PIPO_blk[2] | proc_124_start_FIFO_blk[2] | proc_124_TLF_FIFO_blk[2] | proc_124_input_sync_blk[2] | proc_124_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_124_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_124_reg <= proc_dep_vld_vec_124;
        end
    end
    assign in_chan_dep_vld_vec_124[0] = dep_chan_vld_32_124;
    assign in_chan_dep_data_vec_124[175 : 0] = dep_chan_data_32_124;
    assign token_in_vec_124[0] = token_32_124;
    assign in_chan_dep_vld_vec_124[1] = dep_chan_vld_123_124;
    assign in_chan_dep_data_vec_124[351 : 176] = dep_chan_data_123_124;
    assign token_in_vec_124[1] = token_123_124;
    assign in_chan_dep_vld_vec_124[2] = dep_chan_vld_125_124;
    assign in_chan_dep_data_vec_124[527 : 352] = dep_chan_data_125_124;
    assign token_in_vec_124[2] = token_125_124;
    assign dep_chan_vld_124_123 = out_chan_dep_vld_vec_124[0];
    assign dep_chan_data_124_123 = out_chan_dep_data_124;
    assign token_124_123 = token_out_vec_124[0];
    assign dep_chan_vld_124_125 = out_chan_dep_vld_vec_124[1];
    assign dep_chan_data_124_125 = out_chan_dep_data_124;
    assign token_124_125 = token_out_vec_124[1];
    assign dep_chan_vld_124_32 = out_chan_dep_vld_vec_124[2];
    assign dep_chan_data_124_32 = out_chan_dep_data_124;
    assign token_124_32 = token_out_vec_124[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 125, 3, 3) top_hls_deadlock_detect_unit_125 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_125),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_125),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_125),
        .token_in_vec(token_in_vec_125),
        .dl_detect_in(dl_detect_out),
        .origin(origin[125]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_125),
        .out_chan_dep_data(out_chan_dep_data_125),
        .token_out_vec(token_out_vec_125),
        .dl_detect_out(dl_in_vec[125]));

    assign proc_125_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_1_x0245_blk_n);
    assign proc_125_data_PIPO_blk[0] = 1'b0;
    assign proc_125_start_FIFO_blk[0] = 1'b0;
    assign proc_125_TLF_FIFO_blk[0] = 1'b0;
    assign proc_125_input_sync_blk[0] = 1'b0;
    assign proc_125_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_125[0] = dl_detect_out ? proc_dep_vld_vec_125_reg[0] : (proc_125_data_FIFO_blk[0] | proc_125_data_PIPO_blk[0] | proc_125_start_FIFO_blk[0] | proc_125_TLF_FIFO_blk[0] | proc_125_input_sync_blk[0] | proc_125_output_sync_blk[0]);
    assign proc_125_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_blk_n);
    assign proc_125_data_PIPO_blk[1] = 1'b0;
    assign proc_125_start_FIFO_blk[1] = 1'b0;
    assign proc_125_TLF_FIFO_blk[1] = 1'b0;
    assign proc_125_input_sync_blk[1] = 1'b0;
    assign proc_125_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_125[1] = dl_detect_out ? proc_dep_vld_vec_125_reg[1] : (proc_125_data_FIFO_blk[1] | proc_125_data_PIPO_blk[1] | proc_125_start_FIFO_blk[1] | proc_125_TLF_FIFO_blk[1] | proc_125_input_sync_blk[1] | proc_125_output_sync_blk[1]);
    assign proc_125_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_C_drain_PE_0_2_x0180_blk_n);
    assign proc_125_data_PIPO_blk[2] = 1'b0;
    assign proc_125_start_FIFO_blk[2] = 1'b0;
    assign proc_125_TLF_FIFO_blk[2] = 1'b0;
    assign proc_125_input_sync_blk[2] = 1'b0;
    assign proc_125_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_125[2] = dl_detect_out ? proc_dep_vld_vec_125_reg[2] : (proc_125_data_FIFO_blk[2] | proc_125_data_PIPO_blk[2] | proc_125_start_FIFO_blk[2] | proc_125_TLF_FIFO_blk[2] | proc_125_input_sync_blk[2] | proc_125_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_125_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_125_reg <= proc_dep_vld_vec_125;
        end
    end
    assign in_chan_dep_vld_vec_125[0] = dep_chan_vld_24_125;
    assign in_chan_dep_data_vec_125[175 : 0] = dep_chan_data_24_125;
    assign token_in_vec_125[0] = token_24_125;
    assign in_chan_dep_vld_vec_125[1] = dep_chan_vld_124_125;
    assign in_chan_dep_data_vec_125[351 : 176] = dep_chan_data_124_125;
    assign token_in_vec_125[1] = token_124_125;
    assign in_chan_dep_vld_vec_125[2] = dep_chan_vld_171_125;
    assign in_chan_dep_data_vec_125[527 : 352] = dep_chan_data_171_125;
    assign token_in_vec_125[2] = token_171_125;
    assign dep_chan_vld_125_124 = out_chan_dep_vld_vec_125[0];
    assign dep_chan_data_125_124 = out_chan_dep_data_125;
    assign token_125_124 = token_out_vec_125[0];
    assign dep_chan_vld_125_171 = out_chan_dep_vld_vec_125[1];
    assign dep_chan_data_125_171 = out_chan_dep_data_125;
    assign token_125_171 = token_out_vec_125[1];
    assign dep_chan_vld_125_24 = out_chan_dep_vld_vec_125[2];
    assign dep_chan_data_125_24 = out_chan_dep_data_125;
    assign token_125_24 = token_out_vec_125[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 126, 2, 2) top_hls_deadlock_detect_unit_126 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_126),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_126),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_126),
        .token_in_vec(token_in_vec_126),
        .dl_detect_in(dl_detect_out),
        .origin(origin[126]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_126),
        .out_chan_dep_data(out_chan_dep_data_126),
        .token_out_vec(token_out_vec_126),
        .dl_detect_out(dl_in_vec[126]));

    assign proc_126_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_blk_n);
    assign proc_126_data_PIPO_blk[0] = 1'b0;
    assign proc_126_start_FIFO_blk[0] = 1'b0;
    assign proc_126_TLF_FIFO_blk[0] = 1'b0;
    assign proc_126_input_sync_blk[0] = 1'b0;
    assign proc_126_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_126[0] = dl_detect_out ? proc_dep_vld_vec_126_reg[0] : (proc_126_data_FIFO_blk[0] | proc_126_data_PIPO_blk[0] | proc_126_start_FIFO_blk[0] | proc_126_TLF_FIFO_blk[0] | proc_126_input_sync_blk[0] | proc_126_output_sync_blk[0]);
    assign proc_126_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_3_x0_U0.fifo_C_drain_PE_7_3_x0195_blk_n);
    assign proc_126_data_PIPO_blk[1] = 1'b0;
    assign proc_126_start_FIFO_blk[1] = 1'b0;
    assign proc_126_TLF_FIFO_blk[1] = 1'b0;
    assign proc_126_input_sync_blk[1] = 1'b0;
    assign proc_126_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_126[1] = dl_detect_out ? proc_dep_vld_vec_126_reg[1] : (proc_126_data_FIFO_blk[1] | proc_126_data_PIPO_blk[1] | proc_126_start_FIFO_blk[1] | proc_126_TLF_FIFO_blk[1] | proc_126_input_sync_blk[1] | proc_126_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_126_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_126_reg <= proc_dep_vld_vec_126;
        end
    end
    assign in_chan_dep_vld_vec_126[0] = dep_chan_vld_81_126;
    assign in_chan_dep_data_vec_126[175 : 0] = dep_chan_data_81_126;
    assign token_in_vec_126[0] = token_81_126;
    assign in_chan_dep_vld_vec_126[1] = dep_chan_vld_127_126;
    assign in_chan_dep_data_vec_126[351 : 176] = dep_chan_data_127_126;
    assign token_in_vec_126[1] = token_127_126;
    assign dep_chan_vld_126_127 = out_chan_dep_vld_vec_126[0];
    assign dep_chan_data_126_127 = out_chan_dep_data_126;
    assign token_126_127 = token_out_vec_126[0];
    assign dep_chan_vld_126_81 = out_chan_dep_vld_vec_126[1];
    assign dep_chan_data_126_81 = out_chan_dep_data_126;
    assign token_126_81 = token_out_vec_126[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 127, 3, 3) top_hls_deadlock_detect_unit_127 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_127),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_127),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_127),
        .token_in_vec(token_in_vec_127),
        .dl_detect_in(dl_detect_out),
        .origin(origin[127]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_127),
        .out_chan_dep_data(out_chan_dep_data_127),
        .token_out_vec(token_out_vec_127),
        .dl_detect_out(dl_in_vec[127]));

    assign proc_127_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_7_x0259_blk_n);
    assign proc_127_data_PIPO_blk[0] = 1'b0;
    assign proc_127_start_FIFO_blk[0] = 1'b0;
    assign proc_127_TLF_FIFO_blk[0] = 1'b0;
    assign proc_127_input_sync_blk[0] = 1'b0;
    assign proc_127_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_127[0] = dl_detect_out ? proc_dep_vld_vec_127_reg[0] : (proc_127_data_FIFO_blk[0] | proc_127_data_PIPO_blk[0] | proc_127_start_FIFO_blk[0] | proc_127_TLF_FIFO_blk[0] | proc_127_input_sync_blk[0] | proc_127_output_sync_blk[0]);
    assign proc_127_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_blk_n);
    assign proc_127_data_PIPO_blk[1] = 1'b0;
    assign proc_127_start_FIFO_blk[1] = 1'b0;
    assign proc_127_TLF_FIFO_blk[1] = 1'b0;
    assign proc_127_input_sync_blk[1] = 1'b0;
    assign proc_127_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_127[1] = dl_detect_out ? proc_dep_vld_vec_127_reg[1] : (proc_127_data_FIFO_blk[1] | proc_127_data_PIPO_blk[1] | proc_127_start_FIFO_blk[1] | proc_127_TLF_FIFO_blk[1] | proc_127_input_sync_blk[1] | proc_127_output_sync_blk[1]);
    assign proc_127_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_6_x0_U0.fifo_C_drain_PE_6_3_x0194_blk_n);
    assign proc_127_data_PIPO_blk[2] = 1'b0;
    assign proc_127_start_FIFO_blk[2] = 1'b0;
    assign proc_127_TLF_FIFO_blk[2] = 1'b0;
    assign proc_127_input_sync_blk[2] = 1'b0;
    assign proc_127_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_127[2] = dl_detect_out ? proc_dep_vld_vec_127_reg[2] : (proc_127_data_FIFO_blk[2] | proc_127_data_PIPO_blk[2] | proc_127_start_FIFO_blk[2] | proc_127_TLF_FIFO_blk[2] | proc_127_input_sync_blk[2] | proc_127_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_127_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_127_reg <= proc_dep_vld_vec_127;
        end
    end
    assign in_chan_dep_vld_vec_127[0] = dep_chan_vld_73_127;
    assign in_chan_dep_data_vec_127[175 : 0] = dep_chan_data_73_127;
    assign token_in_vec_127[0] = token_73_127;
    assign in_chan_dep_vld_vec_127[1] = dep_chan_vld_126_127;
    assign in_chan_dep_data_vec_127[351 : 176] = dep_chan_data_126_127;
    assign token_in_vec_127[1] = token_126_127;
    assign in_chan_dep_vld_vec_127[2] = dep_chan_vld_128_127;
    assign in_chan_dep_data_vec_127[527 : 352] = dep_chan_data_128_127;
    assign token_in_vec_127[2] = token_128_127;
    assign dep_chan_vld_127_126 = out_chan_dep_vld_vec_127[0];
    assign dep_chan_data_127_126 = out_chan_dep_data_127;
    assign token_127_126 = token_out_vec_127[0];
    assign dep_chan_vld_127_128 = out_chan_dep_vld_vec_127[1];
    assign dep_chan_data_127_128 = out_chan_dep_data_127;
    assign token_127_128 = token_out_vec_127[1];
    assign dep_chan_vld_127_73 = out_chan_dep_vld_vec_127[2];
    assign dep_chan_data_127_73 = out_chan_dep_data_127;
    assign token_127_73 = token_out_vec_127[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 128, 3, 3) top_hls_deadlock_detect_unit_128 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_128),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_128),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_128),
        .token_in_vec(token_in_vec_128),
        .dl_detect_in(dl_detect_out),
        .origin(origin[128]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_128),
        .out_chan_dep_data(out_chan_dep_data_128),
        .token_out_vec(token_out_vec_128),
        .dl_detect_out(dl_in_vec[128]));

    assign proc_128_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_6_x0258_blk_n);
    assign proc_128_data_PIPO_blk[0] = 1'b0;
    assign proc_128_start_FIFO_blk[0] = 1'b0;
    assign proc_128_TLF_FIFO_blk[0] = 1'b0;
    assign proc_128_input_sync_blk[0] = 1'b0;
    assign proc_128_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_128[0] = dl_detect_out ? proc_dep_vld_vec_128_reg[0] : (proc_128_data_FIFO_blk[0] | proc_128_data_PIPO_blk[0] | proc_128_start_FIFO_blk[0] | proc_128_TLF_FIFO_blk[0] | proc_128_input_sync_blk[0] | proc_128_output_sync_blk[0]);
    assign proc_128_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_blk_n);
    assign proc_128_data_PIPO_blk[1] = 1'b0;
    assign proc_128_start_FIFO_blk[1] = 1'b0;
    assign proc_128_TLF_FIFO_blk[1] = 1'b0;
    assign proc_128_input_sync_blk[1] = 1'b0;
    assign proc_128_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_128[1] = dl_detect_out ? proc_dep_vld_vec_128_reg[1] : (proc_128_data_FIFO_blk[1] | proc_128_data_PIPO_blk[1] | proc_128_start_FIFO_blk[1] | proc_128_TLF_FIFO_blk[1] | proc_128_input_sync_blk[1] | proc_128_output_sync_blk[1]);
    assign proc_128_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_5_x0_U0.fifo_C_drain_PE_5_3_x0193_blk_n);
    assign proc_128_data_PIPO_blk[2] = 1'b0;
    assign proc_128_start_FIFO_blk[2] = 1'b0;
    assign proc_128_TLF_FIFO_blk[2] = 1'b0;
    assign proc_128_input_sync_blk[2] = 1'b0;
    assign proc_128_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_128[2] = dl_detect_out ? proc_dep_vld_vec_128_reg[2] : (proc_128_data_FIFO_blk[2] | proc_128_data_PIPO_blk[2] | proc_128_start_FIFO_blk[2] | proc_128_TLF_FIFO_blk[2] | proc_128_input_sync_blk[2] | proc_128_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_128_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_128_reg <= proc_dep_vld_vec_128;
        end
    end
    assign in_chan_dep_vld_vec_128[0] = dep_chan_vld_65_128;
    assign in_chan_dep_data_vec_128[175 : 0] = dep_chan_data_65_128;
    assign token_in_vec_128[0] = token_65_128;
    assign in_chan_dep_vld_vec_128[1] = dep_chan_vld_127_128;
    assign in_chan_dep_data_vec_128[351 : 176] = dep_chan_data_127_128;
    assign token_in_vec_128[1] = token_127_128;
    assign in_chan_dep_vld_vec_128[2] = dep_chan_vld_129_128;
    assign in_chan_dep_data_vec_128[527 : 352] = dep_chan_data_129_128;
    assign token_in_vec_128[2] = token_129_128;
    assign dep_chan_vld_128_127 = out_chan_dep_vld_vec_128[0];
    assign dep_chan_data_128_127 = out_chan_dep_data_128;
    assign token_128_127 = token_out_vec_128[0];
    assign dep_chan_vld_128_129 = out_chan_dep_vld_vec_128[1];
    assign dep_chan_data_128_129 = out_chan_dep_data_128;
    assign token_128_129 = token_out_vec_128[1];
    assign dep_chan_vld_128_65 = out_chan_dep_vld_vec_128[2];
    assign dep_chan_data_128_65 = out_chan_dep_data_128;
    assign token_128_65 = token_out_vec_128[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 129, 3, 3) top_hls_deadlock_detect_unit_129 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_129),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_129),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_129),
        .token_in_vec(token_in_vec_129),
        .dl_detect_in(dl_detect_out),
        .origin(origin[129]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_129),
        .out_chan_dep_data(out_chan_dep_data_129),
        .token_out_vec(token_out_vec_129),
        .dl_detect_out(dl_in_vec[129]));

    assign proc_129_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_5_x0257_blk_n);
    assign proc_129_data_PIPO_blk[0] = 1'b0;
    assign proc_129_start_FIFO_blk[0] = 1'b0;
    assign proc_129_TLF_FIFO_blk[0] = 1'b0;
    assign proc_129_input_sync_blk[0] = 1'b0;
    assign proc_129_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_129[0] = dl_detect_out ? proc_dep_vld_vec_129_reg[0] : (proc_129_data_FIFO_blk[0] | proc_129_data_PIPO_blk[0] | proc_129_start_FIFO_blk[0] | proc_129_TLF_FIFO_blk[0] | proc_129_input_sync_blk[0] | proc_129_output_sync_blk[0]);
    assign proc_129_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_blk_n);
    assign proc_129_data_PIPO_blk[1] = 1'b0;
    assign proc_129_start_FIFO_blk[1] = 1'b0;
    assign proc_129_TLF_FIFO_blk[1] = 1'b0;
    assign proc_129_input_sync_blk[1] = 1'b0;
    assign proc_129_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_129[1] = dl_detect_out ? proc_dep_vld_vec_129_reg[1] : (proc_129_data_FIFO_blk[1] | proc_129_data_PIPO_blk[1] | proc_129_start_FIFO_blk[1] | proc_129_TLF_FIFO_blk[1] | proc_129_input_sync_blk[1] | proc_129_output_sync_blk[1]);
    assign proc_129_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_4_x0_U0.fifo_C_drain_PE_4_3_x0192_blk_n);
    assign proc_129_data_PIPO_blk[2] = 1'b0;
    assign proc_129_start_FIFO_blk[2] = 1'b0;
    assign proc_129_TLF_FIFO_blk[2] = 1'b0;
    assign proc_129_input_sync_blk[2] = 1'b0;
    assign proc_129_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_129[2] = dl_detect_out ? proc_dep_vld_vec_129_reg[2] : (proc_129_data_FIFO_blk[2] | proc_129_data_PIPO_blk[2] | proc_129_start_FIFO_blk[2] | proc_129_TLF_FIFO_blk[2] | proc_129_input_sync_blk[2] | proc_129_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_129_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_129_reg <= proc_dep_vld_vec_129;
        end
    end
    assign in_chan_dep_vld_vec_129[0] = dep_chan_vld_57_129;
    assign in_chan_dep_data_vec_129[175 : 0] = dep_chan_data_57_129;
    assign token_in_vec_129[0] = token_57_129;
    assign in_chan_dep_vld_vec_129[1] = dep_chan_vld_128_129;
    assign in_chan_dep_data_vec_129[351 : 176] = dep_chan_data_128_129;
    assign token_in_vec_129[1] = token_128_129;
    assign in_chan_dep_vld_vec_129[2] = dep_chan_vld_130_129;
    assign in_chan_dep_data_vec_129[527 : 352] = dep_chan_data_130_129;
    assign token_in_vec_129[2] = token_130_129;
    assign dep_chan_vld_129_128 = out_chan_dep_vld_vec_129[0];
    assign dep_chan_data_129_128 = out_chan_dep_data_129;
    assign token_129_128 = token_out_vec_129[0];
    assign dep_chan_vld_129_130 = out_chan_dep_vld_vec_129[1];
    assign dep_chan_data_129_130 = out_chan_dep_data_129;
    assign token_129_130 = token_out_vec_129[1];
    assign dep_chan_vld_129_57 = out_chan_dep_vld_vec_129[2];
    assign dep_chan_data_129_57 = out_chan_dep_data_129;
    assign token_129_57 = token_out_vec_129[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 130, 3, 3) top_hls_deadlock_detect_unit_130 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_130),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_130),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_130),
        .token_in_vec(token_in_vec_130),
        .dl_detect_in(dl_detect_out),
        .origin(origin[130]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_130),
        .out_chan_dep_data(out_chan_dep_data_130),
        .token_out_vec(token_out_vec_130),
        .dl_detect_out(dl_in_vec[130]));

    assign proc_130_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_4_x0256_blk_n);
    assign proc_130_data_PIPO_blk[0] = 1'b0;
    assign proc_130_start_FIFO_blk[0] = 1'b0;
    assign proc_130_TLF_FIFO_blk[0] = 1'b0;
    assign proc_130_input_sync_blk[0] = 1'b0;
    assign proc_130_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_130[0] = dl_detect_out ? proc_dep_vld_vec_130_reg[0] : (proc_130_data_FIFO_blk[0] | proc_130_data_PIPO_blk[0] | proc_130_start_FIFO_blk[0] | proc_130_TLF_FIFO_blk[0] | proc_130_input_sync_blk[0] | proc_130_output_sync_blk[0]);
    assign proc_130_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_blk_n);
    assign proc_130_data_PIPO_blk[1] = 1'b0;
    assign proc_130_start_FIFO_blk[1] = 1'b0;
    assign proc_130_TLF_FIFO_blk[1] = 1'b0;
    assign proc_130_input_sync_blk[1] = 1'b0;
    assign proc_130_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_130[1] = dl_detect_out ? proc_dep_vld_vec_130_reg[1] : (proc_130_data_FIFO_blk[1] | proc_130_data_PIPO_blk[1] | proc_130_start_FIFO_blk[1] | proc_130_TLF_FIFO_blk[1] | proc_130_input_sync_blk[1] | proc_130_output_sync_blk[1]);
    assign proc_130_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_3_x0_U0.fifo_C_drain_PE_3_3_x0191_blk_n);
    assign proc_130_data_PIPO_blk[2] = 1'b0;
    assign proc_130_start_FIFO_blk[2] = 1'b0;
    assign proc_130_TLF_FIFO_blk[2] = 1'b0;
    assign proc_130_input_sync_blk[2] = 1'b0;
    assign proc_130_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_130[2] = dl_detect_out ? proc_dep_vld_vec_130_reg[2] : (proc_130_data_FIFO_blk[2] | proc_130_data_PIPO_blk[2] | proc_130_start_FIFO_blk[2] | proc_130_TLF_FIFO_blk[2] | proc_130_input_sync_blk[2] | proc_130_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_130_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_130_reg <= proc_dep_vld_vec_130;
        end
    end
    assign in_chan_dep_vld_vec_130[0] = dep_chan_vld_49_130;
    assign in_chan_dep_data_vec_130[175 : 0] = dep_chan_data_49_130;
    assign token_in_vec_130[0] = token_49_130;
    assign in_chan_dep_vld_vec_130[1] = dep_chan_vld_129_130;
    assign in_chan_dep_data_vec_130[351 : 176] = dep_chan_data_129_130;
    assign token_in_vec_130[1] = token_129_130;
    assign in_chan_dep_vld_vec_130[2] = dep_chan_vld_131_130;
    assign in_chan_dep_data_vec_130[527 : 352] = dep_chan_data_131_130;
    assign token_in_vec_130[2] = token_131_130;
    assign dep_chan_vld_130_129 = out_chan_dep_vld_vec_130[0];
    assign dep_chan_data_130_129 = out_chan_dep_data_130;
    assign token_130_129 = token_out_vec_130[0];
    assign dep_chan_vld_130_131 = out_chan_dep_vld_vec_130[1];
    assign dep_chan_data_130_131 = out_chan_dep_data_130;
    assign token_130_131 = token_out_vec_130[1];
    assign dep_chan_vld_130_49 = out_chan_dep_vld_vec_130[2];
    assign dep_chan_data_130_49 = out_chan_dep_data_130;
    assign token_130_49 = token_out_vec_130[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 131, 3, 3) top_hls_deadlock_detect_unit_131 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_131),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_131),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_131),
        .token_in_vec(token_in_vec_131),
        .dl_detect_in(dl_detect_out),
        .origin(origin[131]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_131),
        .out_chan_dep_data(out_chan_dep_data_131),
        .token_out_vec(token_out_vec_131),
        .dl_detect_out(dl_in_vec[131]));

    assign proc_131_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_3_x0255_blk_n);
    assign proc_131_data_PIPO_blk[0] = 1'b0;
    assign proc_131_start_FIFO_blk[0] = 1'b0;
    assign proc_131_TLF_FIFO_blk[0] = 1'b0;
    assign proc_131_input_sync_blk[0] = 1'b0;
    assign proc_131_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_131[0] = dl_detect_out ? proc_dep_vld_vec_131_reg[0] : (proc_131_data_FIFO_blk[0] | proc_131_data_PIPO_blk[0] | proc_131_start_FIFO_blk[0] | proc_131_TLF_FIFO_blk[0] | proc_131_input_sync_blk[0] | proc_131_output_sync_blk[0]);
    assign proc_131_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_blk_n);
    assign proc_131_data_PIPO_blk[1] = 1'b0;
    assign proc_131_start_FIFO_blk[1] = 1'b0;
    assign proc_131_TLF_FIFO_blk[1] = 1'b0;
    assign proc_131_input_sync_blk[1] = 1'b0;
    assign proc_131_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_131[1] = dl_detect_out ? proc_dep_vld_vec_131_reg[1] : (proc_131_data_FIFO_blk[1] | proc_131_data_PIPO_blk[1] | proc_131_start_FIFO_blk[1] | proc_131_TLF_FIFO_blk[1] | proc_131_input_sync_blk[1] | proc_131_output_sync_blk[1]);
    assign proc_131_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_C_drain_PE_2_3_x0190_blk_n);
    assign proc_131_data_PIPO_blk[2] = 1'b0;
    assign proc_131_start_FIFO_blk[2] = 1'b0;
    assign proc_131_TLF_FIFO_blk[2] = 1'b0;
    assign proc_131_input_sync_blk[2] = 1'b0;
    assign proc_131_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_131[2] = dl_detect_out ? proc_dep_vld_vec_131_reg[2] : (proc_131_data_FIFO_blk[2] | proc_131_data_PIPO_blk[2] | proc_131_start_FIFO_blk[2] | proc_131_TLF_FIFO_blk[2] | proc_131_input_sync_blk[2] | proc_131_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_131_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_131_reg <= proc_dep_vld_vec_131;
        end
    end
    assign in_chan_dep_vld_vec_131[0] = dep_chan_vld_41_131;
    assign in_chan_dep_data_vec_131[175 : 0] = dep_chan_data_41_131;
    assign token_in_vec_131[0] = token_41_131;
    assign in_chan_dep_vld_vec_131[1] = dep_chan_vld_130_131;
    assign in_chan_dep_data_vec_131[351 : 176] = dep_chan_data_130_131;
    assign token_in_vec_131[1] = token_130_131;
    assign in_chan_dep_vld_vec_131[2] = dep_chan_vld_132_131;
    assign in_chan_dep_data_vec_131[527 : 352] = dep_chan_data_132_131;
    assign token_in_vec_131[2] = token_132_131;
    assign dep_chan_vld_131_130 = out_chan_dep_vld_vec_131[0];
    assign dep_chan_data_131_130 = out_chan_dep_data_131;
    assign token_131_130 = token_out_vec_131[0];
    assign dep_chan_vld_131_132 = out_chan_dep_vld_vec_131[1];
    assign dep_chan_data_131_132 = out_chan_dep_data_131;
    assign token_131_132 = token_out_vec_131[1];
    assign dep_chan_vld_131_41 = out_chan_dep_vld_vec_131[2];
    assign dep_chan_data_131_41 = out_chan_dep_data_131;
    assign token_131_41 = token_out_vec_131[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 132, 3, 3) top_hls_deadlock_detect_unit_132 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_132),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_132),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_132),
        .token_in_vec(token_in_vec_132),
        .dl_detect_in(dl_detect_out),
        .origin(origin[132]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_132),
        .out_chan_dep_data(out_chan_dep_data_132),
        .token_out_vec(token_out_vec_132),
        .dl_detect_out(dl_in_vec[132]));

    assign proc_132_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_2_x0254_blk_n);
    assign proc_132_data_PIPO_blk[0] = 1'b0;
    assign proc_132_start_FIFO_blk[0] = 1'b0;
    assign proc_132_TLF_FIFO_blk[0] = 1'b0;
    assign proc_132_input_sync_blk[0] = 1'b0;
    assign proc_132_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_132[0] = dl_detect_out ? proc_dep_vld_vec_132_reg[0] : (proc_132_data_FIFO_blk[0] | proc_132_data_PIPO_blk[0] | proc_132_start_FIFO_blk[0] | proc_132_TLF_FIFO_blk[0] | proc_132_input_sync_blk[0] | proc_132_output_sync_blk[0]);
    assign proc_132_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_blk_n);
    assign proc_132_data_PIPO_blk[1] = 1'b0;
    assign proc_132_start_FIFO_blk[1] = 1'b0;
    assign proc_132_TLF_FIFO_blk[1] = 1'b0;
    assign proc_132_input_sync_blk[1] = 1'b0;
    assign proc_132_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_132[1] = dl_detect_out ? proc_dep_vld_vec_132_reg[1] : (proc_132_data_FIFO_blk[1] | proc_132_data_PIPO_blk[1] | proc_132_start_FIFO_blk[1] | proc_132_TLF_FIFO_blk[1] | proc_132_input_sync_blk[1] | proc_132_output_sync_blk[1]);
    assign proc_132_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_C_drain_PE_1_3_x0189_blk_n);
    assign proc_132_data_PIPO_blk[2] = 1'b0;
    assign proc_132_start_FIFO_blk[2] = 1'b0;
    assign proc_132_TLF_FIFO_blk[2] = 1'b0;
    assign proc_132_input_sync_blk[2] = 1'b0;
    assign proc_132_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_132[2] = dl_detect_out ? proc_dep_vld_vec_132_reg[2] : (proc_132_data_FIFO_blk[2] | proc_132_data_PIPO_blk[2] | proc_132_start_FIFO_blk[2] | proc_132_TLF_FIFO_blk[2] | proc_132_input_sync_blk[2] | proc_132_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_132_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_132_reg <= proc_dep_vld_vec_132;
        end
    end
    assign in_chan_dep_vld_vec_132[0] = dep_chan_vld_33_132;
    assign in_chan_dep_data_vec_132[175 : 0] = dep_chan_data_33_132;
    assign token_in_vec_132[0] = token_33_132;
    assign in_chan_dep_vld_vec_132[1] = dep_chan_vld_131_132;
    assign in_chan_dep_data_vec_132[351 : 176] = dep_chan_data_131_132;
    assign token_in_vec_132[1] = token_131_132;
    assign in_chan_dep_vld_vec_132[2] = dep_chan_vld_133_132;
    assign in_chan_dep_data_vec_132[527 : 352] = dep_chan_data_133_132;
    assign token_in_vec_132[2] = token_133_132;
    assign dep_chan_vld_132_131 = out_chan_dep_vld_vec_132[0];
    assign dep_chan_data_132_131 = out_chan_dep_data_132;
    assign token_132_131 = token_out_vec_132[0];
    assign dep_chan_vld_132_133 = out_chan_dep_vld_vec_132[1];
    assign dep_chan_data_132_133 = out_chan_dep_data_132;
    assign token_132_133 = token_out_vec_132[1];
    assign dep_chan_vld_132_33 = out_chan_dep_vld_vec_132[2];
    assign dep_chan_data_132_33 = out_chan_dep_data_132;
    assign token_132_33 = token_out_vec_132[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 133, 3, 3) top_hls_deadlock_detect_unit_133 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_133),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_133),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_133),
        .token_in_vec(token_in_vec_133),
        .dl_detect_in(dl_detect_out),
        .origin(origin[133]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_133),
        .out_chan_dep_data(out_chan_dep_data_133),
        .token_out_vec(token_out_vec_133),
        .dl_detect_out(dl_in_vec[133]));

    assign proc_133_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_1_x0253_blk_n);
    assign proc_133_data_PIPO_blk[0] = 1'b0;
    assign proc_133_start_FIFO_blk[0] = 1'b0;
    assign proc_133_TLF_FIFO_blk[0] = 1'b0;
    assign proc_133_input_sync_blk[0] = 1'b0;
    assign proc_133_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_133[0] = dl_detect_out ? proc_dep_vld_vec_133_reg[0] : (proc_133_data_FIFO_blk[0] | proc_133_data_PIPO_blk[0] | proc_133_start_FIFO_blk[0] | proc_133_TLF_FIFO_blk[0] | proc_133_input_sync_blk[0] | proc_133_output_sync_blk[0]);
    assign proc_133_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n);
    assign proc_133_data_PIPO_blk[1] = 1'b0;
    assign proc_133_start_FIFO_blk[1] = 1'b0;
    assign proc_133_TLF_FIFO_blk[1] = 1'b0;
    assign proc_133_input_sync_blk[1] = 1'b0;
    assign proc_133_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_133[1] = dl_detect_out ? proc_dep_vld_vec_133_reg[1] : (proc_133_data_FIFO_blk[1] | proc_133_data_PIPO_blk[1] | proc_133_start_FIFO_blk[1] | proc_133_TLF_FIFO_blk[1] | proc_133_input_sync_blk[1] | proc_133_output_sync_blk[1]);
    assign proc_133_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_C_drain_PE_0_3_x0188_blk_n);
    assign proc_133_data_PIPO_blk[2] = 1'b0;
    assign proc_133_start_FIFO_blk[2] = 1'b0;
    assign proc_133_TLF_FIFO_blk[2] = 1'b0;
    assign proc_133_input_sync_blk[2] = 1'b0;
    assign proc_133_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_133[2] = dl_detect_out ? proc_dep_vld_vec_133_reg[2] : (proc_133_data_FIFO_blk[2] | proc_133_data_PIPO_blk[2] | proc_133_start_FIFO_blk[2] | proc_133_TLF_FIFO_blk[2] | proc_133_input_sync_blk[2] | proc_133_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_133_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_133_reg <= proc_dep_vld_vec_133;
        end
    end
    assign in_chan_dep_vld_vec_133[0] = dep_chan_vld_25_133;
    assign in_chan_dep_data_vec_133[175 : 0] = dep_chan_data_25_133;
    assign token_in_vec_133[0] = token_25_133;
    assign in_chan_dep_vld_vec_133[1] = dep_chan_vld_132_133;
    assign in_chan_dep_data_vec_133[351 : 176] = dep_chan_data_132_133;
    assign token_in_vec_133[1] = token_132_133;
    assign in_chan_dep_vld_vec_133[2] = dep_chan_vld_170_133;
    assign in_chan_dep_data_vec_133[527 : 352] = dep_chan_data_170_133;
    assign token_in_vec_133[2] = token_170_133;
    assign dep_chan_vld_133_132 = out_chan_dep_vld_vec_133[0];
    assign dep_chan_data_133_132 = out_chan_dep_data_133;
    assign token_133_132 = token_out_vec_133[0];
    assign dep_chan_vld_133_170 = out_chan_dep_vld_vec_133[1];
    assign dep_chan_data_133_170 = out_chan_dep_data_133;
    assign token_133_170 = token_out_vec_133[1];
    assign dep_chan_vld_133_25 = out_chan_dep_vld_vec_133[2];
    assign dep_chan_data_133_25 = out_chan_dep_data_133;
    assign token_133_25 = token_out_vec_133[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 134, 2, 2) top_hls_deadlock_detect_unit_134 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_134),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_134),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_134),
        .token_in_vec(token_in_vec_134),
        .dl_detect_in(dl_detect_out),
        .origin(origin[134]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_134),
        .out_chan_dep_data(out_chan_dep_data_134),
        .token_out_vec(token_out_vec_134),
        .dl_detect_out(dl_in_vec[134]));

    assign proc_134_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_blk_n);
    assign proc_134_data_PIPO_blk[0] = 1'b0;
    assign proc_134_start_FIFO_blk[0] = 1'b0;
    assign proc_134_TLF_FIFO_blk[0] = 1'b0;
    assign proc_134_input_sync_blk[0] = 1'b0;
    assign proc_134_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_134[0] = dl_detect_out ? proc_dep_vld_vec_134_reg[0] : (proc_134_data_FIFO_blk[0] | proc_134_data_PIPO_blk[0] | proc_134_start_FIFO_blk[0] | proc_134_TLF_FIFO_blk[0] | proc_134_input_sync_blk[0] | proc_134_output_sync_blk[0]);
    assign proc_134_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_4_x0_U0.fifo_C_drain_PE_7_4_x0203_blk_n);
    assign proc_134_data_PIPO_blk[1] = 1'b0;
    assign proc_134_start_FIFO_blk[1] = 1'b0;
    assign proc_134_TLF_FIFO_blk[1] = 1'b0;
    assign proc_134_input_sync_blk[1] = 1'b0;
    assign proc_134_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_134[1] = dl_detect_out ? proc_dep_vld_vec_134_reg[1] : (proc_134_data_FIFO_blk[1] | proc_134_data_PIPO_blk[1] | proc_134_start_FIFO_blk[1] | proc_134_TLF_FIFO_blk[1] | proc_134_input_sync_blk[1] | proc_134_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_134_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_134_reg <= proc_dep_vld_vec_134;
        end
    end
    assign in_chan_dep_vld_vec_134[0] = dep_chan_vld_82_134;
    assign in_chan_dep_data_vec_134[175 : 0] = dep_chan_data_82_134;
    assign token_in_vec_134[0] = token_82_134;
    assign in_chan_dep_vld_vec_134[1] = dep_chan_vld_135_134;
    assign in_chan_dep_data_vec_134[351 : 176] = dep_chan_data_135_134;
    assign token_in_vec_134[1] = token_135_134;
    assign dep_chan_vld_134_135 = out_chan_dep_vld_vec_134[0];
    assign dep_chan_data_134_135 = out_chan_dep_data_134;
    assign token_134_135 = token_out_vec_134[0];
    assign dep_chan_vld_134_82 = out_chan_dep_vld_vec_134[1];
    assign dep_chan_data_134_82 = out_chan_dep_data_134;
    assign token_134_82 = token_out_vec_134[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 135, 3, 3) top_hls_deadlock_detect_unit_135 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_135),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_135),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_135),
        .token_in_vec(token_in_vec_135),
        .dl_detect_in(dl_detect_out),
        .origin(origin[135]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_135),
        .out_chan_dep_data(out_chan_dep_data_135),
        .token_out_vec(token_out_vec_135),
        .dl_detect_out(dl_in_vec[135]));

    assign proc_135_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_7_x0267_blk_n);
    assign proc_135_data_PIPO_blk[0] = 1'b0;
    assign proc_135_start_FIFO_blk[0] = 1'b0;
    assign proc_135_TLF_FIFO_blk[0] = 1'b0;
    assign proc_135_input_sync_blk[0] = 1'b0;
    assign proc_135_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_135[0] = dl_detect_out ? proc_dep_vld_vec_135_reg[0] : (proc_135_data_FIFO_blk[0] | proc_135_data_PIPO_blk[0] | proc_135_start_FIFO_blk[0] | proc_135_TLF_FIFO_blk[0] | proc_135_input_sync_blk[0] | proc_135_output_sync_blk[0]);
    assign proc_135_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_blk_n);
    assign proc_135_data_PIPO_blk[1] = 1'b0;
    assign proc_135_start_FIFO_blk[1] = 1'b0;
    assign proc_135_TLF_FIFO_blk[1] = 1'b0;
    assign proc_135_input_sync_blk[1] = 1'b0;
    assign proc_135_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_135[1] = dl_detect_out ? proc_dep_vld_vec_135_reg[1] : (proc_135_data_FIFO_blk[1] | proc_135_data_PIPO_blk[1] | proc_135_start_FIFO_blk[1] | proc_135_TLF_FIFO_blk[1] | proc_135_input_sync_blk[1] | proc_135_output_sync_blk[1]);
    assign proc_135_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_6_x0_U0.fifo_C_drain_PE_6_4_x0202_blk_n);
    assign proc_135_data_PIPO_blk[2] = 1'b0;
    assign proc_135_start_FIFO_blk[2] = 1'b0;
    assign proc_135_TLF_FIFO_blk[2] = 1'b0;
    assign proc_135_input_sync_blk[2] = 1'b0;
    assign proc_135_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_135[2] = dl_detect_out ? proc_dep_vld_vec_135_reg[2] : (proc_135_data_FIFO_blk[2] | proc_135_data_PIPO_blk[2] | proc_135_start_FIFO_blk[2] | proc_135_TLF_FIFO_blk[2] | proc_135_input_sync_blk[2] | proc_135_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_135_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_135_reg <= proc_dep_vld_vec_135;
        end
    end
    assign in_chan_dep_vld_vec_135[0] = dep_chan_vld_74_135;
    assign in_chan_dep_data_vec_135[175 : 0] = dep_chan_data_74_135;
    assign token_in_vec_135[0] = token_74_135;
    assign in_chan_dep_vld_vec_135[1] = dep_chan_vld_134_135;
    assign in_chan_dep_data_vec_135[351 : 176] = dep_chan_data_134_135;
    assign token_in_vec_135[1] = token_134_135;
    assign in_chan_dep_vld_vec_135[2] = dep_chan_vld_136_135;
    assign in_chan_dep_data_vec_135[527 : 352] = dep_chan_data_136_135;
    assign token_in_vec_135[2] = token_136_135;
    assign dep_chan_vld_135_134 = out_chan_dep_vld_vec_135[0];
    assign dep_chan_data_135_134 = out_chan_dep_data_135;
    assign token_135_134 = token_out_vec_135[0];
    assign dep_chan_vld_135_136 = out_chan_dep_vld_vec_135[1];
    assign dep_chan_data_135_136 = out_chan_dep_data_135;
    assign token_135_136 = token_out_vec_135[1];
    assign dep_chan_vld_135_74 = out_chan_dep_vld_vec_135[2];
    assign dep_chan_data_135_74 = out_chan_dep_data_135;
    assign token_135_74 = token_out_vec_135[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 136, 3, 3) top_hls_deadlock_detect_unit_136 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_136),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_136),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_136),
        .token_in_vec(token_in_vec_136),
        .dl_detect_in(dl_detect_out),
        .origin(origin[136]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_136),
        .out_chan_dep_data(out_chan_dep_data_136),
        .token_out_vec(token_out_vec_136),
        .dl_detect_out(dl_in_vec[136]));

    assign proc_136_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_6_x0266_blk_n);
    assign proc_136_data_PIPO_blk[0] = 1'b0;
    assign proc_136_start_FIFO_blk[0] = 1'b0;
    assign proc_136_TLF_FIFO_blk[0] = 1'b0;
    assign proc_136_input_sync_blk[0] = 1'b0;
    assign proc_136_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_136[0] = dl_detect_out ? proc_dep_vld_vec_136_reg[0] : (proc_136_data_FIFO_blk[0] | proc_136_data_PIPO_blk[0] | proc_136_start_FIFO_blk[0] | proc_136_TLF_FIFO_blk[0] | proc_136_input_sync_blk[0] | proc_136_output_sync_blk[0]);
    assign proc_136_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_blk_n);
    assign proc_136_data_PIPO_blk[1] = 1'b0;
    assign proc_136_start_FIFO_blk[1] = 1'b0;
    assign proc_136_TLF_FIFO_blk[1] = 1'b0;
    assign proc_136_input_sync_blk[1] = 1'b0;
    assign proc_136_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_136[1] = dl_detect_out ? proc_dep_vld_vec_136_reg[1] : (proc_136_data_FIFO_blk[1] | proc_136_data_PIPO_blk[1] | proc_136_start_FIFO_blk[1] | proc_136_TLF_FIFO_blk[1] | proc_136_input_sync_blk[1] | proc_136_output_sync_blk[1]);
    assign proc_136_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_5_x0_U0.fifo_C_drain_PE_5_4_x0201_blk_n);
    assign proc_136_data_PIPO_blk[2] = 1'b0;
    assign proc_136_start_FIFO_blk[2] = 1'b0;
    assign proc_136_TLF_FIFO_blk[2] = 1'b0;
    assign proc_136_input_sync_blk[2] = 1'b0;
    assign proc_136_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_136[2] = dl_detect_out ? proc_dep_vld_vec_136_reg[2] : (proc_136_data_FIFO_blk[2] | proc_136_data_PIPO_blk[2] | proc_136_start_FIFO_blk[2] | proc_136_TLF_FIFO_blk[2] | proc_136_input_sync_blk[2] | proc_136_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_136_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_136_reg <= proc_dep_vld_vec_136;
        end
    end
    assign in_chan_dep_vld_vec_136[0] = dep_chan_vld_66_136;
    assign in_chan_dep_data_vec_136[175 : 0] = dep_chan_data_66_136;
    assign token_in_vec_136[0] = token_66_136;
    assign in_chan_dep_vld_vec_136[1] = dep_chan_vld_135_136;
    assign in_chan_dep_data_vec_136[351 : 176] = dep_chan_data_135_136;
    assign token_in_vec_136[1] = token_135_136;
    assign in_chan_dep_vld_vec_136[2] = dep_chan_vld_137_136;
    assign in_chan_dep_data_vec_136[527 : 352] = dep_chan_data_137_136;
    assign token_in_vec_136[2] = token_137_136;
    assign dep_chan_vld_136_135 = out_chan_dep_vld_vec_136[0];
    assign dep_chan_data_136_135 = out_chan_dep_data_136;
    assign token_136_135 = token_out_vec_136[0];
    assign dep_chan_vld_136_137 = out_chan_dep_vld_vec_136[1];
    assign dep_chan_data_136_137 = out_chan_dep_data_136;
    assign token_136_137 = token_out_vec_136[1];
    assign dep_chan_vld_136_66 = out_chan_dep_vld_vec_136[2];
    assign dep_chan_data_136_66 = out_chan_dep_data_136;
    assign token_136_66 = token_out_vec_136[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 137, 3, 3) top_hls_deadlock_detect_unit_137 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_137),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_137),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_137),
        .token_in_vec(token_in_vec_137),
        .dl_detect_in(dl_detect_out),
        .origin(origin[137]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_137),
        .out_chan_dep_data(out_chan_dep_data_137),
        .token_out_vec(token_out_vec_137),
        .dl_detect_out(dl_in_vec[137]));

    assign proc_137_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_5_x0265_blk_n);
    assign proc_137_data_PIPO_blk[0] = 1'b0;
    assign proc_137_start_FIFO_blk[0] = 1'b0;
    assign proc_137_TLF_FIFO_blk[0] = 1'b0;
    assign proc_137_input_sync_blk[0] = 1'b0;
    assign proc_137_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_137[0] = dl_detect_out ? proc_dep_vld_vec_137_reg[0] : (proc_137_data_FIFO_blk[0] | proc_137_data_PIPO_blk[0] | proc_137_start_FIFO_blk[0] | proc_137_TLF_FIFO_blk[0] | proc_137_input_sync_blk[0] | proc_137_output_sync_blk[0]);
    assign proc_137_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_blk_n);
    assign proc_137_data_PIPO_blk[1] = 1'b0;
    assign proc_137_start_FIFO_blk[1] = 1'b0;
    assign proc_137_TLF_FIFO_blk[1] = 1'b0;
    assign proc_137_input_sync_blk[1] = 1'b0;
    assign proc_137_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_137[1] = dl_detect_out ? proc_dep_vld_vec_137_reg[1] : (proc_137_data_FIFO_blk[1] | proc_137_data_PIPO_blk[1] | proc_137_start_FIFO_blk[1] | proc_137_TLF_FIFO_blk[1] | proc_137_input_sync_blk[1] | proc_137_output_sync_blk[1]);
    assign proc_137_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_4_x0_U0.fifo_C_drain_PE_4_4_x0200_blk_n);
    assign proc_137_data_PIPO_blk[2] = 1'b0;
    assign proc_137_start_FIFO_blk[2] = 1'b0;
    assign proc_137_TLF_FIFO_blk[2] = 1'b0;
    assign proc_137_input_sync_blk[2] = 1'b0;
    assign proc_137_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_137[2] = dl_detect_out ? proc_dep_vld_vec_137_reg[2] : (proc_137_data_FIFO_blk[2] | proc_137_data_PIPO_blk[2] | proc_137_start_FIFO_blk[2] | proc_137_TLF_FIFO_blk[2] | proc_137_input_sync_blk[2] | proc_137_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_137_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_137_reg <= proc_dep_vld_vec_137;
        end
    end
    assign in_chan_dep_vld_vec_137[0] = dep_chan_vld_58_137;
    assign in_chan_dep_data_vec_137[175 : 0] = dep_chan_data_58_137;
    assign token_in_vec_137[0] = token_58_137;
    assign in_chan_dep_vld_vec_137[1] = dep_chan_vld_136_137;
    assign in_chan_dep_data_vec_137[351 : 176] = dep_chan_data_136_137;
    assign token_in_vec_137[1] = token_136_137;
    assign in_chan_dep_vld_vec_137[2] = dep_chan_vld_138_137;
    assign in_chan_dep_data_vec_137[527 : 352] = dep_chan_data_138_137;
    assign token_in_vec_137[2] = token_138_137;
    assign dep_chan_vld_137_136 = out_chan_dep_vld_vec_137[0];
    assign dep_chan_data_137_136 = out_chan_dep_data_137;
    assign token_137_136 = token_out_vec_137[0];
    assign dep_chan_vld_137_138 = out_chan_dep_vld_vec_137[1];
    assign dep_chan_data_137_138 = out_chan_dep_data_137;
    assign token_137_138 = token_out_vec_137[1];
    assign dep_chan_vld_137_58 = out_chan_dep_vld_vec_137[2];
    assign dep_chan_data_137_58 = out_chan_dep_data_137;
    assign token_137_58 = token_out_vec_137[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 138, 3, 3) top_hls_deadlock_detect_unit_138 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_138),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_138),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_138),
        .token_in_vec(token_in_vec_138),
        .dl_detect_in(dl_detect_out),
        .origin(origin[138]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_138),
        .out_chan_dep_data(out_chan_dep_data_138),
        .token_out_vec(token_out_vec_138),
        .dl_detect_out(dl_in_vec[138]));

    assign proc_138_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_4_x0264_blk_n);
    assign proc_138_data_PIPO_blk[0] = 1'b0;
    assign proc_138_start_FIFO_blk[0] = 1'b0;
    assign proc_138_TLF_FIFO_blk[0] = 1'b0;
    assign proc_138_input_sync_blk[0] = 1'b0;
    assign proc_138_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_138[0] = dl_detect_out ? proc_dep_vld_vec_138_reg[0] : (proc_138_data_FIFO_blk[0] | proc_138_data_PIPO_blk[0] | proc_138_start_FIFO_blk[0] | proc_138_TLF_FIFO_blk[0] | proc_138_input_sync_blk[0] | proc_138_output_sync_blk[0]);
    assign proc_138_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_blk_n);
    assign proc_138_data_PIPO_blk[1] = 1'b0;
    assign proc_138_start_FIFO_blk[1] = 1'b0;
    assign proc_138_TLF_FIFO_blk[1] = 1'b0;
    assign proc_138_input_sync_blk[1] = 1'b0;
    assign proc_138_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_138[1] = dl_detect_out ? proc_dep_vld_vec_138_reg[1] : (proc_138_data_FIFO_blk[1] | proc_138_data_PIPO_blk[1] | proc_138_start_FIFO_blk[1] | proc_138_TLF_FIFO_blk[1] | proc_138_input_sync_blk[1] | proc_138_output_sync_blk[1]);
    assign proc_138_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_3_x0_U0.fifo_C_drain_PE_3_4_x0199_blk_n);
    assign proc_138_data_PIPO_blk[2] = 1'b0;
    assign proc_138_start_FIFO_blk[2] = 1'b0;
    assign proc_138_TLF_FIFO_blk[2] = 1'b0;
    assign proc_138_input_sync_blk[2] = 1'b0;
    assign proc_138_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_138[2] = dl_detect_out ? proc_dep_vld_vec_138_reg[2] : (proc_138_data_FIFO_blk[2] | proc_138_data_PIPO_blk[2] | proc_138_start_FIFO_blk[2] | proc_138_TLF_FIFO_blk[2] | proc_138_input_sync_blk[2] | proc_138_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_138_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_138_reg <= proc_dep_vld_vec_138;
        end
    end
    assign in_chan_dep_vld_vec_138[0] = dep_chan_vld_50_138;
    assign in_chan_dep_data_vec_138[175 : 0] = dep_chan_data_50_138;
    assign token_in_vec_138[0] = token_50_138;
    assign in_chan_dep_vld_vec_138[1] = dep_chan_vld_137_138;
    assign in_chan_dep_data_vec_138[351 : 176] = dep_chan_data_137_138;
    assign token_in_vec_138[1] = token_137_138;
    assign in_chan_dep_vld_vec_138[2] = dep_chan_vld_139_138;
    assign in_chan_dep_data_vec_138[527 : 352] = dep_chan_data_139_138;
    assign token_in_vec_138[2] = token_139_138;
    assign dep_chan_vld_138_137 = out_chan_dep_vld_vec_138[0];
    assign dep_chan_data_138_137 = out_chan_dep_data_138;
    assign token_138_137 = token_out_vec_138[0];
    assign dep_chan_vld_138_139 = out_chan_dep_vld_vec_138[1];
    assign dep_chan_data_138_139 = out_chan_dep_data_138;
    assign token_138_139 = token_out_vec_138[1];
    assign dep_chan_vld_138_50 = out_chan_dep_vld_vec_138[2];
    assign dep_chan_data_138_50 = out_chan_dep_data_138;
    assign token_138_50 = token_out_vec_138[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 139, 3, 3) top_hls_deadlock_detect_unit_139 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_139),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_139),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_139),
        .token_in_vec(token_in_vec_139),
        .dl_detect_in(dl_detect_out),
        .origin(origin[139]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_139),
        .out_chan_dep_data(out_chan_dep_data_139),
        .token_out_vec(token_out_vec_139),
        .dl_detect_out(dl_in_vec[139]));

    assign proc_139_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_3_x0263_blk_n);
    assign proc_139_data_PIPO_blk[0] = 1'b0;
    assign proc_139_start_FIFO_blk[0] = 1'b0;
    assign proc_139_TLF_FIFO_blk[0] = 1'b0;
    assign proc_139_input_sync_blk[0] = 1'b0;
    assign proc_139_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_139[0] = dl_detect_out ? proc_dep_vld_vec_139_reg[0] : (proc_139_data_FIFO_blk[0] | proc_139_data_PIPO_blk[0] | proc_139_start_FIFO_blk[0] | proc_139_TLF_FIFO_blk[0] | proc_139_input_sync_blk[0] | proc_139_output_sync_blk[0]);
    assign proc_139_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_blk_n);
    assign proc_139_data_PIPO_blk[1] = 1'b0;
    assign proc_139_start_FIFO_blk[1] = 1'b0;
    assign proc_139_TLF_FIFO_blk[1] = 1'b0;
    assign proc_139_input_sync_blk[1] = 1'b0;
    assign proc_139_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_139[1] = dl_detect_out ? proc_dep_vld_vec_139_reg[1] : (proc_139_data_FIFO_blk[1] | proc_139_data_PIPO_blk[1] | proc_139_start_FIFO_blk[1] | proc_139_TLF_FIFO_blk[1] | proc_139_input_sync_blk[1] | proc_139_output_sync_blk[1]);
    assign proc_139_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_C_drain_PE_2_4_x0198_blk_n);
    assign proc_139_data_PIPO_blk[2] = 1'b0;
    assign proc_139_start_FIFO_blk[2] = 1'b0;
    assign proc_139_TLF_FIFO_blk[2] = 1'b0;
    assign proc_139_input_sync_blk[2] = 1'b0;
    assign proc_139_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_139[2] = dl_detect_out ? proc_dep_vld_vec_139_reg[2] : (proc_139_data_FIFO_blk[2] | proc_139_data_PIPO_blk[2] | proc_139_start_FIFO_blk[2] | proc_139_TLF_FIFO_blk[2] | proc_139_input_sync_blk[2] | proc_139_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_139_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_139_reg <= proc_dep_vld_vec_139;
        end
    end
    assign in_chan_dep_vld_vec_139[0] = dep_chan_vld_42_139;
    assign in_chan_dep_data_vec_139[175 : 0] = dep_chan_data_42_139;
    assign token_in_vec_139[0] = token_42_139;
    assign in_chan_dep_vld_vec_139[1] = dep_chan_vld_138_139;
    assign in_chan_dep_data_vec_139[351 : 176] = dep_chan_data_138_139;
    assign token_in_vec_139[1] = token_138_139;
    assign in_chan_dep_vld_vec_139[2] = dep_chan_vld_140_139;
    assign in_chan_dep_data_vec_139[527 : 352] = dep_chan_data_140_139;
    assign token_in_vec_139[2] = token_140_139;
    assign dep_chan_vld_139_138 = out_chan_dep_vld_vec_139[0];
    assign dep_chan_data_139_138 = out_chan_dep_data_139;
    assign token_139_138 = token_out_vec_139[0];
    assign dep_chan_vld_139_140 = out_chan_dep_vld_vec_139[1];
    assign dep_chan_data_139_140 = out_chan_dep_data_139;
    assign token_139_140 = token_out_vec_139[1];
    assign dep_chan_vld_139_42 = out_chan_dep_vld_vec_139[2];
    assign dep_chan_data_139_42 = out_chan_dep_data_139;
    assign token_139_42 = token_out_vec_139[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 140, 3, 3) top_hls_deadlock_detect_unit_140 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_140),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_140),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_140),
        .token_in_vec(token_in_vec_140),
        .dl_detect_in(dl_detect_out),
        .origin(origin[140]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_140),
        .out_chan_dep_data(out_chan_dep_data_140),
        .token_out_vec(token_out_vec_140),
        .dl_detect_out(dl_in_vec[140]));

    assign proc_140_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_2_x0262_blk_n);
    assign proc_140_data_PIPO_blk[0] = 1'b0;
    assign proc_140_start_FIFO_blk[0] = 1'b0;
    assign proc_140_TLF_FIFO_blk[0] = 1'b0;
    assign proc_140_input_sync_blk[0] = 1'b0;
    assign proc_140_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_140[0] = dl_detect_out ? proc_dep_vld_vec_140_reg[0] : (proc_140_data_FIFO_blk[0] | proc_140_data_PIPO_blk[0] | proc_140_start_FIFO_blk[0] | proc_140_TLF_FIFO_blk[0] | proc_140_input_sync_blk[0] | proc_140_output_sync_blk[0]);
    assign proc_140_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_blk_n);
    assign proc_140_data_PIPO_blk[1] = 1'b0;
    assign proc_140_start_FIFO_blk[1] = 1'b0;
    assign proc_140_TLF_FIFO_blk[1] = 1'b0;
    assign proc_140_input_sync_blk[1] = 1'b0;
    assign proc_140_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_140[1] = dl_detect_out ? proc_dep_vld_vec_140_reg[1] : (proc_140_data_FIFO_blk[1] | proc_140_data_PIPO_blk[1] | proc_140_start_FIFO_blk[1] | proc_140_TLF_FIFO_blk[1] | proc_140_input_sync_blk[1] | proc_140_output_sync_blk[1]);
    assign proc_140_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_C_drain_PE_1_4_x0197_blk_n);
    assign proc_140_data_PIPO_blk[2] = 1'b0;
    assign proc_140_start_FIFO_blk[2] = 1'b0;
    assign proc_140_TLF_FIFO_blk[2] = 1'b0;
    assign proc_140_input_sync_blk[2] = 1'b0;
    assign proc_140_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_140[2] = dl_detect_out ? proc_dep_vld_vec_140_reg[2] : (proc_140_data_FIFO_blk[2] | proc_140_data_PIPO_blk[2] | proc_140_start_FIFO_blk[2] | proc_140_TLF_FIFO_blk[2] | proc_140_input_sync_blk[2] | proc_140_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_140_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_140_reg <= proc_dep_vld_vec_140;
        end
    end
    assign in_chan_dep_vld_vec_140[0] = dep_chan_vld_34_140;
    assign in_chan_dep_data_vec_140[175 : 0] = dep_chan_data_34_140;
    assign token_in_vec_140[0] = token_34_140;
    assign in_chan_dep_vld_vec_140[1] = dep_chan_vld_139_140;
    assign in_chan_dep_data_vec_140[351 : 176] = dep_chan_data_139_140;
    assign token_in_vec_140[1] = token_139_140;
    assign in_chan_dep_vld_vec_140[2] = dep_chan_vld_141_140;
    assign in_chan_dep_data_vec_140[527 : 352] = dep_chan_data_141_140;
    assign token_in_vec_140[2] = token_141_140;
    assign dep_chan_vld_140_139 = out_chan_dep_vld_vec_140[0];
    assign dep_chan_data_140_139 = out_chan_dep_data_140;
    assign token_140_139 = token_out_vec_140[0];
    assign dep_chan_vld_140_141 = out_chan_dep_vld_vec_140[1];
    assign dep_chan_data_140_141 = out_chan_dep_data_140;
    assign token_140_141 = token_out_vec_140[1];
    assign dep_chan_vld_140_34 = out_chan_dep_vld_vec_140[2];
    assign dep_chan_data_140_34 = out_chan_dep_data_140;
    assign token_140_34 = token_out_vec_140[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 141, 3, 3) top_hls_deadlock_detect_unit_141 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_141),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_141),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_141),
        .token_in_vec(token_in_vec_141),
        .dl_detect_in(dl_detect_out),
        .origin(origin[141]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_141),
        .out_chan_dep_data(out_chan_dep_data_141),
        .token_out_vec(token_out_vec_141),
        .dl_detect_out(dl_in_vec[141]));

    assign proc_141_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_1_x0261_blk_n);
    assign proc_141_data_PIPO_blk[0] = 1'b0;
    assign proc_141_start_FIFO_blk[0] = 1'b0;
    assign proc_141_TLF_FIFO_blk[0] = 1'b0;
    assign proc_141_input_sync_blk[0] = 1'b0;
    assign proc_141_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_141[0] = dl_detect_out ? proc_dep_vld_vec_141_reg[0] : (proc_141_data_FIFO_blk[0] | proc_141_data_PIPO_blk[0] | proc_141_start_FIFO_blk[0] | proc_141_TLF_FIFO_blk[0] | proc_141_input_sync_blk[0] | proc_141_output_sync_blk[0]);
    assign proc_141_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_blk_n);
    assign proc_141_data_PIPO_blk[1] = 1'b0;
    assign proc_141_start_FIFO_blk[1] = 1'b0;
    assign proc_141_TLF_FIFO_blk[1] = 1'b0;
    assign proc_141_input_sync_blk[1] = 1'b0;
    assign proc_141_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_141[1] = dl_detect_out ? proc_dep_vld_vec_141_reg[1] : (proc_141_data_FIFO_blk[1] | proc_141_data_PIPO_blk[1] | proc_141_start_FIFO_blk[1] | proc_141_TLF_FIFO_blk[1] | proc_141_input_sync_blk[1] | proc_141_output_sync_blk[1]);
    assign proc_141_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_C_drain_PE_0_4_x0196_blk_n);
    assign proc_141_data_PIPO_blk[2] = 1'b0;
    assign proc_141_start_FIFO_blk[2] = 1'b0;
    assign proc_141_TLF_FIFO_blk[2] = 1'b0;
    assign proc_141_input_sync_blk[2] = 1'b0;
    assign proc_141_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_141[2] = dl_detect_out ? proc_dep_vld_vec_141_reg[2] : (proc_141_data_FIFO_blk[2] | proc_141_data_PIPO_blk[2] | proc_141_start_FIFO_blk[2] | proc_141_TLF_FIFO_blk[2] | proc_141_input_sync_blk[2] | proc_141_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_141_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_141_reg <= proc_dep_vld_vec_141;
        end
    end
    assign in_chan_dep_vld_vec_141[0] = dep_chan_vld_26_141;
    assign in_chan_dep_data_vec_141[175 : 0] = dep_chan_data_26_141;
    assign token_in_vec_141[0] = token_26_141;
    assign in_chan_dep_vld_vec_141[1] = dep_chan_vld_140_141;
    assign in_chan_dep_data_vec_141[351 : 176] = dep_chan_data_140_141;
    assign token_in_vec_141[1] = token_140_141;
    assign in_chan_dep_vld_vec_141[2] = dep_chan_vld_169_141;
    assign in_chan_dep_data_vec_141[527 : 352] = dep_chan_data_169_141;
    assign token_in_vec_141[2] = token_169_141;
    assign dep_chan_vld_141_140 = out_chan_dep_vld_vec_141[0];
    assign dep_chan_data_141_140 = out_chan_dep_data_141;
    assign token_141_140 = token_out_vec_141[0];
    assign dep_chan_vld_141_169 = out_chan_dep_vld_vec_141[1];
    assign dep_chan_data_141_169 = out_chan_dep_data_141;
    assign token_141_169 = token_out_vec_141[1];
    assign dep_chan_vld_141_26 = out_chan_dep_vld_vec_141[2];
    assign dep_chan_data_141_26 = out_chan_dep_data_141;
    assign token_141_26 = token_out_vec_141[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 142, 2, 2) top_hls_deadlock_detect_unit_142 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_142),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_142),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_142),
        .token_in_vec(token_in_vec_142),
        .dl_detect_in(dl_detect_out),
        .origin(origin[142]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_142),
        .out_chan_dep_data(out_chan_dep_data_142),
        .token_out_vec(token_out_vec_142),
        .dl_detect_out(dl_in_vec[142]));

    assign proc_142_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_blk_n);
    assign proc_142_data_PIPO_blk[0] = 1'b0;
    assign proc_142_start_FIFO_blk[0] = 1'b0;
    assign proc_142_TLF_FIFO_blk[0] = 1'b0;
    assign proc_142_input_sync_blk[0] = 1'b0;
    assign proc_142_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_142[0] = dl_detect_out ? proc_dep_vld_vec_142_reg[0] : (proc_142_data_FIFO_blk[0] | proc_142_data_PIPO_blk[0] | proc_142_start_FIFO_blk[0] | proc_142_TLF_FIFO_blk[0] | proc_142_input_sync_blk[0] | proc_142_output_sync_blk[0]);
    assign proc_142_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_5_x0_U0.fifo_C_drain_PE_7_5_x0211_blk_n);
    assign proc_142_data_PIPO_blk[1] = 1'b0;
    assign proc_142_start_FIFO_blk[1] = 1'b0;
    assign proc_142_TLF_FIFO_blk[1] = 1'b0;
    assign proc_142_input_sync_blk[1] = 1'b0;
    assign proc_142_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_142[1] = dl_detect_out ? proc_dep_vld_vec_142_reg[1] : (proc_142_data_FIFO_blk[1] | proc_142_data_PIPO_blk[1] | proc_142_start_FIFO_blk[1] | proc_142_TLF_FIFO_blk[1] | proc_142_input_sync_blk[1] | proc_142_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_142_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_142_reg <= proc_dep_vld_vec_142;
        end
    end
    assign in_chan_dep_vld_vec_142[0] = dep_chan_vld_83_142;
    assign in_chan_dep_data_vec_142[175 : 0] = dep_chan_data_83_142;
    assign token_in_vec_142[0] = token_83_142;
    assign in_chan_dep_vld_vec_142[1] = dep_chan_vld_143_142;
    assign in_chan_dep_data_vec_142[351 : 176] = dep_chan_data_143_142;
    assign token_in_vec_142[1] = token_143_142;
    assign dep_chan_vld_142_143 = out_chan_dep_vld_vec_142[0];
    assign dep_chan_data_142_143 = out_chan_dep_data_142;
    assign token_142_143 = token_out_vec_142[0];
    assign dep_chan_vld_142_83 = out_chan_dep_vld_vec_142[1];
    assign dep_chan_data_142_83 = out_chan_dep_data_142;
    assign token_142_83 = token_out_vec_142[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 143, 3, 3) top_hls_deadlock_detect_unit_143 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_143),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_143),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_143),
        .token_in_vec(token_in_vec_143),
        .dl_detect_in(dl_detect_out),
        .origin(origin[143]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_143),
        .out_chan_dep_data(out_chan_dep_data_143),
        .token_out_vec(token_out_vec_143),
        .dl_detect_out(dl_in_vec[143]));

    assign proc_143_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_7_x0275_blk_n);
    assign proc_143_data_PIPO_blk[0] = 1'b0;
    assign proc_143_start_FIFO_blk[0] = 1'b0;
    assign proc_143_TLF_FIFO_blk[0] = 1'b0;
    assign proc_143_input_sync_blk[0] = 1'b0;
    assign proc_143_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_143[0] = dl_detect_out ? proc_dep_vld_vec_143_reg[0] : (proc_143_data_FIFO_blk[0] | proc_143_data_PIPO_blk[0] | proc_143_start_FIFO_blk[0] | proc_143_TLF_FIFO_blk[0] | proc_143_input_sync_blk[0] | proc_143_output_sync_blk[0]);
    assign proc_143_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_blk_n);
    assign proc_143_data_PIPO_blk[1] = 1'b0;
    assign proc_143_start_FIFO_blk[1] = 1'b0;
    assign proc_143_TLF_FIFO_blk[1] = 1'b0;
    assign proc_143_input_sync_blk[1] = 1'b0;
    assign proc_143_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_143[1] = dl_detect_out ? proc_dep_vld_vec_143_reg[1] : (proc_143_data_FIFO_blk[1] | proc_143_data_PIPO_blk[1] | proc_143_start_FIFO_blk[1] | proc_143_TLF_FIFO_blk[1] | proc_143_input_sync_blk[1] | proc_143_output_sync_blk[1]);
    assign proc_143_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_6_x0_U0.fifo_C_drain_PE_6_5_x0210_blk_n);
    assign proc_143_data_PIPO_blk[2] = 1'b0;
    assign proc_143_start_FIFO_blk[2] = 1'b0;
    assign proc_143_TLF_FIFO_blk[2] = 1'b0;
    assign proc_143_input_sync_blk[2] = 1'b0;
    assign proc_143_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_143[2] = dl_detect_out ? proc_dep_vld_vec_143_reg[2] : (proc_143_data_FIFO_blk[2] | proc_143_data_PIPO_blk[2] | proc_143_start_FIFO_blk[2] | proc_143_TLF_FIFO_blk[2] | proc_143_input_sync_blk[2] | proc_143_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_143_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_143_reg <= proc_dep_vld_vec_143;
        end
    end
    assign in_chan_dep_vld_vec_143[0] = dep_chan_vld_75_143;
    assign in_chan_dep_data_vec_143[175 : 0] = dep_chan_data_75_143;
    assign token_in_vec_143[0] = token_75_143;
    assign in_chan_dep_vld_vec_143[1] = dep_chan_vld_142_143;
    assign in_chan_dep_data_vec_143[351 : 176] = dep_chan_data_142_143;
    assign token_in_vec_143[1] = token_142_143;
    assign in_chan_dep_vld_vec_143[2] = dep_chan_vld_144_143;
    assign in_chan_dep_data_vec_143[527 : 352] = dep_chan_data_144_143;
    assign token_in_vec_143[2] = token_144_143;
    assign dep_chan_vld_143_142 = out_chan_dep_vld_vec_143[0];
    assign dep_chan_data_143_142 = out_chan_dep_data_143;
    assign token_143_142 = token_out_vec_143[0];
    assign dep_chan_vld_143_144 = out_chan_dep_vld_vec_143[1];
    assign dep_chan_data_143_144 = out_chan_dep_data_143;
    assign token_143_144 = token_out_vec_143[1];
    assign dep_chan_vld_143_75 = out_chan_dep_vld_vec_143[2];
    assign dep_chan_data_143_75 = out_chan_dep_data_143;
    assign token_143_75 = token_out_vec_143[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 144, 3, 3) top_hls_deadlock_detect_unit_144 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_144),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_144),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_144),
        .token_in_vec(token_in_vec_144),
        .dl_detect_in(dl_detect_out),
        .origin(origin[144]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_144),
        .out_chan_dep_data(out_chan_dep_data_144),
        .token_out_vec(token_out_vec_144),
        .dl_detect_out(dl_in_vec[144]));

    assign proc_144_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_6_x0274_blk_n);
    assign proc_144_data_PIPO_blk[0] = 1'b0;
    assign proc_144_start_FIFO_blk[0] = 1'b0;
    assign proc_144_TLF_FIFO_blk[0] = 1'b0;
    assign proc_144_input_sync_blk[0] = 1'b0;
    assign proc_144_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_144[0] = dl_detect_out ? proc_dep_vld_vec_144_reg[0] : (proc_144_data_FIFO_blk[0] | proc_144_data_PIPO_blk[0] | proc_144_start_FIFO_blk[0] | proc_144_TLF_FIFO_blk[0] | proc_144_input_sync_blk[0] | proc_144_output_sync_blk[0]);
    assign proc_144_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_blk_n);
    assign proc_144_data_PIPO_blk[1] = 1'b0;
    assign proc_144_start_FIFO_blk[1] = 1'b0;
    assign proc_144_TLF_FIFO_blk[1] = 1'b0;
    assign proc_144_input_sync_blk[1] = 1'b0;
    assign proc_144_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_144[1] = dl_detect_out ? proc_dep_vld_vec_144_reg[1] : (proc_144_data_FIFO_blk[1] | proc_144_data_PIPO_blk[1] | proc_144_start_FIFO_blk[1] | proc_144_TLF_FIFO_blk[1] | proc_144_input_sync_blk[1] | proc_144_output_sync_blk[1]);
    assign proc_144_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_5_x0_U0.fifo_C_drain_PE_5_5_x0209_blk_n);
    assign proc_144_data_PIPO_blk[2] = 1'b0;
    assign proc_144_start_FIFO_blk[2] = 1'b0;
    assign proc_144_TLF_FIFO_blk[2] = 1'b0;
    assign proc_144_input_sync_blk[2] = 1'b0;
    assign proc_144_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_144[2] = dl_detect_out ? proc_dep_vld_vec_144_reg[2] : (proc_144_data_FIFO_blk[2] | proc_144_data_PIPO_blk[2] | proc_144_start_FIFO_blk[2] | proc_144_TLF_FIFO_blk[2] | proc_144_input_sync_blk[2] | proc_144_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_144_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_144_reg <= proc_dep_vld_vec_144;
        end
    end
    assign in_chan_dep_vld_vec_144[0] = dep_chan_vld_67_144;
    assign in_chan_dep_data_vec_144[175 : 0] = dep_chan_data_67_144;
    assign token_in_vec_144[0] = token_67_144;
    assign in_chan_dep_vld_vec_144[1] = dep_chan_vld_143_144;
    assign in_chan_dep_data_vec_144[351 : 176] = dep_chan_data_143_144;
    assign token_in_vec_144[1] = token_143_144;
    assign in_chan_dep_vld_vec_144[2] = dep_chan_vld_145_144;
    assign in_chan_dep_data_vec_144[527 : 352] = dep_chan_data_145_144;
    assign token_in_vec_144[2] = token_145_144;
    assign dep_chan_vld_144_143 = out_chan_dep_vld_vec_144[0];
    assign dep_chan_data_144_143 = out_chan_dep_data_144;
    assign token_144_143 = token_out_vec_144[0];
    assign dep_chan_vld_144_145 = out_chan_dep_vld_vec_144[1];
    assign dep_chan_data_144_145 = out_chan_dep_data_144;
    assign token_144_145 = token_out_vec_144[1];
    assign dep_chan_vld_144_67 = out_chan_dep_vld_vec_144[2];
    assign dep_chan_data_144_67 = out_chan_dep_data_144;
    assign token_144_67 = token_out_vec_144[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 145, 3, 3) top_hls_deadlock_detect_unit_145 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_145),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_145),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_145),
        .token_in_vec(token_in_vec_145),
        .dl_detect_in(dl_detect_out),
        .origin(origin[145]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_145),
        .out_chan_dep_data(out_chan_dep_data_145),
        .token_out_vec(token_out_vec_145),
        .dl_detect_out(dl_in_vec[145]));

    assign proc_145_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_5_x0273_blk_n);
    assign proc_145_data_PIPO_blk[0] = 1'b0;
    assign proc_145_start_FIFO_blk[0] = 1'b0;
    assign proc_145_TLF_FIFO_blk[0] = 1'b0;
    assign proc_145_input_sync_blk[0] = 1'b0;
    assign proc_145_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_145[0] = dl_detect_out ? proc_dep_vld_vec_145_reg[0] : (proc_145_data_FIFO_blk[0] | proc_145_data_PIPO_blk[0] | proc_145_start_FIFO_blk[0] | proc_145_TLF_FIFO_blk[0] | proc_145_input_sync_blk[0] | proc_145_output_sync_blk[0]);
    assign proc_145_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_blk_n);
    assign proc_145_data_PIPO_blk[1] = 1'b0;
    assign proc_145_start_FIFO_blk[1] = 1'b0;
    assign proc_145_TLF_FIFO_blk[1] = 1'b0;
    assign proc_145_input_sync_blk[1] = 1'b0;
    assign proc_145_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_145[1] = dl_detect_out ? proc_dep_vld_vec_145_reg[1] : (proc_145_data_FIFO_blk[1] | proc_145_data_PIPO_blk[1] | proc_145_start_FIFO_blk[1] | proc_145_TLF_FIFO_blk[1] | proc_145_input_sync_blk[1] | proc_145_output_sync_blk[1]);
    assign proc_145_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_4_x0_U0.fifo_C_drain_PE_4_5_x0208_blk_n);
    assign proc_145_data_PIPO_blk[2] = 1'b0;
    assign proc_145_start_FIFO_blk[2] = 1'b0;
    assign proc_145_TLF_FIFO_blk[2] = 1'b0;
    assign proc_145_input_sync_blk[2] = 1'b0;
    assign proc_145_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_145[2] = dl_detect_out ? proc_dep_vld_vec_145_reg[2] : (proc_145_data_FIFO_blk[2] | proc_145_data_PIPO_blk[2] | proc_145_start_FIFO_blk[2] | proc_145_TLF_FIFO_blk[2] | proc_145_input_sync_blk[2] | proc_145_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_145_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_145_reg <= proc_dep_vld_vec_145;
        end
    end
    assign in_chan_dep_vld_vec_145[0] = dep_chan_vld_59_145;
    assign in_chan_dep_data_vec_145[175 : 0] = dep_chan_data_59_145;
    assign token_in_vec_145[0] = token_59_145;
    assign in_chan_dep_vld_vec_145[1] = dep_chan_vld_144_145;
    assign in_chan_dep_data_vec_145[351 : 176] = dep_chan_data_144_145;
    assign token_in_vec_145[1] = token_144_145;
    assign in_chan_dep_vld_vec_145[2] = dep_chan_vld_146_145;
    assign in_chan_dep_data_vec_145[527 : 352] = dep_chan_data_146_145;
    assign token_in_vec_145[2] = token_146_145;
    assign dep_chan_vld_145_144 = out_chan_dep_vld_vec_145[0];
    assign dep_chan_data_145_144 = out_chan_dep_data_145;
    assign token_145_144 = token_out_vec_145[0];
    assign dep_chan_vld_145_146 = out_chan_dep_vld_vec_145[1];
    assign dep_chan_data_145_146 = out_chan_dep_data_145;
    assign token_145_146 = token_out_vec_145[1];
    assign dep_chan_vld_145_59 = out_chan_dep_vld_vec_145[2];
    assign dep_chan_data_145_59 = out_chan_dep_data_145;
    assign token_145_59 = token_out_vec_145[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 146, 3, 3) top_hls_deadlock_detect_unit_146 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_146),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_146),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_146),
        .token_in_vec(token_in_vec_146),
        .dl_detect_in(dl_detect_out),
        .origin(origin[146]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_146),
        .out_chan_dep_data(out_chan_dep_data_146),
        .token_out_vec(token_out_vec_146),
        .dl_detect_out(dl_in_vec[146]));

    assign proc_146_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_4_x0272_blk_n);
    assign proc_146_data_PIPO_blk[0] = 1'b0;
    assign proc_146_start_FIFO_blk[0] = 1'b0;
    assign proc_146_TLF_FIFO_blk[0] = 1'b0;
    assign proc_146_input_sync_blk[0] = 1'b0;
    assign proc_146_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_146[0] = dl_detect_out ? proc_dep_vld_vec_146_reg[0] : (proc_146_data_FIFO_blk[0] | proc_146_data_PIPO_blk[0] | proc_146_start_FIFO_blk[0] | proc_146_TLF_FIFO_blk[0] | proc_146_input_sync_blk[0] | proc_146_output_sync_blk[0]);
    assign proc_146_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_blk_n);
    assign proc_146_data_PIPO_blk[1] = 1'b0;
    assign proc_146_start_FIFO_blk[1] = 1'b0;
    assign proc_146_TLF_FIFO_blk[1] = 1'b0;
    assign proc_146_input_sync_blk[1] = 1'b0;
    assign proc_146_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_146[1] = dl_detect_out ? proc_dep_vld_vec_146_reg[1] : (proc_146_data_FIFO_blk[1] | proc_146_data_PIPO_blk[1] | proc_146_start_FIFO_blk[1] | proc_146_TLF_FIFO_blk[1] | proc_146_input_sync_blk[1] | proc_146_output_sync_blk[1]);
    assign proc_146_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_3_x0_U0.fifo_C_drain_PE_3_5_x0207_blk_n);
    assign proc_146_data_PIPO_blk[2] = 1'b0;
    assign proc_146_start_FIFO_blk[2] = 1'b0;
    assign proc_146_TLF_FIFO_blk[2] = 1'b0;
    assign proc_146_input_sync_blk[2] = 1'b0;
    assign proc_146_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_146[2] = dl_detect_out ? proc_dep_vld_vec_146_reg[2] : (proc_146_data_FIFO_blk[2] | proc_146_data_PIPO_blk[2] | proc_146_start_FIFO_blk[2] | proc_146_TLF_FIFO_blk[2] | proc_146_input_sync_blk[2] | proc_146_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_146_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_146_reg <= proc_dep_vld_vec_146;
        end
    end
    assign in_chan_dep_vld_vec_146[0] = dep_chan_vld_51_146;
    assign in_chan_dep_data_vec_146[175 : 0] = dep_chan_data_51_146;
    assign token_in_vec_146[0] = token_51_146;
    assign in_chan_dep_vld_vec_146[1] = dep_chan_vld_145_146;
    assign in_chan_dep_data_vec_146[351 : 176] = dep_chan_data_145_146;
    assign token_in_vec_146[1] = token_145_146;
    assign in_chan_dep_vld_vec_146[2] = dep_chan_vld_147_146;
    assign in_chan_dep_data_vec_146[527 : 352] = dep_chan_data_147_146;
    assign token_in_vec_146[2] = token_147_146;
    assign dep_chan_vld_146_145 = out_chan_dep_vld_vec_146[0];
    assign dep_chan_data_146_145 = out_chan_dep_data_146;
    assign token_146_145 = token_out_vec_146[0];
    assign dep_chan_vld_146_147 = out_chan_dep_vld_vec_146[1];
    assign dep_chan_data_146_147 = out_chan_dep_data_146;
    assign token_146_147 = token_out_vec_146[1];
    assign dep_chan_vld_146_51 = out_chan_dep_vld_vec_146[2];
    assign dep_chan_data_146_51 = out_chan_dep_data_146;
    assign token_146_51 = token_out_vec_146[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 147, 3, 3) top_hls_deadlock_detect_unit_147 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_147),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_147),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_147),
        .token_in_vec(token_in_vec_147),
        .dl_detect_in(dl_detect_out),
        .origin(origin[147]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_147),
        .out_chan_dep_data(out_chan_dep_data_147),
        .token_out_vec(token_out_vec_147),
        .dl_detect_out(dl_in_vec[147]));

    assign proc_147_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_3_x0271_blk_n);
    assign proc_147_data_PIPO_blk[0] = 1'b0;
    assign proc_147_start_FIFO_blk[0] = 1'b0;
    assign proc_147_TLF_FIFO_blk[0] = 1'b0;
    assign proc_147_input_sync_blk[0] = 1'b0;
    assign proc_147_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_147[0] = dl_detect_out ? proc_dep_vld_vec_147_reg[0] : (proc_147_data_FIFO_blk[0] | proc_147_data_PIPO_blk[0] | proc_147_start_FIFO_blk[0] | proc_147_TLF_FIFO_blk[0] | proc_147_input_sync_blk[0] | proc_147_output_sync_blk[0]);
    assign proc_147_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_blk_n);
    assign proc_147_data_PIPO_blk[1] = 1'b0;
    assign proc_147_start_FIFO_blk[1] = 1'b0;
    assign proc_147_TLF_FIFO_blk[1] = 1'b0;
    assign proc_147_input_sync_blk[1] = 1'b0;
    assign proc_147_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_147[1] = dl_detect_out ? proc_dep_vld_vec_147_reg[1] : (proc_147_data_FIFO_blk[1] | proc_147_data_PIPO_blk[1] | proc_147_start_FIFO_blk[1] | proc_147_TLF_FIFO_blk[1] | proc_147_input_sync_blk[1] | proc_147_output_sync_blk[1]);
    assign proc_147_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_C_drain_PE_2_5_x0206_blk_n);
    assign proc_147_data_PIPO_blk[2] = 1'b0;
    assign proc_147_start_FIFO_blk[2] = 1'b0;
    assign proc_147_TLF_FIFO_blk[2] = 1'b0;
    assign proc_147_input_sync_blk[2] = 1'b0;
    assign proc_147_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_147[2] = dl_detect_out ? proc_dep_vld_vec_147_reg[2] : (proc_147_data_FIFO_blk[2] | proc_147_data_PIPO_blk[2] | proc_147_start_FIFO_blk[2] | proc_147_TLF_FIFO_blk[2] | proc_147_input_sync_blk[2] | proc_147_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_147_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_147_reg <= proc_dep_vld_vec_147;
        end
    end
    assign in_chan_dep_vld_vec_147[0] = dep_chan_vld_43_147;
    assign in_chan_dep_data_vec_147[175 : 0] = dep_chan_data_43_147;
    assign token_in_vec_147[0] = token_43_147;
    assign in_chan_dep_vld_vec_147[1] = dep_chan_vld_146_147;
    assign in_chan_dep_data_vec_147[351 : 176] = dep_chan_data_146_147;
    assign token_in_vec_147[1] = token_146_147;
    assign in_chan_dep_vld_vec_147[2] = dep_chan_vld_148_147;
    assign in_chan_dep_data_vec_147[527 : 352] = dep_chan_data_148_147;
    assign token_in_vec_147[2] = token_148_147;
    assign dep_chan_vld_147_146 = out_chan_dep_vld_vec_147[0];
    assign dep_chan_data_147_146 = out_chan_dep_data_147;
    assign token_147_146 = token_out_vec_147[0];
    assign dep_chan_vld_147_148 = out_chan_dep_vld_vec_147[1];
    assign dep_chan_data_147_148 = out_chan_dep_data_147;
    assign token_147_148 = token_out_vec_147[1];
    assign dep_chan_vld_147_43 = out_chan_dep_vld_vec_147[2];
    assign dep_chan_data_147_43 = out_chan_dep_data_147;
    assign token_147_43 = token_out_vec_147[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 148, 3, 3) top_hls_deadlock_detect_unit_148 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_148),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_148),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_148),
        .token_in_vec(token_in_vec_148),
        .dl_detect_in(dl_detect_out),
        .origin(origin[148]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_148),
        .out_chan_dep_data(out_chan_dep_data_148),
        .token_out_vec(token_out_vec_148),
        .dl_detect_out(dl_in_vec[148]));

    assign proc_148_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_2_x0270_blk_n);
    assign proc_148_data_PIPO_blk[0] = 1'b0;
    assign proc_148_start_FIFO_blk[0] = 1'b0;
    assign proc_148_TLF_FIFO_blk[0] = 1'b0;
    assign proc_148_input_sync_blk[0] = 1'b0;
    assign proc_148_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_148[0] = dl_detect_out ? proc_dep_vld_vec_148_reg[0] : (proc_148_data_FIFO_blk[0] | proc_148_data_PIPO_blk[0] | proc_148_start_FIFO_blk[0] | proc_148_TLF_FIFO_blk[0] | proc_148_input_sync_blk[0] | proc_148_output_sync_blk[0]);
    assign proc_148_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_blk_n);
    assign proc_148_data_PIPO_blk[1] = 1'b0;
    assign proc_148_start_FIFO_blk[1] = 1'b0;
    assign proc_148_TLF_FIFO_blk[1] = 1'b0;
    assign proc_148_input_sync_blk[1] = 1'b0;
    assign proc_148_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_148[1] = dl_detect_out ? proc_dep_vld_vec_148_reg[1] : (proc_148_data_FIFO_blk[1] | proc_148_data_PIPO_blk[1] | proc_148_start_FIFO_blk[1] | proc_148_TLF_FIFO_blk[1] | proc_148_input_sync_blk[1] | proc_148_output_sync_blk[1]);
    assign proc_148_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_C_drain_PE_1_5_x0205_blk_n);
    assign proc_148_data_PIPO_blk[2] = 1'b0;
    assign proc_148_start_FIFO_blk[2] = 1'b0;
    assign proc_148_TLF_FIFO_blk[2] = 1'b0;
    assign proc_148_input_sync_blk[2] = 1'b0;
    assign proc_148_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_148[2] = dl_detect_out ? proc_dep_vld_vec_148_reg[2] : (proc_148_data_FIFO_blk[2] | proc_148_data_PIPO_blk[2] | proc_148_start_FIFO_blk[2] | proc_148_TLF_FIFO_blk[2] | proc_148_input_sync_blk[2] | proc_148_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_148_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_148_reg <= proc_dep_vld_vec_148;
        end
    end
    assign in_chan_dep_vld_vec_148[0] = dep_chan_vld_35_148;
    assign in_chan_dep_data_vec_148[175 : 0] = dep_chan_data_35_148;
    assign token_in_vec_148[0] = token_35_148;
    assign in_chan_dep_vld_vec_148[1] = dep_chan_vld_147_148;
    assign in_chan_dep_data_vec_148[351 : 176] = dep_chan_data_147_148;
    assign token_in_vec_148[1] = token_147_148;
    assign in_chan_dep_vld_vec_148[2] = dep_chan_vld_149_148;
    assign in_chan_dep_data_vec_148[527 : 352] = dep_chan_data_149_148;
    assign token_in_vec_148[2] = token_149_148;
    assign dep_chan_vld_148_147 = out_chan_dep_vld_vec_148[0];
    assign dep_chan_data_148_147 = out_chan_dep_data_148;
    assign token_148_147 = token_out_vec_148[0];
    assign dep_chan_vld_148_149 = out_chan_dep_vld_vec_148[1];
    assign dep_chan_data_148_149 = out_chan_dep_data_148;
    assign token_148_149 = token_out_vec_148[1];
    assign dep_chan_vld_148_35 = out_chan_dep_vld_vec_148[2];
    assign dep_chan_data_148_35 = out_chan_dep_data_148;
    assign token_148_35 = token_out_vec_148[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 149, 3, 3) top_hls_deadlock_detect_unit_149 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_149),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_149),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_149),
        .token_in_vec(token_in_vec_149),
        .dl_detect_in(dl_detect_out),
        .origin(origin[149]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_149),
        .out_chan_dep_data(out_chan_dep_data_149),
        .token_out_vec(token_out_vec_149),
        .dl_detect_out(dl_in_vec[149]));

    assign proc_149_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_1_x0269_blk_n);
    assign proc_149_data_PIPO_blk[0] = 1'b0;
    assign proc_149_start_FIFO_blk[0] = 1'b0;
    assign proc_149_TLF_FIFO_blk[0] = 1'b0;
    assign proc_149_input_sync_blk[0] = 1'b0;
    assign proc_149_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_149[0] = dl_detect_out ? proc_dep_vld_vec_149_reg[0] : (proc_149_data_FIFO_blk[0] | proc_149_data_PIPO_blk[0] | proc_149_start_FIFO_blk[0] | proc_149_TLF_FIFO_blk[0] | proc_149_input_sync_blk[0] | proc_149_output_sync_blk[0]);
    assign proc_149_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_blk_n);
    assign proc_149_data_PIPO_blk[1] = 1'b0;
    assign proc_149_start_FIFO_blk[1] = 1'b0;
    assign proc_149_TLF_FIFO_blk[1] = 1'b0;
    assign proc_149_input_sync_blk[1] = 1'b0;
    assign proc_149_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_149[1] = dl_detect_out ? proc_dep_vld_vec_149_reg[1] : (proc_149_data_FIFO_blk[1] | proc_149_data_PIPO_blk[1] | proc_149_start_FIFO_blk[1] | proc_149_TLF_FIFO_blk[1] | proc_149_input_sync_blk[1] | proc_149_output_sync_blk[1]);
    assign proc_149_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_C_drain_PE_0_5_x0204_blk_n);
    assign proc_149_data_PIPO_blk[2] = 1'b0;
    assign proc_149_start_FIFO_blk[2] = 1'b0;
    assign proc_149_TLF_FIFO_blk[2] = 1'b0;
    assign proc_149_input_sync_blk[2] = 1'b0;
    assign proc_149_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_149[2] = dl_detect_out ? proc_dep_vld_vec_149_reg[2] : (proc_149_data_FIFO_blk[2] | proc_149_data_PIPO_blk[2] | proc_149_start_FIFO_blk[2] | proc_149_TLF_FIFO_blk[2] | proc_149_input_sync_blk[2] | proc_149_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_149_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_149_reg <= proc_dep_vld_vec_149;
        end
    end
    assign in_chan_dep_vld_vec_149[0] = dep_chan_vld_27_149;
    assign in_chan_dep_data_vec_149[175 : 0] = dep_chan_data_27_149;
    assign token_in_vec_149[0] = token_27_149;
    assign in_chan_dep_vld_vec_149[1] = dep_chan_vld_148_149;
    assign in_chan_dep_data_vec_149[351 : 176] = dep_chan_data_148_149;
    assign token_in_vec_149[1] = token_148_149;
    assign in_chan_dep_vld_vec_149[2] = dep_chan_vld_168_149;
    assign in_chan_dep_data_vec_149[527 : 352] = dep_chan_data_168_149;
    assign token_in_vec_149[2] = token_168_149;
    assign dep_chan_vld_149_148 = out_chan_dep_vld_vec_149[0];
    assign dep_chan_data_149_148 = out_chan_dep_data_149;
    assign token_149_148 = token_out_vec_149[0];
    assign dep_chan_vld_149_168 = out_chan_dep_vld_vec_149[1];
    assign dep_chan_data_149_168 = out_chan_dep_data_149;
    assign token_149_168 = token_out_vec_149[1];
    assign dep_chan_vld_149_27 = out_chan_dep_vld_vec_149[2];
    assign dep_chan_data_149_27 = out_chan_dep_data_149;
    assign token_149_27 = token_out_vec_149[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 150, 2, 2) top_hls_deadlock_detect_unit_150 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_150),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_150),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_150),
        .token_in_vec(token_in_vec_150),
        .dl_detect_in(dl_detect_out),
        .origin(origin[150]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_150),
        .out_chan_dep_data(out_chan_dep_data_150),
        .token_out_vec(token_out_vec_150),
        .dl_detect_out(dl_in_vec[150]));

    assign proc_150_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_blk_n);
    assign proc_150_data_PIPO_blk[0] = 1'b0;
    assign proc_150_start_FIFO_blk[0] = 1'b0;
    assign proc_150_TLF_FIFO_blk[0] = 1'b0;
    assign proc_150_input_sync_blk[0] = 1'b0;
    assign proc_150_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_150[0] = dl_detect_out ? proc_dep_vld_vec_150_reg[0] : (proc_150_data_FIFO_blk[0] | proc_150_data_PIPO_blk[0] | proc_150_start_FIFO_blk[0] | proc_150_TLF_FIFO_blk[0] | proc_150_input_sync_blk[0] | proc_150_output_sync_blk[0]);
    assign proc_150_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_6_x0_U0.fifo_C_drain_PE_7_6_x0219_blk_n);
    assign proc_150_data_PIPO_blk[1] = 1'b0;
    assign proc_150_start_FIFO_blk[1] = 1'b0;
    assign proc_150_TLF_FIFO_blk[1] = 1'b0;
    assign proc_150_input_sync_blk[1] = 1'b0;
    assign proc_150_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_150[1] = dl_detect_out ? proc_dep_vld_vec_150_reg[1] : (proc_150_data_FIFO_blk[1] | proc_150_data_PIPO_blk[1] | proc_150_start_FIFO_blk[1] | proc_150_TLF_FIFO_blk[1] | proc_150_input_sync_blk[1] | proc_150_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_150_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_150_reg <= proc_dep_vld_vec_150;
        end
    end
    assign in_chan_dep_vld_vec_150[0] = dep_chan_vld_84_150;
    assign in_chan_dep_data_vec_150[175 : 0] = dep_chan_data_84_150;
    assign token_in_vec_150[0] = token_84_150;
    assign in_chan_dep_vld_vec_150[1] = dep_chan_vld_151_150;
    assign in_chan_dep_data_vec_150[351 : 176] = dep_chan_data_151_150;
    assign token_in_vec_150[1] = token_151_150;
    assign dep_chan_vld_150_151 = out_chan_dep_vld_vec_150[0];
    assign dep_chan_data_150_151 = out_chan_dep_data_150;
    assign token_150_151 = token_out_vec_150[0];
    assign dep_chan_vld_150_84 = out_chan_dep_vld_vec_150[1];
    assign dep_chan_data_150_84 = out_chan_dep_data_150;
    assign token_150_84 = token_out_vec_150[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 151, 3, 3) top_hls_deadlock_detect_unit_151 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_151),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_151),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_151),
        .token_in_vec(token_in_vec_151),
        .dl_detect_in(dl_detect_out),
        .origin(origin[151]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_151),
        .out_chan_dep_data(out_chan_dep_data_151),
        .token_out_vec(token_out_vec_151),
        .dl_detect_out(dl_in_vec[151]));

    assign proc_151_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_7_x0283_blk_n);
    assign proc_151_data_PIPO_blk[0] = 1'b0;
    assign proc_151_start_FIFO_blk[0] = 1'b0;
    assign proc_151_TLF_FIFO_blk[0] = 1'b0;
    assign proc_151_input_sync_blk[0] = 1'b0;
    assign proc_151_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_151[0] = dl_detect_out ? proc_dep_vld_vec_151_reg[0] : (proc_151_data_FIFO_blk[0] | proc_151_data_PIPO_blk[0] | proc_151_start_FIFO_blk[0] | proc_151_TLF_FIFO_blk[0] | proc_151_input_sync_blk[0] | proc_151_output_sync_blk[0]);
    assign proc_151_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_blk_n);
    assign proc_151_data_PIPO_blk[1] = 1'b0;
    assign proc_151_start_FIFO_blk[1] = 1'b0;
    assign proc_151_TLF_FIFO_blk[1] = 1'b0;
    assign proc_151_input_sync_blk[1] = 1'b0;
    assign proc_151_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_151[1] = dl_detect_out ? proc_dep_vld_vec_151_reg[1] : (proc_151_data_FIFO_blk[1] | proc_151_data_PIPO_blk[1] | proc_151_start_FIFO_blk[1] | proc_151_TLF_FIFO_blk[1] | proc_151_input_sync_blk[1] | proc_151_output_sync_blk[1]);
    assign proc_151_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_6_x0_U0.fifo_C_drain_PE_6_6_x0218_blk_n);
    assign proc_151_data_PIPO_blk[2] = 1'b0;
    assign proc_151_start_FIFO_blk[2] = 1'b0;
    assign proc_151_TLF_FIFO_blk[2] = 1'b0;
    assign proc_151_input_sync_blk[2] = 1'b0;
    assign proc_151_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_151[2] = dl_detect_out ? proc_dep_vld_vec_151_reg[2] : (proc_151_data_FIFO_blk[2] | proc_151_data_PIPO_blk[2] | proc_151_start_FIFO_blk[2] | proc_151_TLF_FIFO_blk[2] | proc_151_input_sync_blk[2] | proc_151_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_151_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_151_reg <= proc_dep_vld_vec_151;
        end
    end
    assign in_chan_dep_vld_vec_151[0] = dep_chan_vld_76_151;
    assign in_chan_dep_data_vec_151[175 : 0] = dep_chan_data_76_151;
    assign token_in_vec_151[0] = token_76_151;
    assign in_chan_dep_vld_vec_151[1] = dep_chan_vld_150_151;
    assign in_chan_dep_data_vec_151[351 : 176] = dep_chan_data_150_151;
    assign token_in_vec_151[1] = token_150_151;
    assign in_chan_dep_vld_vec_151[2] = dep_chan_vld_152_151;
    assign in_chan_dep_data_vec_151[527 : 352] = dep_chan_data_152_151;
    assign token_in_vec_151[2] = token_152_151;
    assign dep_chan_vld_151_150 = out_chan_dep_vld_vec_151[0];
    assign dep_chan_data_151_150 = out_chan_dep_data_151;
    assign token_151_150 = token_out_vec_151[0];
    assign dep_chan_vld_151_152 = out_chan_dep_vld_vec_151[1];
    assign dep_chan_data_151_152 = out_chan_dep_data_151;
    assign token_151_152 = token_out_vec_151[1];
    assign dep_chan_vld_151_76 = out_chan_dep_vld_vec_151[2];
    assign dep_chan_data_151_76 = out_chan_dep_data_151;
    assign token_151_76 = token_out_vec_151[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 152, 3, 3) top_hls_deadlock_detect_unit_152 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_152),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_152),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_152),
        .token_in_vec(token_in_vec_152),
        .dl_detect_in(dl_detect_out),
        .origin(origin[152]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_152),
        .out_chan_dep_data(out_chan_dep_data_152),
        .token_out_vec(token_out_vec_152),
        .dl_detect_out(dl_in_vec[152]));

    assign proc_152_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_6_x0282_blk_n);
    assign proc_152_data_PIPO_blk[0] = 1'b0;
    assign proc_152_start_FIFO_blk[0] = 1'b0;
    assign proc_152_TLF_FIFO_blk[0] = 1'b0;
    assign proc_152_input_sync_blk[0] = 1'b0;
    assign proc_152_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_152[0] = dl_detect_out ? proc_dep_vld_vec_152_reg[0] : (proc_152_data_FIFO_blk[0] | proc_152_data_PIPO_blk[0] | proc_152_start_FIFO_blk[0] | proc_152_TLF_FIFO_blk[0] | proc_152_input_sync_blk[0] | proc_152_output_sync_blk[0]);
    assign proc_152_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_blk_n);
    assign proc_152_data_PIPO_blk[1] = 1'b0;
    assign proc_152_start_FIFO_blk[1] = 1'b0;
    assign proc_152_TLF_FIFO_blk[1] = 1'b0;
    assign proc_152_input_sync_blk[1] = 1'b0;
    assign proc_152_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_152[1] = dl_detect_out ? proc_dep_vld_vec_152_reg[1] : (proc_152_data_FIFO_blk[1] | proc_152_data_PIPO_blk[1] | proc_152_start_FIFO_blk[1] | proc_152_TLF_FIFO_blk[1] | proc_152_input_sync_blk[1] | proc_152_output_sync_blk[1]);
    assign proc_152_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_5_x0_U0.fifo_C_drain_PE_5_6_x0217_blk_n);
    assign proc_152_data_PIPO_blk[2] = 1'b0;
    assign proc_152_start_FIFO_blk[2] = 1'b0;
    assign proc_152_TLF_FIFO_blk[2] = 1'b0;
    assign proc_152_input_sync_blk[2] = 1'b0;
    assign proc_152_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_152[2] = dl_detect_out ? proc_dep_vld_vec_152_reg[2] : (proc_152_data_FIFO_blk[2] | proc_152_data_PIPO_blk[2] | proc_152_start_FIFO_blk[2] | proc_152_TLF_FIFO_blk[2] | proc_152_input_sync_blk[2] | proc_152_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_152_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_152_reg <= proc_dep_vld_vec_152;
        end
    end
    assign in_chan_dep_vld_vec_152[0] = dep_chan_vld_68_152;
    assign in_chan_dep_data_vec_152[175 : 0] = dep_chan_data_68_152;
    assign token_in_vec_152[0] = token_68_152;
    assign in_chan_dep_vld_vec_152[1] = dep_chan_vld_151_152;
    assign in_chan_dep_data_vec_152[351 : 176] = dep_chan_data_151_152;
    assign token_in_vec_152[1] = token_151_152;
    assign in_chan_dep_vld_vec_152[2] = dep_chan_vld_153_152;
    assign in_chan_dep_data_vec_152[527 : 352] = dep_chan_data_153_152;
    assign token_in_vec_152[2] = token_153_152;
    assign dep_chan_vld_152_151 = out_chan_dep_vld_vec_152[0];
    assign dep_chan_data_152_151 = out_chan_dep_data_152;
    assign token_152_151 = token_out_vec_152[0];
    assign dep_chan_vld_152_153 = out_chan_dep_vld_vec_152[1];
    assign dep_chan_data_152_153 = out_chan_dep_data_152;
    assign token_152_153 = token_out_vec_152[1];
    assign dep_chan_vld_152_68 = out_chan_dep_vld_vec_152[2];
    assign dep_chan_data_152_68 = out_chan_dep_data_152;
    assign token_152_68 = token_out_vec_152[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 153, 3, 3) top_hls_deadlock_detect_unit_153 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_153),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_153),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_153),
        .token_in_vec(token_in_vec_153),
        .dl_detect_in(dl_detect_out),
        .origin(origin[153]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_153),
        .out_chan_dep_data(out_chan_dep_data_153),
        .token_out_vec(token_out_vec_153),
        .dl_detect_out(dl_in_vec[153]));

    assign proc_153_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_5_x0281_blk_n);
    assign proc_153_data_PIPO_blk[0] = 1'b0;
    assign proc_153_start_FIFO_blk[0] = 1'b0;
    assign proc_153_TLF_FIFO_blk[0] = 1'b0;
    assign proc_153_input_sync_blk[0] = 1'b0;
    assign proc_153_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_153[0] = dl_detect_out ? proc_dep_vld_vec_153_reg[0] : (proc_153_data_FIFO_blk[0] | proc_153_data_PIPO_blk[0] | proc_153_start_FIFO_blk[0] | proc_153_TLF_FIFO_blk[0] | proc_153_input_sync_blk[0] | proc_153_output_sync_blk[0]);
    assign proc_153_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_blk_n);
    assign proc_153_data_PIPO_blk[1] = 1'b0;
    assign proc_153_start_FIFO_blk[1] = 1'b0;
    assign proc_153_TLF_FIFO_blk[1] = 1'b0;
    assign proc_153_input_sync_blk[1] = 1'b0;
    assign proc_153_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_153[1] = dl_detect_out ? proc_dep_vld_vec_153_reg[1] : (proc_153_data_FIFO_blk[1] | proc_153_data_PIPO_blk[1] | proc_153_start_FIFO_blk[1] | proc_153_TLF_FIFO_blk[1] | proc_153_input_sync_blk[1] | proc_153_output_sync_blk[1]);
    assign proc_153_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_4_x0_U0.fifo_C_drain_PE_4_6_x0216_blk_n);
    assign proc_153_data_PIPO_blk[2] = 1'b0;
    assign proc_153_start_FIFO_blk[2] = 1'b0;
    assign proc_153_TLF_FIFO_blk[2] = 1'b0;
    assign proc_153_input_sync_blk[2] = 1'b0;
    assign proc_153_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_153[2] = dl_detect_out ? proc_dep_vld_vec_153_reg[2] : (proc_153_data_FIFO_blk[2] | proc_153_data_PIPO_blk[2] | proc_153_start_FIFO_blk[2] | proc_153_TLF_FIFO_blk[2] | proc_153_input_sync_blk[2] | proc_153_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_153_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_153_reg <= proc_dep_vld_vec_153;
        end
    end
    assign in_chan_dep_vld_vec_153[0] = dep_chan_vld_60_153;
    assign in_chan_dep_data_vec_153[175 : 0] = dep_chan_data_60_153;
    assign token_in_vec_153[0] = token_60_153;
    assign in_chan_dep_vld_vec_153[1] = dep_chan_vld_152_153;
    assign in_chan_dep_data_vec_153[351 : 176] = dep_chan_data_152_153;
    assign token_in_vec_153[1] = token_152_153;
    assign in_chan_dep_vld_vec_153[2] = dep_chan_vld_154_153;
    assign in_chan_dep_data_vec_153[527 : 352] = dep_chan_data_154_153;
    assign token_in_vec_153[2] = token_154_153;
    assign dep_chan_vld_153_152 = out_chan_dep_vld_vec_153[0];
    assign dep_chan_data_153_152 = out_chan_dep_data_153;
    assign token_153_152 = token_out_vec_153[0];
    assign dep_chan_vld_153_154 = out_chan_dep_vld_vec_153[1];
    assign dep_chan_data_153_154 = out_chan_dep_data_153;
    assign token_153_154 = token_out_vec_153[1];
    assign dep_chan_vld_153_60 = out_chan_dep_vld_vec_153[2];
    assign dep_chan_data_153_60 = out_chan_dep_data_153;
    assign token_153_60 = token_out_vec_153[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 154, 3, 3) top_hls_deadlock_detect_unit_154 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_154),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_154),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_154),
        .token_in_vec(token_in_vec_154),
        .dl_detect_in(dl_detect_out),
        .origin(origin[154]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_154),
        .out_chan_dep_data(out_chan_dep_data_154),
        .token_out_vec(token_out_vec_154),
        .dl_detect_out(dl_in_vec[154]));

    assign proc_154_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_4_x0280_blk_n);
    assign proc_154_data_PIPO_blk[0] = 1'b0;
    assign proc_154_start_FIFO_blk[0] = 1'b0;
    assign proc_154_TLF_FIFO_blk[0] = 1'b0;
    assign proc_154_input_sync_blk[0] = 1'b0;
    assign proc_154_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_154[0] = dl_detect_out ? proc_dep_vld_vec_154_reg[0] : (proc_154_data_FIFO_blk[0] | proc_154_data_PIPO_blk[0] | proc_154_start_FIFO_blk[0] | proc_154_TLF_FIFO_blk[0] | proc_154_input_sync_blk[0] | proc_154_output_sync_blk[0]);
    assign proc_154_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_blk_n);
    assign proc_154_data_PIPO_blk[1] = 1'b0;
    assign proc_154_start_FIFO_blk[1] = 1'b0;
    assign proc_154_TLF_FIFO_blk[1] = 1'b0;
    assign proc_154_input_sync_blk[1] = 1'b0;
    assign proc_154_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_154[1] = dl_detect_out ? proc_dep_vld_vec_154_reg[1] : (proc_154_data_FIFO_blk[1] | proc_154_data_PIPO_blk[1] | proc_154_start_FIFO_blk[1] | proc_154_TLF_FIFO_blk[1] | proc_154_input_sync_blk[1] | proc_154_output_sync_blk[1]);
    assign proc_154_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_3_x0_U0.fifo_C_drain_PE_3_6_x0215_blk_n);
    assign proc_154_data_PIPO_blk[2] = 1'b0;
    assign proc_154_start_FIFO_blk[2] = 1'b0;
    assign proc_154_TLF_FIFO_blk[2] = 1'b0;
    assign proc_154_input_sync_blk[2] = 1'b0;
    assign proc_154_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_154[2] = dl_detect_out ? proc_dep_vld_vec_154_reg[2] : (proc_154_data_FIFO_blk[2] | proc_154_data_PIPO_blk[2] | proc_154_start_FIFO_blk[2] | proc_154_TLF_FIFO_blk[2] | proc_154_input_sync_blk[2] | proc_154_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_154_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_154_reg <= proc_dep_vld_vec_154;
        end
    end
    assign in_chan_dep_vld_vec_154[0] = dep_chan_vld_52_154;
    assign in_chan_dep_data_vec_154[175 : 0] = dep_chan_data_52_154;
    assign token_in_vec_154[0] = token_52_154;
    assign in_chan_dep_vld_vec_154[1] = dep_chan_vld_153_154;
    assign in_chan_dep_data_vec_154[351 : 176] = dep_chan_data_153_154;
    assign token_in_vec_154[1] = token_153_154;
    assign in_chan_dep_vld_vec_154[2] = dep_chan_vld_155_154;
    assign in_chan_dep_data_vec_154[527 : 352] = dep_chan_data_155_154;
    assign token_in_vec_154[2] = token_155_154;
    assign dep_chan_vld_154_153 = out_chan_dep_vld_vec_154[0];
    assign dep_chan_data_154_153 = out_chan_dep_data_154;
    assign token_154_153 = token_out_vec_154[0];
    assign dep_chan_vld_154_155 = out_chan_dep_vld_vec_154[1];
    assign dep_chan_data_154_155 = out_chan_dep_data_154;
    assign token_154_155 = token_out_vec_154[1];
    assign dep_chan_vld_154_52 = out_chan_dep_vld_vec_154[2];
    assign dep_chan_data_154_52 = out_chan_dep_data_154;
    assign token_154_52 = token_out_vec_154[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 155, 3, 3) top_hls_deadlock_detect_unit_155 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_155),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_155),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_155),
        .token_in_vec(token_in_vec_155),
        .dl_detect_in(dl_detect_out),
        .origin(origin[155]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_155),
        .out_chan_dep_data(out_chan_dep_data_155),
        .token_out_vec(token_out_vec_155),
        .dl_detect_out(dl_in_vec[155]));

    assign proc_155_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_3_x0279_blk_n);
    assign proc_155_data_PIPO_blk[0] = 1'b0;
    assign proc_155_start_FIFO_blk[0] = 1'b0;
    assign proc_155_TLF_FIFO_blk[0] = 1'b0;
    assign proc_155_input_sync_blk[0] = 1'b0;
    assign proc_155_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_155[0] = dl_detect_out ? proc_dep_vld_vec_155_reg[0] : (proc_155_data_FIFO_blk[0] | proc_155_data_PIPO_blk[0] | proc_155_start_FIFO_blk[0] | proc_155_TLF_FIFO_blk[0] | proc_155_input_sync_blk[0] | proc_155_output_sync_blk[0]);
    assign proc_155_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_blk_n);
    assign proc_155_data_PIPO_blk[1] = 1'b0;
    assign proc_155_start_FIFO_blk[1] = 1'b0;
    assign proc_155_TLF_FIFO_blk[1] = 1'b0;
    assign proc_155_input_sync_blk[1] = 1'b0;
    assign proc_155_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_155[1] = dl_detect_out ? proc_dep_vld_vec_155_reg[1] : (proc_155_data_FIFO_blk[1] | proc_155_data_PIPO_blk[1] | proc_155_start_FIFO_blk[1] | proc_155_TLF_FIFO_blk[1] | proc_155_input_sync_blk[1] | proc_155_output_sync_blk[1]);
    assign proc_155_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_C_drain_PE_2_6_x0214_blk_n);
    assign proc_155_data_PIPO_blk[2] = 1'b0;
    assign proc_155_start_FIFO_blk[2] = 1'b0;
    assign proc_155_TLF_FIFO_blk[2] = 1'b0;
    assign proc_155_input_sync_blk[2] = 1'b0;
    assign proc_155_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_155[2] = dl_detect_out ? proc_dep_vld_vec_155_reg[2] : (proc_155_data_FIFO_blk[2] | proc_155_data_PIPO_blk[2] | proc_155_start_FIFO_blk[2] | proc_155_TLF_FIFO_blk[2] | proc_155_input_sync_blk[2] | proc_155_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_155_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_155_reg <= proc_dep_vld_vec_155;
        end
    end
    assign in_chan_dep_vld_vec_155[0] = dep_chan_vld_44_155;
    assign in_chan_dep_data_vec_155[175 : 0] = dep_chan_data_44_155;
    assign token_in_vec_155[0] = token_44_155;
    assign in_chan_dep_vld_vec_155[1] = dep_chan_vld_154_155;
    assign in_chan_dep_data_vec_155[351 : 176] = dep_chan_data_154_155;
    assign token_in_vec_155[1] = token_154_155;
    assign in_chan_dep_vld_vec_155[2] = dep_chan_vld_156_155;
    assign in_chan_dep_data_vec_155[527 : 352] = dep_chan_data_156_155;
    assign token_in_vec_155[2] = token_156_155;
    assign dep_chan_vld_155_154 = out_chan_dep_vld_vec_155[0];
    assign dep_chan_data_155_154 = out_chan_dep_data_155;
    assign token_155_154 = token_out_vec_155[0];
    assign dep_chan_vld_155_156 = out_chan_dep_vld_vec_155[1];
    assign dep_chan_data_155_156 = out_chan_dep_data_155;
    assign token_155_156 = token_out_vec_155[1];
    assign dep_chan_vld_155_44 = out_chan_dep_vld_vec_155[2];
    assign dep_chan_data_155_44 = out_chan_dep_data_155;
    assign token_155_44 = token_out_vec_155[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 156, 3, 3) top_hls_deadlock_detect_unit_156 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_156),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_156),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_156),
        .token_in_vec(token_in_vec_156),
        .dl_detect_in(dl_detect_out),
        .origin(origin[156]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_156),
        .out_chan_dep_data(out_chan_dep_data_156),
        .token_out_vec(token_out_vec_156),
        .dl_detect_out(dl_in_vec[156]));

    assign proc_156_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_2_x0278_blk_n);
    assign proc_156_data_PIPO_blk[0] = 1'b0;
    assign proc_156_start_FIFO_blk[0] = 1'b0;
    assign proc_156_TLF_FIFO_blk[0] = 1'b0;
    assign proc_156_input_sync_blk[0] = 1'b0;
    assign proc_156_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_156[0] = dl_detect_out ? proc_dep_vld_vec_156_reg[0] : (proc_156_data_FIFO_blk[0] | proc_156_data_PIPO_blk[0] | proc_156_start_FIFO_blk[0] | proc_156_TLF_FIFO_blk[0] | proc_156_input_sync_blk[0] | proc_156_output_sync_blk[0]);
    assign proc_156_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_blk_n);
    assign proc_156_data_PIPO_blk[1] = 1'b0;
    assign proc_156_start_FIFO_blk[1] = 1'b0;
    assign proc_156_TLF_FIFO_blk[1] = 1'b0;
    assign proc_156_input_sync_blk[1] = 1'b0;
    assign proc_156_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_156[1] = dl_detect_out ? proc_dep_vld_vec_156_reg[1] : (proc_156_data_FIFO_blk[1] | proc_156_data_PIPO_blk[1] | proc_156_start_FIFO_blk[1] | proc_156_TLF_FIFO_blk[1] | proc_156_input_sync_blk[1] | proc_156_output_sync_blk[1]);
    assign proc_156_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_C_drain_PE_1_6_x0213_blk_n);
    assign proc_156_data_PIPO_blk[2] = 1'b0;
    assign proc_156_start_FIFO_blk[2] = 1'b0;
    assign proc_156_TLF_FIFO_blk[2] = 1'b0;
    assign proc_156_input_sync_blk[2] = 1'b0;
    assign proc_156_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_156[2] = dl_detect_out ? proc_dep_vld_vec_156_reg[2] : (proc_156_data_FIFO_blk[2] | proc_156_data_PIPO_blk[2] | proc_156_start_FIFO_blk[2] | proc_156_TLF_FIFO_blk[2] | proc_156_input_sync_blk[2] | proc_156_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_156_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_156_reg <= proc_dep_vld_vec_156;
        end
    end
    assign in_chan_dep_vld_vec_156[0] = dep_chan_vld_36_156;
    assign in_chan_dep_data_vec_156[175 : 0] = dep_chan_data_36_156;
    assign token_in_vec_156[0] = token_36_156;
    assign in_chan_dep_vld_vec_156[1] = dep_chan_vld_155_156;
    assign in_chan_dep_data_vec_156[351 : 176] = dep_chan_data_155_156;
    assign token_in_vec_156[1] = token_155_156;
    assign in_chan_dep_vld_vec_156[2] = dep_chan_vld_157_156;
    assign in_chan_dep_data_vec_156[527 : 352] = dep_chan_data_157_156;
    assign token_in_vec_156[2] = token_157_156;
    assign dep_chan_vld_156_155 = out_chan_dep_vld_vec_156[0];
    assign dep_chan_data_156_155 = out_chan_dep_data_156;
    assign token_156_155 = token_out_vec_156[0];
    assign dep_chan_vld_156_157 = out_chan_dep_vld_vec_156[1];
    assign dep_chan_data_156_157 = out_chan_dep_data_156;
    assign token_156_157 = token_out_vec_156[1];
    assign dep_chan_vld_156_36 = out_chan_dep_vld_vec_156[2];
    assign dep_chan_data_156_36 = out_chan_dep_data_156;
    assign token_156_36 = token_out_vec_156[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 157, 3, 3) top_hls_deadlock_detect_unit_157 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_157),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_157),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_157),
        .token_in_vec(token_in_vec_157),
        .dl_detect_in(dl_detect_out),
        .origin(origin[157]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_157),
        .out_chan_dep_data(out_chan_dep_data_157),
        .token_out_vec(token_out_vec_157),
        .dl_detect_out(dl_in_vec[157]));

    assign proc_157_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_1_x0277_blk_n);
    assign proc_157_data_PIPO_blk[0] = 1'b0;
    assign proc_157_start_FIFO_blk[0] = 1'b0;
    assign proc_157_TLF_FIFO_blk[0] = 1'b0;
    assign proc_157_input_sync_blk[0] = 1'b0;
    assign proc_157_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_157[0] = dl_detect_out ? proc_dep_vld_vec_157_reg[0] : (proc_157_data_FIFO_blk[0] | proc_157_data_PIPO_blk[0] | proc_157_start_FIFO_blk[0] | proc_157_TLF_FIFO_blk[0] | proc_157_input_sync_blk[0] | proc_157_output_sync_blk[0]);
    assign proc_157_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_blk_n);
    assign proc_157_data_PIPO_blk[1] = 1'b0;
    assign proc_157_start_FIFO_blk[1] = 1'b0;
    assign proc_157_TLF_FIFO_blk[1] = 1'b0;
    assign proc_157_input_sync_blk[1] = 1'b0;
    assign proc_157_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_157[1] = dl_detect_out ? proc_dep_vld_vec_157_reg[1] : (proc_157_data_FIFO_blk[1] | proc_157_data_PIPO_blk[1] | proc_157_start_FIFO_blk[1] | proc_157_TLF_FIFO_blk[1] | proc_157_input_sync_blk[1] | proc_157_output_sync_blk[1]);
    assign proc_157_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_C_drain_PE_0_6_x0212_blk_n);
    assign proc_157_data_PIPO_blk[2] = 1'b0;
    assign proc_157_start_FIFO_blk[2] = 1'b0;
    assign proc_157_TLF_FIFO_blk[2] = 1'b0;
    assign proc_157_input_sync_blk[2] = 1'b0;
    assign proc_157_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_157[2] = dl_detect_out ? proc_dep_vld_vec_157_reg[2] : (proc_157_data_FIFO_blk[2] | proc_157_data_PIPO_blk[2] | proc_157_start_FIFO_blk[2] | proc_157_TLF_FIFO_blk[2] | proc_157_input_sync_blk[2] | proc_157_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_157_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_157_reg <= proc_dep_vld_vec_157;
        end
    end
    assign in_chan_dep_vld_vec_157[0] = dep_chan_vld_28_157;
    assign in_chan_dep_data_vec_157[175 : 0] = dep_chan_data_28_157;
    assign token_in_vec_157[0] = token_28_157;
    assign in_chan_dep_vld_vec_157[1] = dep_chan_vld_156_157;
    assign in_chan_dep_data_vec_157[351 : 176] = dep_chan_data_156_157;
    assign token_in_vec_157[1] = token_156_157;
    assign in_chan_dep_vld_vec_157[2] = dep_chan_vld_167_157;
    assign in_chan_dep_data_vec_157[527 : 352] = dep_chan_data_167_157;
    assign token_in_vec_157[2] = token_167_157;
    assign dep_chan_vld_157_156 = out_chan_dep_vld_vec_157[0];
    assign dep_chan_data_157_156 = out_chan_dep_data_157;
    assign token_157_156 = token_out_vec_157[0];
    assign dep_chan_vld_157_167 = out_chan_dep_vld_vec_157[1];
    assign dep_chan_data_157_167 = out_chan_dep_data_157;
    assign token_157_167 = token_out_vec_157[1];
    assign dep_chan_vld_157_28 = out_chan_dep_vld_vec_157[2];
    assign dep_chan_data_157_28 = out_chan_dep_data_157;
    assign token_157_28 = token_out_vec_157[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_7_x0_U0
    top_hls_deadlock_detect_unit #(176, 158, 2, 2) top_hls_deadlock_detect_unit_158 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_158),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_158),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_158),
        .token_in_vec(token_in_vec_158),
        .dl_detect_in(dl_detect_out),
        .origin(origin[158]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_158),
        .out_chan_dep_data(out_chan_dep_data_158),
        .token_out_vec(token_out_vec_158),
        .dl_detect_out(dl_in_vec[158]));

    assign proc_158_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_7_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_blk_n);
    assign proc_158_data_PIPO_blk[0] = 1'b0;
    assign proc_158_start_FIFO_blk[0] = 1'b0;
    assign proc_158_TLF_FIFO_blk[0] = 1'b0;
    assign proc_158_input_sync_blk[0] = 1'b0;
    assign proc_158_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_158[0] = dl_detect_out ? proc_dep_vld_vec_158_reg[0] : (proc_158_data_FIFO_blk[0] | proc_158_data_PIPO_blk[0] | proc_158_start_FIFO_blk[0] | proc_158_TLF_FIFO_blk[0] | proc_158_input_sync_blk[0] | proc_158_output_sync_blk[0]);
    assign proc_158_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_boundary_wrapper_7_x0_U0.fifo_C_drain_PE_7_7_x0227_blk_n);
    assign proc_158_data_PIPO_blk[1] = 1'b0;
    assign proc_158_start_FIFO_blk[1] = 1'b0;
    assign proc_158_TLF_FIFO_blk[1] = 1'b0;
    assign proc_158_input_sync_blk[1] = 1'b0;
    assign proc_158_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_158[1] = dl_detect_out ? proc_dep_vld_vec_158_reg[1] : (proc_158_data_FIFO_blk[1] | proc_158_data_PIPO_blk[1] | proc_158_start_FIFO_blk[1] | proc_158_TLF_FIFO_blk[1] | proc_158_input_sync_blk[1] | proc_158_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_158_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_158_reg <= proc_dep_vld_vec_158;
        end
    end
    assign in_chan_dep_vld_vec_158[0] = dep_chan_vld_85_158;
    assign in_chan_dep_data_vec_158[175 : 0] = dep_chan_data_85_158;
    assign token_in_vec_158[0] = token_85_158;
    assign in_chan_dep_vld_vec_158[1] = dep_chan_vld_159_158;
    assign in_chan_dep_data_vec_158[351 : 176] = dep_chan_data_159_158;
    assign token_in_vec_158[1] = token_159_158;
    assign dep_chan_vld_158_159 = out_chan_dep_vld_vec_158[0];
    assign dep_chan_data_158_159 = out_chan_dep_data_158;
    assign token_158_159 = token_out_vec_158[0];
    assign dep_chan_vld_158_85 = out_chan_dep_vld_vec_158[1];
    assign dep_chan_data_158_85 = out_chan_dep_data_158;
    assign token_158_85 = token_out_vec_158[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 159, 3, 3) top_hls_deadlock_detect_unit_159 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_159),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_159),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_159),
        .token_in_vec(token_in_vec_159),
        .dl_detect_in(dl_detect_out),
        .origin(origin[159]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_159),
        .out_chan_dep_data(out_chan_dep_data_159),
        .token_out_vec(token_out_vec_159),
        .dl_detect_out(dl_in_vec[159]));

    assign proc_159_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_7_x0291_blk_n);
    assign proc_159_data_PIPO_blk[0] = 1'b0;
    assign proc_159_start_FIFO_blk[0] = 1'b0;
    assign proc_159_TLF_FIFO_blk[0] = 1'b0;
    assign proc_159_input_sync_blk[0] = 1'b0;
    assign proc_159_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_159[0] = dl_detect_out ? proc_dep_vld_vec_159_reg[0] : (proc_159_data_FIFO_blk[0] | proc_159_data_PIPO_blk[0] | proc_159_start_FIFO_blk[0] | proc_159_TLF_FIFO_blk[0] | proc_159_input_sync_blk[0] | proc_159_output_sync_blk[0]);
    assign proc_159_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_blk_n);
    assign proc_159_data_PIPO_blk[1] = 1'b0;
    assign proc_159_start_FIFO_blk[1] = 1'b0;
    assign proc_159_TLF_FIFO_blk[1] = 1'b0;
    assign proc_159_input_sync_blk[1] = 1'b0;
    assign proc_159_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_159[1] = dl_detect_out ? proc_dep_vld_vec_159_reg[1] : (proc_159_data_FIFO_blk[1] | proc_159_data_PIPO_blk[1] | proc_159_start_FIFO_blk[1] | proc_159_TLF_FIFO_blk[1] | proc_159_input_sync_blk[1] | proc_159_output_sync_blk[1]);
    assign proc_159_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_6_x0_U0.fifo_C_drain_PE_6_7_x0226_blk_n);
    assign proc_159_data_PIPO_blk[2] = 1'b0;
    assign proc_159_start_FIFO_blk[2] = 1'b0;
    assign proc_159_TLF_FIFO_blk[2] = 1'b0;
    assign proc_159_input_sync_blk[2] = 1'b0;
    assign proc_159_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_159[2] = dl_detect_out ? proc_dep_vld_vec_159_reg[2] : (proc_159_data_FIFO_blk[2] | proc_159_data_PIPO_blk[2] | proc_159_start_FIFO_blk[2] | proc_159_TLF_FIFO_blk[2] | proc_159_input_sync_blk[2] | proc_159_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_159_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_159_reg <= proc_dep_vld_vec_159;
        end
    end
    assign in_chan_dep_vld_vec_159[0] = dep_chan_vld_77_159;
    assign in_chan_dep_data_vec_159[175 : 0] = dep_chan_data_77_159;
    assign token_in_vec_159[0] = token_77_159;
    assign in_chan_dep_vld_vec_159[1] = dep_chan_vld_158_159;
    assign in_chan_dep_data_vec_159[351 : 176] = dep_chan_data_158_159;
    assign token_in_vec_159[1] = token_158_159;
    assign in_chan_dep_vld_vec_159[2] = dep_chan_vld_160_159;
    assign in_chan_dep_data_vec_159[527 : 352] = dep_chan_data_160_159;
    assign token_in_vec_159[2] = token_160_159;
    assign dep_chan_vld_159_158 = out_chan_dep_vld_vec_159[0];
    assign dep_chan_data_159_158 = out_chan_dep_data_159;
    assign token_159_158 = token_out_vec_159[0];
    assign dep_chan_vld_159_160 = out_chan_dep_vld_vec_159[1];
    assign dep_chan_data_159_160 = out_chan_dep_data_159;
    assign token_159_160 = token_out_vec_159[1];
    assign dep_chan_vld_159_77 = out_chan_dep_vld_vec_159[2];
    assign dep_chan_data_159_77 = out_chan_dep_data_159;
    assign token_159_77 = token_out_vec_159[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 160, 3, 3) top_hls_deadlock_detect_unit_160 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_160),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_160),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_160),
        .token_in_vec(token_in_vec_160),
        .dl_detect_in(dl_detect_out),
        .origin(origin[160]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_160),
        .out_chan_dep_data(out_chan_dep_data_160),
        .token_out_vec(token_out_vec_160),
        .dl_detect_out(dl_in_vec[160]));

    assign proc_160_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_6_x0290_blk_n);
    assign proc_160_data_PIPO_blk[0] = 1'b0;
    assign proc_160_start_FIFO_blk[0] = 1'b0;
    assign proc_160_TLF_FIFO_blk[0] = 1'b0;
    assign proc_160_input_sync_blk[0] = 1'b0;
    assign proc_160_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_160[0] = dl_detect_out ? proc_dep_vld_vec_160_reg[0] : (proc_160_data_FIFO_blk[0] | proc_160_data_PIPO_blk[0] | proc_160_start_FIFO_blk[0] | proc_160_TLF_FIFO_blk[0] | proc_160_input_sync_blk[0] | proc_160_output_sync_blk[0]);
    assign proc_160_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_blk_n);
    assign proc_160_data_PIPO_blk[1] = 1'b0;
    assign proc_160_start_FIFO_blk[1] = 1'b0;
    assign proc_160_TLF_FIFO_blk[1] = 1'b0;
    assign proc_160_input_sync_blk[1] = 1'b0;
    assign proc_160_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_160[1] = dl_detect_out ? proc_dep_vld_vec_160_reg[1] : (proc_160_data_FIFO_blk[1] | proc_160_data_PIPO_blk[1] | proc_160_start_FIFO_blk[1] | proc_160_TLF_FIFO_blk[1] | proc_160_input_sync_blk[1] | proc_160_output_sync_blk[1]);
    assign proc_160_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_5_x0_U0.fifo_C_drain_PE_5_7_x0225_blk_n);
    assign proc_160_data_PIPO_blk[2] = 1'b0;
    assign proc_160_start_FIFO_blk[2] = 1'b0;
    assign proc_160_TLF_FIFO_blk[2] = 1'b0;
    assign proc_160_input_sync_blk[2] = 1'b0;
    assign proc_160_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_160[2] = dl_detect_out ? proc_dep_vld_vec_160_reg[2] : (proc_160_data_FIFO_blk[2] | proc_160_data_PIPO_blk[2] | proc_160_start_FIFO_blk[2] | proc_160_TLF_FIFO_blk[2] | proc_160_input_sync_blk[2] | proc_160_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_160_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_160_reg <= proc_dep_vld_vec_160;
        end
    end
    assign in_chan_dep_vld_vec_160[0] = dep_chan_vld_69_160;
    assign in_chan_dep_data_vec_160[175 : 0] = dep_chan_data_69_160;
    assign token_in_vec_160[0] = token_69_160;
    assign in_chan_dep_vld_vec_160[1] = dep_chan_vld_159_160;
    assign in_chan_dep_data_vec_160[351 : 176] = dep_chan_data_159_160;
    assign token_in_vec_160[1] = token_159_160;
    assign in_chan_dep_vld_vec_160[2] = dep_chan_vld_161_160;
    assign in_chan_dep_data_vec_160[527 : 352] = dep_chan_data_161_160;
    assign token_in_vec_160[2] = token_161_160;
    assign dep_chan_vld_160_159 = out_chan_dep_vld_vec_160[0];
    assign dep_chan_data_160_159 = out_chan_dep_data_160;
    assign token_160_159 = token_out_vec_160[0];
    assign dep_chan_vld_160_161 = out_chan_dep_vld_vec_160[1];
    assign dep_chan_data_160_161 = out_chan_dep_data_160;
    assign token_160_161 = token_out_vec_160[1];
    assign dep_chan_vld_160_69 = out_chan_dep_vld_vec_160[2];
    assign dep_chan_data_160_69 = out_chan_dep_data_160;
    assign token_160_69 = token_out_vec_160[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 161, 3, 3) top_hls_deadlock_detect_unit_161 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_161),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_161),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_161),
        .token_in_vec(token_in_vec_161),
        .dl_detect_in(dl_detect_out),
        .origin(origin[161]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_161),
        .out_chan_dep_data(out_chan_dep_data_161),
        .token_out_vec(token_out_vec_161),
        .dl_detect_out(dl_in_vec[161]));

    assign proc_161_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_5_x0289_blk_n);
    assign proc_161_data_PIPO_blk[0] = 1'b0;
    assign proc_161_start_FIFO_blk[0] = 1'b0;
    assign proc_161_TLF_FIFO_blk[0] = 1'b0;
    assign proc_161_input_sync_blk[0] = 1'b0;
    assign proc_161_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_161[0] = dl_detect_out ? proc_dep_vld_vec_161_reg[0] : (proc_161_data_FIFO_blk[0] | proc_161_data_PIPO_blk[0] | proc_161_start_FIFO_blk[0] | proc_161_TLF_FIFO_blk[0] | proc_161_input_sync_blk[0] | proc_161_output_sync_blk[0]);
    assign proc_161_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_blk_n);
    assign proc_161_data_PIPO_blk[1] = 1'b0;
    assign proc_161_start_FIFO_blk[1] = 1'b0;
    assign proc_161_TLF_FIFO_blk[1] = 1'b0;
    assign proc_161_input_sync_blk[1] = 1'b0;
    assign proc_161_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_161[1] = dl_detect_out ? proc_dep_vld_vec_161_reg[1] : (proc_161_data_FIFO_blk[1] | proc_161_data_PIPO_blk[1] | proc_161_start_FIFO_blk[1] | proc_161_TLF_FIFO_blk[1] | proc_161_input_sync_blk[1] | proc_161_output_sync_blk[1]);
    assign proc_161_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_4_x0_U0.fifo_C_drain_PE_4_7_x0224_blk_n);
    assign proc_161_data_PIPO_blk[2] = 1'b0;
    assign proc_161_start_FIFO_blk[2] = 1'b0;
    assign proc_161_TLF_FIFO_blk[2] = 1'b0;
    assign proc_161_input_sync_blk[2] = 1'b0;
    assign proc_161_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_161[2] = dl_detect_out ? proc_dep_vld_vec_161_reg[2] : (proc_161_data_FIFO_blk[2] | proc_161_data_PIPO_blk[2] | proc_161_start_FIFO_blk[2] | proc_161_TLF_FIFO_blk[2] | proc_161_input_sync_blk[2] | proc_161_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_161_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_161_reg <= proc_dep_vld_vec_161;
        end
    end
    assign in_chan_dep_vld_vec_161[0] = dep_chan_vld_61_161;
    assign in_chan_dep_data_vec_161[175 : 0] = dep_chan_data_61_161;
    assign token_in_vec_161[0] = token_61_161;
    assign in_chan_dep_vld_vec_161[1] = dep_chan_vld_160_161;
    assign in_chan_dep_data_vec_161[351 : 176] = dep_chan_data_160_161;
    assign token_in_vec_161[1] = token_160_161;
    assign in_chan_dep_vld_vec_161[2] = dep_chan_vld_162_161;
    assign in_chan_dep_data_vec_161[527 : 352] = dep_chan_data_162_161;
    assign token_in_vec_161[2] = token_162_161;
    assign dep_chan_vld_161_160 = out_chan_dep_vld_vec_161[0];
    assign dep_chan_data_161_160 = out_chan_dep_data_161;
    assign token_161_160 = token_out_vec_161[0];
    assign dep_chan_vld_161_162 = out_chan_dep_vld_vec_161[1];
    assign dep_chan_data_161_162 = out_chan_dep_data_161;
    assign token_161_162 = token_out_vec_161[1];
    assign dep_chan_vld_161_61 = out_chan_dep_vld_vec_161[2];
    assign dep_chan_data_161_61 = out_chan_dep_data_161;
    assign token_161_61 = token_out_vec_161[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 162, 3, 3) top_hls_deadlock_detect_unit_162 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_162),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_162),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_162),
        .token_in_vec(token_in_vec_162),
        .dl_detect_in(dl_detect_out),
        .origin(origin[162]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_162),
        .out_chan_dep_data(out_chan_dep_data_162),
        .token_out_vec(token_out_vec_162),
        .dl_detect_out(dl_in_vec[162]));

    assign proc_162_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_4_x0288_blk_n);
    assign proc_162_data_PIPO_blk[0] = 1'b0;
    assign proc_162_start_FIFO_blk[0] = 1'b0;
    assign proc_162_TLF_FIFO_blk[0] = 1'b0;
    assign proc_162_input_sync_blk[0] = 1'b0;
    assign proc_162_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_162[0] = dl_detect_out ? proc_dep_vld_vec_162_reg[0] : (proc_162_data_FIFO_blk[0] | proc_162_data_PIPO_blk[0] | proc_162_start_FIFO_blk[0] | proc_162_TLF_FIFO_blk[0] | proc_162_input_sync_blk[0] | proc_162_output_sync_blk[0]);
    assign proc_162_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_blk_n);
    assign proc_162_data_PIPO_blk[1] = 1'b0;
    assign proc_162_start_FIFO_blk[1] = 1'b0;
    assign proc_162_TLF_FIFO_blk[1] = 1'b0;
    assign proc_162_input_sync_blk[1] = 1'b0;
    assign proc_162_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_162[1] = dl_detect_out ? proc_dep_vld_vec_162_reg[1] : (proc_162_data_FIFO_blk[1] | proc_162_data_PIPO_blk[1] | proc_162_start_FIFO_blk[1] | proc_162_TLF_FIFO_blk[1] | proc_162_input_sync_blk[1] | proc_162_output_sync_blk[1]);
    assign proc_162_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_3_x0_U0.fifo_C_drain_PE_3_7_x0223_blk_n);
    assign proc_162_data_PIPO_blk[2] = 1'b0;
    assign proc_162_start_FIFO_blk[2] = 1'b0;
    assign proc_162_TLF_FIFO_blk[2] = 1'b0;
    assign proc_162_input_sync_blk[2] = 1'b0;
    assign proc_162_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_162[2] = dl_detect_out ? proc_dep_vld_vec_162_reg[2] : (proc_162_data_FIFO_blk[2] | proc_162_data_PIPO_blk[2] | proc_162_start_FIFO_blk[2] | proc_162_TLF_FIFO_blk[2] | proc_162_input_sync_blk[2] | proc_162_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_162_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_162_reg <= proc_dep_vld_vec_162;
        end
    end
    assign in_chan_dep_vld_vec_162[0] = dep_chan_vld_53_162;
    assign in_chan_dep_data_vec_162[175 : 0] = dep_chan_data_53_162;
    assign token_in_vec_162[0] = token_53_162;
    assign in_chan_dep_vld_vec_162[1] = dep_chan_vld_161_162;
    assign in_chan_dep_data_vec_162[351 : 176] = dep_chan_data_161_162;
    assign token_in_vec_162[1] = token_161_162;
    assign in_chan_dep_vld_vec_162[2] = dep_chan_vld_163_162;
    assign in_chan_dep_data_vec_162[527 : 352] = dep_chan_data_163_162;
    assign token_in_vec_162[2] = token_163_162;
    assign dep_chan_vld_162_161 = out_chan_dep_vld_vec_162[0];
    assign dep_chan_data_162_161 = out_chan_dep_data_162;
    assign token_162_161 = token_out_vec_162[0];
    assign dep_chan_vld_162_163 = out_chan_dep_vld_vec_162[1];
    assign dep_chan_data_162_163 = out_chan_dep_data_162;
    assign token_162_163 = token_out_vec_162[1];
    assign dep_chan_vld_162_53 = out_chan_dep_vld_vec_162[2];
    assign dep_chan_data_162_53 = out_chan_dep_data_162;
    assign token_162_53 = token_out_vec_162[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 163, 3, 3) top_hls_deadlock_detect_unit_163 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_163),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_163),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_163),
        .token_in_vec(token_in_vec_163),
        .dl_detect_in(dl_detect_out),
        .origin(origin[163]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_163),
        .out_chan_dep_data(out_chan_dep_data_163),
        .token_out_vec(token_out_vec_163),
        .dl_detect_out(dl_in_vec[163]));

    assign proc_163_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_3_x0287_blk_n);
    assign proc_163_data_PIPO_blk[0] = 1'b0;
    assign proc_163_start_FIFO_blk[0] = 1'b0;
    assign proc_163_TLF_FIFO_blk[0] = 1'b0;
    assign proc_163_input_sync_blk[0] = 1'b0;
    assign proc_163_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_163[0] = dl_detect_out ? proc_dep_vld_vec_163_reg[0] : (proc_163_data_FIFO_blk[0] | proc_163_data_PIPO_blk[0] | proc_163_start_FIFO_blk[0] | proc_163_TLF_FIFO_blk[0] | proc_163_input_sync_blk[0] | proc_163_output_sync_blk[0]);
    assign proc_163_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_blk_n);
    assign proc_163_data_PIPO_blk[1] = 1'b0;
    assign proc_163_start_FIFO_blk[1] = 1'b0;
    assign proc_163_TLF_FIFO_blk[1] = 1'b0;
    assign proc_163_input_sync_blk[1] = 1'b0;
    assign proc_163_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_163[1] = dl_detect_out ? proc_dep_vld_vec_163_reg[1] : (proc_163_data_FIFO_blk[1] | proc_163_data_PIPO_blk[1] | proc_163_start_FIFO_blk[1] | proc_163_TLF_FIFO_blk[1] | proc_163_input_sync_blk[1] | proc_163_output_sync_blk[1]);
    assign proc_163_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_C_drain_PE_2_7_x0222_blk_n);
    assign proc_163_data_PIPO_blk[2] = 1'b0;
    assign proc_163_start_FIFO_blk[2] = 1'b0;
    assign proc_163_TLF_FIFO_blk[2] = 1'b0;
    assign proc_163_input_sync_blk[2] = 1'b0;
    assign proc_163_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_163[2] = dl_detect_out ? proc_dep_vld_vec_163_reg[2] : (proc_163_data_FIFO_blk[2] | proc_163_data_PIPO_blk[2] | proc_163_start_FIFO_blk[2] | proc_163_TLF_FIFO_blk[2] | proc_163_input_sync_blk[2] | proc_163_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_163_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_163_reg <= proc_dep_vld_vec_163;
        end
    end
    assign in_chan_dep_vld_vec_163[0] = dep_chan_vld_45_163;
    assign in_chan_dep_data_vec_163[175 : 0] = dep_chan_data_45_163;
    assign token_in_vec_163[0] = token_45_163;
    assign in_chan_dep_vld_vec_163[1] = dep_chan_vld_162_163;
    assign in_chan_dep_data_vec_163[351 : 176] = dep_chan_data_162_163;
    assign token_in_vec_163[1] = token_162_163;
    assign in_chan_dep_vld_vec_163[2] = dep_chan_vld_164_163;
    assign in_chan_dep_data_vec_163[527 : 352] = dep_chan_data_164_163;
    assign token_in_vec_163[2] = token_164_163;
    assign dep_chan_vld_163_162 = out_chan_dep_vld_vec_163[0];
    assign dep_chan_data_163_162 = out_chan_dep_data_163;
    assign token_163_162 = token_out_vec_163[0];
    assign dep_chan_vld_163_164 = out_chan_dep_vld_vec_163[1];
    assign dep_chan_data_163_164 = out_chan_dep_data_163;
    assign token_163_164 = token_out_vec_163[1];
    assign dep_chan_vld_163_45 = out_chan_dep_vld_vec_163[2];
    assign dep_chan_data_163_45 = out_chan_dep_data_163;
    assign token_163_45 = token_out_vec_163[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 164, 3, 3) top_hls_deadlock_detect_unit_164 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_164),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_164),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_164),
        .token_in_vec(token_in_vec_164),
        .dl_detect_in(dl_detect_out),
        .origin(origin[164]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_164),
        .out_chan_dep_data(out_chan_dep_data_164),
        .token_out_vec(token_out_vec_164),
        .dl_detect_out(dl_in_vec[164]));

    assign proc_164_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_2_x0286_blk_n);
    assign proc_164_data_PIPO_blk[0] = 1'b0;
    assign proc_164_start_FIFO_blk[0] = 1'b0;
    assign proc_164_TLF_FIFO_blk[0] = 1'b0;
    assign proc_164_input_sync_blk[0] = 1'b0;
    assign proc_164_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_164[0] = dl_detect_out ? proc_dep_vld_vec_164_reg[0] : (proc_164_data_FIFO_blk[0] | proc_164_data_PIPO_blk[0] | proc_164_start_FIFO_blk[0] | proc_164_TLF_FIFO_blk[0] | proc_164_input_sync_blk[0] | proc_164_output_sync_blk[0]);
    assign proc_164_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_blk_n);
    assign proc_164_data_PIPO_blk[1] = 1'b0;
    assign proc_164_start_FIFO_blk[1] = 1'b0;
    assign proc_164_TLF_FIFO_blk[1] = 1'b0;
    assign proc_164_input_sync_blk[1] = 1'b0;
    assign proc_164_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_164[1] = dl_detect_out ? proc_dep_vld_vec_164_reg[1] : (proc_164_data_FIFO_blk[1] | proc_164_data_PIPO_blk[1] | proc_164_start_FIFO_blk[1] | proc_164_TLF_FIFO_blk[1] | proc_164_input_sync_blk[1] | proc_164_output_sync_blk[1]);
    assign proc_164_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_C_drain_PE_1_7_x0221_blk_n);
    assign proc_164_data_PIPO_blk[2] = 1'b0;
    assign proc_164_start_FIFO_blk[2] = 1'b0;
    assign proc_164_TLF_FIFO_blk[2] = 1'b0;
    assign proc_164_input_sync_blk[2] = 1'b0;
    assign proc_164_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_164[2] = dl_detect_out ? proc_dep_vld_vec_164_reg[2] : (proc_164_data_FIFO_blk[2] | proc_164_data_PIPO_blk[2] | proc_164_start_FIFO_blk[2] | proc_164_TLF_FIFO_blk[2] | proc_164_input_sync_blk[2] | proc_164_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_164_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_164_reg <= proc_dep_vld_vec_164;
        end
    end
    assign in_chan_dep_vld_vec_164[0] = dep_chan_vld_37_164;
    assign in_chan_dep_data_vec_164[175 : 0] = dep_chan_data_37_164;
    assign token_in_vec_164[0] = token_37_164;
    assign in_chan_dep_vld_vec_164[1] = dep_chan_vld_163_164;
    assign in_chan_dep_data_vec_164[351 : 176] = dep_chan_data_163_164;
    assign token_in_vec_164[1] = token_163_164;
    assign in_chan_dep_vld_vec_164[2] = dep_chan_vld_165_164;
    assign in_chan_dep_data_vec_164[527 : 352] = dep_chan_data_165_164;
    assign token_in_vec_164[2] = token_165_164;
    assign dep_chan_vld_164_163 = out_chan_dep_vld_vec_164[0];
    assign dep_chan_data_164_163 = out_chan_dep_data_164;
    assign token_164_163 = token_out_vec_164[0];
    assign dep_chan_vld_164_165 = out_chan_dep_vld_vec_164[1];
    assign dep_chan_data_164_165 = out_chan_dep_data_164;
    assign token_164_165 = token_out_vec_164[1];
    assign dep_chan_vld_164_37 = out_chan_dep_vld_vec_164[2];
    assign dep_chan_data_164_37 = out_chan_dep_data_164;
    assign token_164_37 = token_out_vec_164[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 165, 3, 3) top_hls_deadlock_detect_unit_165 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_165),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_165),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_165),
        .token_in_vec(token_in_vec_165),
        .dl_detect_in(dl_detect_out),
        .origin(origin[165]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_165),
        .out_chan_dep_data(out_chan_dep_data_165),
        .token_out_vec(token_out_vec_165),
        .dl_detect_out(dl_in_vec[165]));

    assign proc_165_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_1_x0285_blk_n);
    assign proc_165_data_PIPO_blk[0] = 1'b0;
    assign proc_165_start_FIFO_blk[0] = 1'b0;
    assign proc_165_TLF_FIFO_blk[0] = 1'b0;
    assign proc_165_input_sync_blk[0] = 1'b0;
    assign proc_165_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_165[0] = dl_detect_out ? proc_dep_vld_vec_165_reg[0] : (proc_165_data_FIFO_blk[0] | proc_165_data_PIPO_blk[0] | proc_165_start_FIFO_blk[0] | proc_165_TLF_FIFO_blk[0] | proc_165_input_sync_blk[0] | proc_165_output_sync_blk[0]);
    assign proc_165_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_blk_n);
    assign proc_165_data_PIPO_blk[1] = 1'b0;
    assign proc_165_start_FIFO_blk[1] = 1'b0;
    assign proc_165_TLF_FIFO_blk[1] = 1'b0;
    assign proc_165_input_sync_blk[1] = 1'b0;
    assign proc_165_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_165[1] = dl_detect_out ? proc_dep_vld_vec_165_reg[1] : (proc_165_data_FIFO_blk[1] | proc_165_data_PIPO_blk[1] | proc_165_start_FIFO_blk[1] | proc_165_TLF_FIFO_blk[1] | proc_165_input_sync_blk[1] | proc_165_output_sync_blk[1]);
    assign proc_165_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_C_drain_PE_0_7_x0220_blk_n);
    assign proc_165_data_PIPO_blk[2] = 1'b0;
    assign proc_165_start_FIFO_blk[2] = 1'b0;
    assign proc_165_TLF_FIFO_blk[2] = 1'b0;
    assign proc_165_input_sync_blk[2] = 1'b0;
    assign proc_165_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_165[2] = dl_detect_out ? proc_dep_vld_vec_165_reg[2] : (proc_165_data_FIFO_blk[2] | proc_165_data_PIPO_blk[2] | proc_165_start_FIFO_blk[2] | proc_165_TLF_FIFO_blk[2] | proc_165_input_sync_blk[2] | proc_165_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_165_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_165_reg <= proc_dep_vld_vec_165;
        end
    end
    assign in_chan_dep_vld_vec_165[0] = dep_chan_vld_29_165;
    assign in_chan_dep_data_vec_165[175 : 0] = dep_chan_data_29_165;
    assign token_in_vec_165[0] = token_29_165;
    assign in_chan_dep_vld_vec_165[1] = dep_chan_vld_164_165;
    assign in_chan_dep_data_vec_165[351 : 176] = dep_chan_data_164_165;
    assign token_in_vec_165[1] = token_164_165;
    assign in_chan_dep_vld_vec_165[2] = dep_chan_vld_166_165;
    assign in_chan_dep_data_vec_165[527 : 352] = dep_chan_data_166_165;
    assign token_in_vec_165[2] = token_166_165;
    assign dep_chan_vld_165_164 = out_chan_dep_vld_vec_165[0];
    assign dep_chan_data_165_164 = out_chan_dep_data_165;
    assign token_165_164 = token_out_vec_165[0];
    assign dep_chan_vld_165_166 = out_chan_dep_vld_vec_165[1];
    assign dep_chan_data_165_166 = out_chan_dep_data_165;
    assign token_165_166 = token_out_vec_165[1];
    assign dep_chan_vld_165_29 = out_chan_dep_vld_vec_165[2];
    assign dep_chan_data_165_29 = out_chan_dep_data_165;
    assign token_165_29 = token_out_vec_165[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_boundary_x0_U0
    top_hls_deadlock_detect_unit #(176, 166, 2, 2) top_hls_deadlock_detect_unit_166 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_166),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_166),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_166),
        .token_in_vec(token_in_vec_166),
        .dl_detect_in(dl_detect_out),
        .origin(origin[166]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_166),
        .out_chan_dep_data(out_chan_dep_data_166),
        .token_out_vec(token_out_vec_166),
        .dl_detect_out(dl_in_vec[166]));

    assign proc_166_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L2_out_7_x0299_blk_n);
    assign proc_166_data_PIPO_blk[0] = 1'b0;
    assign proc_166_start_FIFO_blk[0] = 1'b0;
    assign proc_166_TLF_FIFO_blk[0] = 1'b0;
    assign proc_166_input_sync_blk[0] = 1'b0;
    assign proc_166_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_166[0] = dl_detect_out ? proc_dep_vld_vec_166_reg[0] : (proc_166_data_FIFO_blk[0] | proc_166_data_PIPO_blk[0] | proc_166_start_FIFO_blk[0] | proc_166_TLF_FIFO_blk[0] | proc_166_input_sync_blk[0] | proc_166_output_sync_blk[0]);
    assign proc_166_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_boundary_x0_U0.fifo_C_drain_C_drain_IO_L1_out_7_0_x0284_blk_n);
    assign proc_166_data_PIPO_blk[1] = 1'b0;
    assign proc_166_start_FIFO_blk[1] = 1'b0;
    assign proc_166_TLF_FIFO_blk[1] = 1'b0;
    assign proc_166_input_sync_blk[1] = 1'b0;
    assign proc_166_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_166[1] = dl_detect_out ? proc_dep_vld_vec_166_reg[1] : (proc_166_data_FIFO_blk[1] | proc_166_data_PIPO_blk[1] | proc_166_start_FIFO_blk[1] | proc_166_TLF_FIFO_blk[1] | proc_166_input_sync_blk[1] | proc_166_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_166_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_166_reg <= proc_dep_vld_vec_166;
        end
    end
    assign in_chan_dep_vld_vec_166[0] = dep_chan_vld_165_166;
    assign in_chan_dep_data_vec_166[175 : 0] = dep_chan_data_165_166;
    assign token_in_vec_166[0] = token_165_166;
    assign in_chan_dep_vld_vec_166[1] = dep_chan_vld_167_166;
    assign in_chan_dep_data_vec_166[351 : 176] = dep_chan_data_167_166;
    assign token_in_vec_166[1] = token_167_166;
    assign dep_chan_vld_166_167 = out_chan_dep_vld_vec_166[0];
    assign dep_chan_data_166_167 = out_chan_dep_data_166;
    assign token_166_167 = token_out_vec_166[0];
    assign dep_chan_vld_166_165 = out_chan_dep_vld_vec_166[1];
    assign dep_chan_data_166_165 = out_chan_dep_data_166;
    assign token_166_165 = token_out_vec_166[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_6_x0_U0
    top_hls_deadlock_detect_unit #(176, 167, 3, 3) top_hls_deadlock_detect_unit_167 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_167),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_167),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_167),
        .token_in_vec(token_in_vec_167),
        .dl_detect_in(dl_detect_out),
        .origin(origin[167]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_167),
        .out_chan_dep_data(out_chan_dep_data_167),
        .token_out_vec(token_out_vec_167),
        .dl_detect_out(dl_in_vec[167]));

    assign proc_167_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_6_x0_U0.fifo_C_drain_C_drain_IO_L2_out_7_x0299_blk_n);
    assign proc_167_data_PIPO_blk[0] = 1'b0;
    assign proc_167_start_FIFO_blk[0] = 1'b0;
    assign proc_167_TLF_FIFO_blk[0] = 1'b0;
    assign proc_167_input_sync_blk[0] = 1'b0;
    assign proc_167_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_167[0] = dl_detect_out ? proc_dep_vld_vec_167_reg[0] : (proc_167_data_FIFO_blk[0] | proc_167_data_PIPO_blk[0] | proc_167_start_FIFO_blk[0] | proc_167_TLF_FIFO_blk[0] | proc_167_input_sync_blk[0] | proc_167_output_sync_blk[0]);
    assign proc_167_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_6_x0_U0.fifo_C_drain_C_drain_IO_L2_out_6_x0298_blk_n);
    assign proc_167_data_PIPO_blk[1] = 1'b0;
    assign proc_167_start_FIFO_blk[1] = 1'b0;
    assign proc_167_TLF_FIFO_blk[1] = 1'b0;
    assign proc_167_input_sync_blk[1] = 1'b0;
    assign proc_167_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_167[1] = dl_detect_out ? proc_dep_vld_vec_167_reg[1] : (proc_167_data_FIFO_blk[1] | proc_167_data_PIPO_blk[1] | proc_167_start_FIFO_blk[1] | proc_167_TLF_FIFO_blk[1] | proc_167_input_sync_blk[1] | proc_167_output_sync_blk[1]);
    assign proc_167_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_6_x0_U0.fifo_C_drain_C_drain_IO_L1_out_6_0_x0276_blk_n);
    assign proc_167_data_PIPO_blk[2] = 1'b0;
    assign proc_167_start_FIFO_blk[2] = 1'b0;
    assign proc_167_TLF_FIFO_blk[2] = 1'b0;
    assign proc_167_input_sync_blk[2] = 1'b0;
    assign proc_167_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_167[2] = dl_detect_out ? proc_dep_vld_vec_167_reg[2] : (proc_167_data_FIFO_blk[2] | proc_167_data_PIPO_blk[2] | proc_167_start_FIFO_blk[2] | proc_167_TLF_FIFO_blk[2] | proc_167_input_sync_blk[2] | proc_167_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_167_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_167_reg <= proc_dep_vld_vec_167;
        end
    end
    assign in_chan_dep_vld_vec_167[0] = dep_chan_vld_157_167;
    assign in_chan_dep_data_vec_167[175 : 0] = dep_chan_data_157_167;
    assign token_in_vec_167[0] = token_157_167;
    assign in_chan_dep_vld_vec_167[1] = dep_chan_vld_166_167;
    assign in_chan_dep_data_vec_167[351 : 176] = dep_chan_data_166_167;
    assign token_in_vec_167[1] = token_166_167;
    assign in_chan_dep_vld_vec_167[2] = dep_chan_vld_168_167;
    assign in_chan_dep_data_vec_167[527 : 352] = dep_chan_data_168_167;
    assign token_in_vec_167[2] = token_168_167;
    assign dep_chan_vld_167_166 = out_chan_dep_vld_vec_167[0];
    assign dep_chan_data_167_166 = out_chan_dep_data_167;
    assign token_167_166 = token_out_vec_167[0];
    assign dep_chan_vld_167_168 = out_chan_dep_vld_vec_167[1];
    assign dep_chan_data_167_168 = out_chan_dep_data_167;
    assign token_167_168 = token_out_vec_167[1];
    assign dep_chan_vld_167_157 = out_chan_dep_vld_vec_167[2];
    assign dep_chan_data_167_157 = out_chan_dep_data_167;
    assign token_167_157 = token_out_vec_167[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_5_x0_U0
    top_hls_deadlock_detect_unit #(176, 168, 3, 3) top_hls_deadlock_detect_unit_168 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_168),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_168),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_168),
        .token_in_vec(token_in_vec_168),
        .dl_detect_in(dl_detect_out),
        .origin(origin[168]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_168),
        .out_chan_dep_data(out_chan_dep_data_168),
        .token_out_vec(token_out_vec_168),
        .dl_detect_out(dl_in_vec[168]));

    assign proc_168_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_5_x0_U0.fifo_C_drain_C_drain_IO_L2_out_6_x0298_blk_n);
    assign proc_168_data_PIPO_blk[0] = 1'b0;
    assign proc_168_start_FIFO_blk[0] = 1'b0;
    assign proc_168_TLF_FIFO_blk[0] = 1'b0;
    assign proc_168_input_sync_blk[0] = 1'b0;
    assign proc_168_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_168[0] = dl_detect_out ? proc_dep_vld_vec_168_reg[0] : (proc_168_data_FIFO_blk[0] | proc_168_data_PIPO_blk[0] | proc_168_start_FIFO_blk[0] | proc_168_TLF_FIFO_blk[0] | proc_168_input_sync_blk[0] | proc_168_output_sync_blk[0]);
    assign proc_168_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_5_x0_U0.fifo_C_drain_C_drain_IO_L2_out_5_x0297_blk_n);
    assign proc_168_data_PIPO_blk[1] = 1'b0;
    assign proc_168_start_FIFO_blk[1] = 1'b0;
    assign proc_168_TLF_FIFO_blk[1] = 1'b0;
    assign proc_168_input_sync_blk[1] = 1'b0;
    assign proc_168_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_168[1] = dl_detect_out ? proc_dep_vld_vec_168_reg[1] : (proc_168_data_FIFO_blk[1] | proc_168_data_PIPO_blk[1] | proc_168_start_FIFO_blk[1] | proc_168_TLF_FIFO_blk[1] | proc_168_input_sync_blk[1] | proc_168_output_sync_blk[1]);
    assign proc_168_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_5_x0_U0.fifo_C_drain_C_drain_IO_L1_out_5_0_x0268_blk_n);
    assign proc_168_data_PIPO_blk[2] = 1'b0;
    assign proc_168_start_FIFO_blk[2] = 1'b0;
    assign proc_168_TLF_FIFO_blk[2] = 1'b0;
    assign proc_168_input_sync_blk[2] = 1'b0;
    assign proc_168_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_168[2] = dl_detect_out ? proc_dep_vld_vec_168_reg[2] : (proc_168_data_FIFO_blk[2] | proc_168_data_PIPO_blk[2] | proc_168_start_FIFO_blk[2] | proc_168_TLF_FIFO_blk[2] | proc_168_input_sync_blk[2] | proc_168_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_168_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_168_reg <= proc_dep_vld_vec_168;
        end
    end
    assign in_chan_dep_vld_vec_168[0] = dep_chan_vld_149_168;
    assign in_chan_dep_data_vec_168[175 : 0] = dep_chan_data_149_168;
    assign token_in_vec_168[0] = token_149_168;
    assign in_chan_dep_vld_vec_168[1] = dep_chan_vld_167_168;
    assign in_chan_dep_data_vec_168[351 : 176] = dep_chan_data_167_168;
    assign token_in_vec_168[1] = token_167_168;
    assign in_chan_dep_vld_vec_168[2] = dep_chan_vld_169_168;
    assign in_chan_dep_data_vec_168[527 : 352] = dep_chan_data_169_168;
    assign token_in_vec_168[2] = token_169_168;
    assign dep_chan_vld_168_167 = out_chan_dep_vld_vec_168[0];
    assign dep_chan_data_168_167 = out_chan_dep_data_168;
    assign token_168_167 = token_out_vec_168[0];
    assign dep_chan_vld_168_169 = out_chan_dep_vld_vec_168[1];
    assign dep_chan_data_168_169 = out_chan_dep_data_168;
    assign token_168_169 = token_out_vec_168[1];
    assign dep_chan_vld_168_149 = out_chan_dep_vld_vec_168[2];
    assign dep_chan_data_168_149 = out_chan_dep_data_168;
    assign token_168_149 = token_out_vec_168[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_4_x0_U0
    top_hls_deadlock_detect_unit #(176, 169, 3, 3) top_hls_deadlock_detect_unit_169 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_169),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_169),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_169),
        .token_in_vec(token_in_vec_169),
        .dl_detect_in(dl_detect_out),
        .origin(origin[169]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_169),
        .out_chan_dep_data(out_chan_dep_data_169),
        .token_out_vec(token_out_vec_169),
        .dl_detect_out(dl_in_vec[169]));

    assign proc_169_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_4_x0_U0.fifo_C_drain_C_drain_IO_L2_out_5_x0297_blk_n);
    assign proc_169_data_PIPO_blk[0] = 1'b0;
    assign proc_169_start_FIFO_blk[0] = 1'b0;
    assign proc_169_TLF_FIFO_blk[0] = 1'b0;
    assign proc_169_input_sync_blk[0] = 1'b0;
    assign proc_169_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_169[0] = dl_detect_out ? proc_dep_vld_vec_169_reg[0] : (proc_169_data_FIFO_blk[0] | proc_169_data_PIPO_blk[0] | proc_169_start_FIFO_blk[0] | proc_169_TLF_FIFO_blk[0] | proc_169_input_sync_blk[0] | proc_169_output_sync_blk[0]);
    assign proc_169_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_4_x0_U0.fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n);
    assign proc_169_data_PIPO_blk[1] = 1'b0;
    assign proc_169_start_FIFO_blk[1] = 1'b0;
    assign proc_169_TLF_FIFO_blk[1] = 1'b0;
    assign proc_169_input_sync_blk[1] = 1'b0;
    assign proc_169_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_169[1] = dl_detect_out ? proc_dep_vld_vec_169_reg[1] : (proc_169_data_FIFO_blk[1] | proc_169_data_PIPO_blk[1] | proc_169_start_FIFO_blk[1] | proc_169_TLF_FIFO_blk[1] | proc_169_input_sync_blk[1] | proc_169_output_sync_blk[1]);
    assign proc_169_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_4_x0_U0.fifo_C_drain_C_drain_IO_L1_out_4_0_x0260_blk_n);
    assign proc_169_data_PIPO_blk[2] = 1'b0;
    assign proc_169_start_FIFO_blk[2] = 1'b0;
    assign proc_169_TLF_FIFO_blk[2] = 1'b0;
    assign proc_169_input_sync_blk[2] = 1'b0;
    assign proc_169_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_169[2] = dl_detect_out ? proc_dep_vld_vec_169_reg[2] : (proc_169_data_FIFO_blk[2] | proc_169_data_PIPO_blk[2] | proc_169_start_FIFO_blk[2] | proc_169_TLF_FIFO_blk[2] | proc_169_input_sync_blk[2] | proc_169_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_169_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_169_reg <= proc_dep_vld_vec_169;
        end
    end
    assign in_chan_dep_vld_vec_169[0] = dep_chan_vld_141_169;
    assign in_chan_dep_data_vec_169[175 : 0] = dep_chan_data_141_169;
    assign token_in_vec_169[0] = token_141_169;
    assign in_chan_dep_vld_vec_169[1] = dep_chan_vld_168_169;
    assign in_chan_dep_data_vec_169[351 : 176] = dep_chan_data_168_169;
    assign token_in_vec_169[1] = token_168_169;
    assign in_chan_dep_vld_vec_169[2] = dep_chan_vld_170_169;
    assign in_chan_dep_data_vec_169[527 : 352] = dep_chan_data_170_169;
    assign token_in_vec_169[2] = token_170_169;
    assign dep_chan_vld_169_168 = out_chan_dep_vld_vec_169[0];
    assign dep_chan_data_169_168 = out_chan_dep_data_169;
    assign token_169_168 = token_out_vec_169[0];
    assign dep_chan_vld_169_170 = out_chan_dep_vld_vec_169[1];
    assign dep_chan_data_169_170 = out_chan_dep_data_169;
    assign token_169_170 = token_out_vec_169[1];
    assign dep_chan_vld_169_141 = out_chan_dep_vld_vec_169[2];
    assign dep_chan_data_169_141 = out_chan_dep_data_169;
    assign token_169_141 = token_out_vec_169[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_3_x0_U0
    top_hls_deadlock_detect_unit #(176, 170, 3, 3) top_hls_deadlock_detect_unit_170 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_170),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_170),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_170),
        .token_in_vec(token_in_vec_170),
        .dl_detect_in(dl_detect_out),
        .origin(origin[170]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_170),
        .out_chan_dep_data(out_chan_dep_data_170),
        .token_out_vec(token_out_vec_170),
        .dl_detect_out(dl_in_vec[170]));

    assign proc_170_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_3_x0_U0.fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n);
    assign proc_170_data_PIPO_blk[0] = 1'b0;
    assign proc_170_start_FIFO_blk[0] = 1'b0;
    assign proc_170_TLF_FIFO_blk[0] = 1'b0;
    assign proc_170_input_sync_blk[0] = 1'b0;
    assign proc_170_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_170[0] = dl_detect_out ? proc_dep_vld_vec_170_reg[0] : (proc_170_data_FIFO_blk[0] | proc_170_data_PIPO_blk[0] | proc_170_start_FIFO_blk[0] | proc_170_TLF_FIFO_blk[0] | proc_170_input_sync_blk[0] | proc_170_output_sync_blk[0]);
    assign proc_170_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_3_x0_U0.fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n);
    assign proc_170_data_PIPO_blk[1] = 1'b0;
    assign proc_170_start_FIFO_blk[1] = 1'b0;
    assign proc_170_TLF_FIFO_blk[1] = 1'b0;
    assign proc_170_input_sync_blk[1] = 1'b0;
    assign proc_170_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_170[1] = dl_detect_out ? proc_dep_vld_vec_170_reg[1] : (proc_170_data_FIFO_blk[1] | proc_170_data_PIPO_blk[1] | proc_170_start_FIFO_blk[1] | proc_170_TLF_FIFO_blk[1] | proc_170_input_sync_blk[1] | proc_170_output_sync_blk[1]);
    assign proc_170_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_3_x0_U0.fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n);
    assign proc_170_data_PIPO_blk[2] = 1'b0;
    assign proc_170_start_FIFO_blk[2] = 1'b0;
    assign proc_170_TLF_FIFO_blk[2] = 1'b0;
    assign proc_170_input_sync_blk[2] = 1'b0;
    assign proc_170_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_170[2] = dl_detect_out ? proc_dep_vld_vec_170_reg[2] : (proc_170_data_FIFO_blk[2] | proc_170_data_PIPO_blk[2] | proc_170_start_FIFO_blk[2] | proc_170_TLF_FIFO_blk[2] | proc_170_input_sync_blk[2] | proc_170_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_170_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_170_reg <= proc_dep_vld_vec_170;
        end
    end
    assign in_chan_dep_vld_vec_170[0] = dep_chan_vld_133_170;
    assign in_chan_dep_data_vec_170[175 : 0] = dep_chan_data_133_170;
    assign token_in_vec_170[0] = token_133_170;
    assign in_chan_dep_vld_vec_170[1] = dep_chan_vld_169_170;
    assign in_chan_dep_data_vec_170[351 : 176] = dep_chan_data_169_170;
    assign token_in_vec_170[1] = token_169_170;
    assign in_chan_dep_vld_vec_170[2] = dep_chan_vld_171_170;
    assign in_chan_dep_data_vec_170[527 : 352] = dep_chan_data_171_170;
    assign token_in_vec_170[2] = token_171_170;
    assign dep_chan_vld_170_169 = out_chan_dep_vld_vec_170[0];
    assign dep_chan_data_170_169 = out_chan_dep_data_170;
    assign token_170_169 = token_out_vec_170[0];
    assign dep_chan_vld_170_171 = out_chan_dep_vld_vec_170[1];
    assign dep_chan_data_170_171 = out_chan_dep_data_170;
    assign token_170_171 = token_out_vec_170[1];
    assign dep_chan_vld_170_133 = out_chan_dep_vld_vec_170[2];
    assign dep_chan_data_170_133 = out_chan_dep_data_170;
    assign token_170_133 = token_out_vec_170[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_2_x0_U0
    top_hls_deadlock_detect_unit #(176, 171, 3, 3) top_hls_deadlock_detect_unit_171 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_171),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_171),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_171),
        .token_in_vec(token_in_vec_171),
        .dl_detect_in(dl_detect_out),
        .origin(origin[171]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_171),
        .out_chan_dep_data(out_chan_dep_data_171),
        .token_out_vec(token_out_vec_171),
        .dl_detect_out(dl_in_vec[171]));

    assign proc_171_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_2_x0_U0.fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n);
    assign proc_171_data_PIPO_blk[0] = 1'b0;
    assign proc_171_start_FIFO_blk[0] = 1'b0;
    assign proc_171_TLF_FIFO_blk[0] = 1'b0;
    assign proc_171_input_sync_blk[0] = 1'b0;
    assign proc_171_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_171[0] = dl_detect_out ? proc_dep_vld_vec_171_reg[0] : (proc_171_data_FIFO_blk[0] | proc_171_data_PIPO_blk[0] | proc_171_start_FIFO_blk[0] | proc_171_TLF_FIFO_blk[0] | proc_171_input_sync_blk[0] | proc_171_output_sync_blk[0]);
    assign proc_171_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_2_x0_U0.fifo_C_drain_C_drain_IO_L2_out_2_x0294_blk_n);
    assign proc_171_data_PIPO_blk[1] = 1'b0;
    assign proc_171_start_FIFO_blk[1] = 1'b0;
    assign proc_171_TLF_FIFO_blk[1] = 1'b0;
    assign proc_171_input_sync_blk[1] = 1'b0;
    assign proc_171_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_171[1] = dl_detect_out ? proc_dep_vld_vec_171_reg[1] : (proc_171_data_FIFO_blk[1] | proc_171_data_PIPO_blk[1] | proc_171_start_FIFO_blk[1] | proc_171_TLF_FIFO_blk[1] | proc_171_input_sync_blk[1] | proc_171_output_sync_blk[1]);
    assign proc_171_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_2_x0_U0.fifo_C_drain_C_drain_IO_L1_out_2_0_x0244_blk_n);
    assign proc_171_data_PIPO_blk[2] = 1'b0;
    assign proc_171_start_FIFO_blk[2] = 1'b0;
    assign proc_171_TLF_FIFO_blk[2] = 1'b0;
    assign proc_171_input_sync_blk[2] = 1'b0;
    assign proc_171_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_171[2] = dl_detect_out ? proc_dep_vld_vec_171_reg[2] : (proc_171_data_FIFO_blk[2] | proc_171_data_PIPO_blk[2] | proc_171_start_FIFO_blk[2] | proc_171_TLF_FIFO_blk[2] | proc_171_input_sync_blk[2] | proc_171_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_171_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_171_reg <= proc_dep_vld_vec_171;
        end
    end
    assign in_chan_dep_vld_vec_171[0] = dep_chan_vld_125_171;
    assign in_chan_dep_data_vec_171[175 : 0] = dep_chan_data_125_171;
    assign token_in_vec_171[0] = token_125_171;
    assign in_chan_dep_vld_vec_171[1] = dep_chan_vld_170_171;
    assign in_chan_dep_data_vec_171[351 : 176] = dep_chan_data_170_171;
    assign token_in_vec_171[1] = token_170_171;
    assign in_chan_dep_vld_vec_171[2] = dep_chan_vld_172_171;
    assign in_chan_dep_data_vec_171[527 : 352] = dep_chan_data_172_171;
    assign token_in_vec_171[2] = token_172_171;
    assign dep_chan_vld_171_170 = out_chan_dep_vld_vec_171[0];
    assign dep_chan_data_171_170 = out_chan_dep_data_171;
    assign token_171_170 = token_out_vec_171[0];
    assign dep_chan_vld_171_172 = out_chan_dep_vld_vec_171[1];
    assign dep_chan_data_171_172 = out_chan_dep_data_171;
    assign token_171_172 = token_out_vec_171[1];
    assign dep_chan_vld_171_125 = out_chan_dep_vld_vec_171[2];
    assign dep_chan_data_171_125 = out_chan_dep_data_171;
    assign token_171_125 = token_out_vec_171[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_1_x0_U0
    top_hls_deadlock_detect_unit #(176, 172, 3, 3) top_hls_deadlock_detect_unit_172 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_172),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_172),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_172),
        .token_in_vec(token_in_vec_172),
        .dl_detect_in(dl_detect_out),
        .origin(origin[172]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_172),
        .out_chan_dep_data(out_chan_dep_data_172),
        .token_out_vec(token_out_vec_172),
        .dl_detect_out(dl_in_vec[172]));

    assign proc_172_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_1_x0_U0.fifo_C_drain_C_drain_IO_L2_out_2_x0294_blk_n);
    assign proc_172_data_PIPO_blk[0] = 1'b0;
    assign proc_172_start_FIFO_blk[0] = 1'b0;
    assign proc_172_TLF_FIFO_blk[0] = 1'b0;
    assign proc_172_input_sync_blk[0] = 1'b0;
    assign proc_172_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_172[0] = dl_detect_out ? proc_dep_vld_vec_172_reg[0] : (proc_172_data_FIFO_blk[0] | proc_172_data_PIPO_blk[0] | proc_172_start_FIFO_blk[0] | proc_172_TLF_FIFO_blk[0] | proc_172_input_sync_blk[0] | proc_172_output_sync_blk[0]);
    assign proc_172_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_1_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0293_blk_n);
    assign proc_172_data_PIPO_blk[1] = 1'b0;
    assign proc_172_start_FIFO_blk[1] = 1'b0;
    assign proc_172_TLF_FIFO_blk[1] = 1'b0;
    assign proc_172_input_sync_blk[1] = 1'b0;
    assign proc_172_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_172[1] = dl_detect_out ? proc_dep_vld_vec_172_reg[1] : (proc_172_data_FIFO_blk[1] | proc_172_data_PIPO_blk[1] | proc_172_start_FIFO_blk[1] | proc_172_TLF_FIFO_blk[1] | proc_172_input_sync_blk[1] | proc_172_output_sync_blk[1]);
    assign proc_172_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_1_x0_U0.fifo_C_drain_C_drain_IO_L1_out_1_0_x0236_blk_n);
    assign proc_172_data_PIPO_blk[2] = 1'b0;
    assign proc_172_start_FIFO_blk[2] = 1'b0;
    assign proc_172_TLF_FIFO_blk[2] = 1'b0;
    assign proc_172_input_sync_blk[2] = 1'b0;
    assign proc_172_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_172[2] = dl_detect_out ? proc_dep_vld_vec_172_reg[2] : (proc_172_data_FIFO_blk[2] | proc_172_data_PIPO_blk[2] | proc_172_start_FIFO_blk[2] | proc_172_TLF_FIFO_blk[2] | proc_172_input_sync_blk[2] | proc_172_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_172_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_172_reg <= proc_dep_vld_vec_172;
        end
    end
    assign in_chan_dep_vld_vec_172[0] = dep_chan_vld_117_172;
    assign in_chan_dep_data_vec_172[175 : 0] = dep_chan_data_117_172;
    assign token_in_vec_172[0] = token_117_172;
    assign in_chan_dep_vld_vec_172[1] = dep_chan_vld_171_172;
    assign in_chan_dep_data_vec_172[351 : 176] = dep_chan_data_171_172;
    assign token_in_vec_172[1] = token_171_172;
    assign in_chan_dep_vld_vec_172[2] = dep_chan_vld_173_172;
    assign in_chan_dep_data_vec_172[527 : 352] = dep_chan_data_173_172;
    assign token_in_vec_172[2] = token_173_172;
    assign dep_chan_vld_172_171 = out_chan_dep_vld_vec_172[0];
    assign dep_chan_data_172_171 = out_chan_dep_data_172;
    assign token_172_171 = token_out_vec_172[0];
    assign dep_chan_vld_172_173 = out_chan_dep_vld_vec_172[1];
    assign dep_chan_data_172_173 = out_chan_dep_data_172;
    assign token_172_173 = token_out_vec_172[1];
    assign dep_chan_vld_172_117 = out_chan_dep_vld_vec_172[2];
    assign dep_chan_data_172_117 = out_chan_dep_data_172;
    assign token_172_117 = token_out_vec_172[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L2_out_0_x0_U0
    top_hls_deadlock_detect_unit #(176, 173, 3, 3) top_hls_deadlock_detect_unit_173 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_173),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_173),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_173),
        .token_in_vec(token_in_vec_173),
        .dl_detect_in(dl_detect_out),
        .origin(origin[173]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_173),
        .out_chan_dep_data(out_chan_dep_data_173),
        .token_out_vec(token_out_vec_173),
        .dl_detect_out(dl_in_vec[173]));

    assign proc_173_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_0_x0_U0.fifo_C_drain_C_drain_IO_L2_out_1_x0293_blk_n);
    assign proc_173_data_PIPO_blk[0] = 1'b0;
    assign proc_173_start_FIFO_blk[0] = 1'b0;
    assign proc_173_TLF_FIFO_blk[0] = 1'b0;
    assign proc_173_input_sync_blk[0] = 1'b0;
    assign proc_173_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_173[0] = dl_detect_out ? proc_dep_vld_vec_173_reg[0] : (proc_173_data_FIFO_blk[0] | proc_173_data_PIPO_blk[0] | proc_173_start_FIFO_blk[0] | proc_173_TLF_FIFO_blk[0] | proc_173_input_sync_blk[0] | proc_173_output_sync_blk[0]);
    assign proc_173_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_0_x0_U0.fifo_C_drain_C_drain_IO_L2_out_0_x0292_blk_n);
    assign proc_173_data_PIPO_blk[1] = 1'b0;
    assign proc_173_start_FIFO_blk[1] = 1'b0;
    assign proc_173_TLF_FIFO_blk[1] = 1'b0;
    assign proc_173_input_sync_blk[1] = 1'b0;
    assign proc_173_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_173[1] = dl_detect_out ? proc_dep_vld_vec_173_reg[1] : (proc_173_data_FIFO_blk[1] | proc_173_data_PIPO_blk[1] | proc_173_start_FIFO_blk[1] | proc_173_TLF_FIFO_blk[1] | proc_173_input_sync_blk[1] | proc_173_output_sync_blk[1]);
    assign proc_173_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L2_out_0_x0_U0.fifo_C_drain_C_drain_IO_L1_out_0_0_x0228_blk_n);
    assign proc_173_data_PIPO_blk[2] = 1'b0;
    assign proc_173_start_FIFO_blk[2] = 1'b0;
    assign proc_173_TLF_FIFO_blk[2] = 1'b0;
    assign proc_173_input_sync_blk[2] = 1'b0;
    assign proc_173_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_173[2] = dl_detect_out ? proc_dep_vld_vec_173_reg[2] : (proc_173_data_FIFO_blk[2] | proc_173_data_PIPO_blk[2] | proc_173_start_FIFO_blk[2] | proc_173_TLF_FIFO_blk[2] | proc_173_input_sync_blk[2] | proc_173_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_173_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_173_reg <= proc_dep_vld_vec_173;
        end
    end
    assign in_chan_dep_vld_vec_173[0] = dep_chan_vld_109_173;
    assign in_chan_dep_data_vec_173[175 : 0] = dep_chan_data_109_173;
    assign token_in_vec_173[0] = token_109_173;
    assign in_chan_dep_vld_vec_173[1] = dep_chan_vld_172_173;
    assign in_chan_dep_data_vec_173[351 : 176] = dep_chan_data_172_173;
    assign token_in_vec_173[1] = token_172_173;
    assign in_chan_dep_vld_vec_173[2] = dep_chan_vld_174_173;
    assign in_chan_dep_data_vec_173[527 : 352] = dep_chan_data_174_173;
    assign token_in_vec_173[2] = token_174_173;
    assign dep_chan_vld_173_172 = out_chan_dep_vld_vec_173[0];
    assign dep_chan_data_173_172 = out_chan_dep_data_173;
    assign token_173_172 = token_out_vec_173[0];
    assign dep_chan_vld_173_174 = out_chan_dep_vld_vec_173[1];
    assign dep_chan_data_173_174 = out_chan_dep_data_173;
    assign token_173_174 = token_out_vec_173[1];
    assign dep_chan_vld_173_109 = out_chan_dep_vld_vec_173[2];
    assign dep_chan_data_173_109 = out_chan_dep_data_173;
    assign token_173_109 = token_out_vec_173[2];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L3_out_x0_U0
    top_hls_deadlock_detect_unit #(176, 174, 2, 2) top_hls_deadlock_detect_unit_174 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_174),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_174),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_174),
        .token_in_vec(token_in_vec_174),
        .dl_detect_in(dl_detect_out),
        .origin(origin[174]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_174),
        .out_chan_dep_data(out_chan_dep_data_174),
        .token_out_vec(token_out_vec_174),
        .dl_detect_out(dl_in_vec[174]));

    assign proc_174_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_x0_U0.fifo_C_drain_out_blk_n);
    assign proc_174_data_PIPO_blk[0] = 1'b0;
    assign proc_174_start_FIFO_blk[0] = 1'b0;
    assign proc_174_TLF_FIFO_blk[0] = 1'b0;
    assign proc_174_input_sync_blk[0] = 1'b0;
    assign proc_174_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_174[0] = dl_detect_out ? proc_dep_vld_vec_174_reg[0] : (proc_174_data_FIFO_blk[0] | proc_174_data_PIPO_blk[0] | proc_174_start_FIFO_blk[0] | proc_174_TLF_FIFO_blk[0] | proc_174_input_sync_blk[0] | proc_174_output_sync_blk[0]);
    assign proc_174_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_x0_U0.fifo_C_drain_local_in_blk_n);
    assign proc_174_data_PIPO_blk[1] = 1'b0;
    assign proc_174_start_FIFO_blk[1] = 1'b0;
    assign proc_174_TLF_FIFO_blk[1] = 1'b0;
    assign proc_174_input_sync_blk[1] = 1'b0;
    assign proc_174_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_174[1] = dl_detect_out ? proc_dep_vld_vec_174_reg[1] : (proc_174_data_FIFO_blk[1] | proc_174_data_PIPO_blk[1] | proc_174_start_FIFO_blk[1] | proc_174_TLF_FIFO_blk[1] | proc_174_input_sync_blk[1] | proc_174_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_174_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_174_reg <= proc_dep_vld_vec_174;
        end
    end
    assign in_chan_dep_vld_vec_174[0] = dep_chan_vld_173_174;
    assign in_chan_dep_data_vec_174[175 : 0] = dep_chan_data_173_174;
    assign token_in_vec_174[0] = token_173_174;
    assign in_chan_dep_vld_vec_174[1] = dep_chan_vld_175_174;
    assign in_chan_dep_data_vec_174[351 : 176] = dep_chan_data_175_174;
    assign token_in_vec_174[1] = token_175_174;
    assign dep_chan_vld_174_175 = out_chan_dep_vld_vec_174[0];
    assign dep_chan_data_174_175 = out_chan_dep_data_174;
    assign token_174_175 = token_out_vec_174[0];
    assign dep_chan_vld_174_173 = out_chan_dep_vld_vec_174[1];
    assign dep_chan_data_174_173 = out_chan_dep_data_174;
    assign token_174_173 = token_out_vec_174[1];

    // Process: grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0
    top_hls_deadlock_detect_unit #(176, 175, 18, 18) top_hls_deadlock_detect_unit_175 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_175),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_175),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_175),
        .token_in_vec(token_in_vec_175),
        .dl_detect_in(dl_detect_out),
        .origin(origin[175]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_175),
        .out_chan_dep_data(out_chan_dep_data_175),
        .token_out_vec(token_out_vec_175),
        .dl_detect_out(dl_in_vec[175]));

    assign proc_175_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.fifo_C_drain_local_in_blk_n);
    assign proc_175_data_PIPO_blk[0] = 1'b0;
    assign proc_175_start_FIFO_blk[0] = 1'b0;
    assign proc_175_TLF_FIFO_blk[0] = 1'b0;
    assign proc_175_input_sync_blk[0] = 1'b0;
    assign proc_175_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_175[0] = dl_detect_out ? proc_dep_vld_vec_175_reg[0] : (proc_175_data_FIFO_blk[0] | proc_175_data_PIPO_blk[0] | proc_175_start_FIFO_blk[0] | proc_175_TLF_FIFO_blk[0] | proc_175_input_sync_blk[0] | proc_175_output_sync_blk[0]);
    assign proc_175_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.C_blk_n);
    assign proc_175_data_PIPO_blk[1] = 1'b0;
    assign proc_175_start_FIFO_blk[1] = 1'b0;
    assign proc_175_TLF_FIFO_blk[1] = 1'b0;
    assign proc_175_input_sync_blk[1] = 1'b0;
    assign proc_175_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_175[1] = dl_detect_out ? proc_dep_vld_vec_175_reg[1] : (proc_175_data_FIFO_blk[1] | proc_175_data_PIPO_blk[1] | proc_175_start_FIFO_blk[1] | proc_175_TLF_FIFO_blk[1] | proc_175_input_sync_blk[1] | proc_175_output_sync_blk[1]);
    assign proc_175_data_FIFO_blk[2] = 1'b0;
    assign proc_175_data_PIPO_blk[2] = 1'b0;
    assign proc_175_start_FIFO_blk[2] = 1'b0;
    assign proc_175_TLF_FIFO_blk[2] = 1'b0;
    assign proc_175_input_sync_blk[2] = 1'b0;
    assign proc_175_output_sync_blk[2] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[2] = dl_detect_out ? proc_dep_vld_vec_175_reg[2] : (proc_175_data_FIFO_blk[2] | proc_175_data_PIPO_blk[2] | proc_175_start_FIFO_blk[2] | proc_175_TLF_FIFO_blk[2] | proc_175_input_sync_blk[2] | proc_175_output_sync_blk[2]);
    assign proc_175_data_FIFO_blk[3] = 1'b0;
    assign proc_175_data_PIPO_blk[3] = 1'b0;
    assign proc_175_start_FIFO_blk[3] = 1'b0;
    assign proc_175_TLF_FIFO_blk[3] = 1'b0;
    assign proc_175_input_sync_blk[3] = 1'b0;
    assign proc_175_output_sync_blk[3] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[3] = dl_detect_out ? proc_dep_vld_vec_175_reg[3] : (proc_175_data_FIFO_blk[3] | proc_175_data_PIPO_blk[3] | proc_175_start_FIFO_blk[3] | proc_175_TLF_FIFO_blk[3] | proc_175_input_sync_blk[3] | proc_175_output_sync_blk[3]);
    assign proc_175_data_FIFO_blk[4] = 1'b0;
    assign proc_175_data_PIPO_blk[4] = 1'b0;
    assign proc_175_start_FIFO_blk[4] = 1'b0;
    assign proc_175_TLF_FIFO_blk[4] = 1'b0;
    assign proc_175_input_sync_blk[4] = 1'b0;
    assign proc_175_output_sync_blk[4] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[4] = dl_detect_out ? proc_dep_vld_vec_175_reg[4] : (proc_175_data_FIFO_blk[4] | proc_175_data_PIPO_blk[4] | proc_175_start_FIFO_blk[4] | proc_175_TLF_FIFO_blk[4] | proc_175_input_sync_blk[4] | proc_175_output_sync_blk[4]);
    assign proc_175_data_FIFO_blk[5] = 1'b0;
    assign proc_175_data_PIPO_blk[5] = 1'b0;
    assign proc_175_start_FIFO_blk[5] = 1'b0;
    assign proc_175_TLF_FIFO_blk[5] = 1'b0;
    assign proc_175_input_sync_blk[5] = 1'b0;
    assign proc_175_output_sync_blk[5] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[5] = dl_detect_out ? proc_dep_vld_vec_175_reg[5] : (proc_175_data_FIFO_blk[5] | proc_175_data_PIPO_blk[5] | proc_175_start_FIFO_blk[5] | proc_175_TLF_FIFO_blk[5] | proc_175_input_sync_blk[5] | proc_175_output_sync_blk[5]);
    assign proc_175_data_FIFO_blk[6] = 1'b0;
    assign proc_175_data_PIPO_blk[6] = 1'b0;
    assign proc_175_start_FIFO_blk[6] = 1'b0;
    assign proc_175_TLF_FIFO_blk[6] = 1'b0;
    assign proc_175_input_sync_blk[6] = 1'b0;
    assign proc_175_output_sync_blk[6] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[6] = dl_detect_out ? proc_dep_vld_vec_175_reg[6] : (proc_175_data_FIFO_blk[6] | proc_175_data_PIPO_blk[6] | proc_175_start_FIFO_blk[6] | proc_175_TLF_FIFO_blk[6] | proc_175_input_sync_blk[6] | proc_175_output_sync_blk[6]);
    assign proc_175_data_FIFO_blk[7] = 1'b0;
    assign proc_175_data_PIPO_blk[7] = 1'b0;
    assign proc_175_start_FIFO_blk[7] = 1'b0;
    assign proc_175_TLF_FIFO_blk[7] = 1'b0;
    assign proc_175_input_sync_blk[7] = 1'b0;
    assign proc_175_output_sync_blk[7] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[7] = dl_detect_out ? proc_dep_vld_vec_175_reg[7] : (proc_175_data_FIFO_blk[7] | proc_175_data_PIPO_blk[7] | proc_175_start_FIFO_blk[7] | proc_175_TLF_FIFO_blk[7] | proc_175_input_sync_blk[7] | proc_175_output_sync_blk[7]);
    assign proc_175_data_FIFO_blk[8] = 1'b0;
    assign proc_175_data_PIPO_blk[8] = 1'b0;
    assign proc_175_start_FIFO_blk[8] = 1'b0;
    assign proc_175_TLF_FIFO_blk[8] = 1'b0;
    assign proc_175_input_sync_blk[8] = 1'b0;
    assign proc_175_output_sync_blk[8] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[8] = dl_detect_out ? proc_dep_vld_vec_175_reg[8] : (proc_175_data_FIFO_blk[8] | proc_175_data_PIPO_blk[8] | proc_175_start_FIFO_blk[8] | proc_175_TLF_FIFO_blk[8] | proc_175_input_sync_blk[8] | proc_175_output_sync_blk[8]);
    assign proc_175_data_FIFO_blk[9] = 1'b0;
    assign proc_175_data_PIPO_blk[9] = 1'b0;
    assign proc_175_start_FIFO_blk[9] = 1'b0;
    assign proc_175_TLF_FIFO_blk[9] = 1'b0;
    assign proc_175_input_sync_blk[9] = 1'b0;
    assign proc_175_output_sync_blk[9] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.A_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[9] = dl_detect_out ? proc_dep_vld_vec_175_reg[9] : (proc_175_data_FIFO_blk[9] | proc_175_data_PIPO_blk[9] | proc_175_start_FIFO_blk[9] | proc_175_TLF_FIFO_blk[9] | proc_175_input_sync_blk[9] | proc_175_output_sync_blk[9]);
    assign proc_175_data_FIFO_blk[10] = 1'b0;
    assign proc_175_data_PIPO_blk[10] = 1'b0;
    assign proc_175_start_FIFO_blk[10] = 1'b0;
    assign proc_175_TLF_FIFO_blk[10] = 1'b0;
    assign proc_175_input_sync_blk[10] = 1'b0;
    assign proc_175_output_sync_blk[10] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[10] = dl_detect_out ? proc_dep_vld_vec_175_reg[10] : (proc_175_data_FIFO_blk[10] | proc_175_data_PIPO_blk[10] | proc_175_start_FIFO_blk[10] | proc_175_TLF_FIFO_blk[10] | proc_175_input_sync_blk[10] | proc_175_output_sync_blk[10]);
    assign proc_175_data_FIFO_blk[11] = 1'b0;
    assign proc_175_data_PIPO_blk[11] = 1'b0;
    assign proc_175_start_FIFO_blk[11] = 1'b0;
    assign proc_175_TLF_FIFO_blk[11] = 1'b0;
    assign proc_175_input_sync_blk[11] = 1'b0;
    assign proc_175_output_sync_blk[11] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[11] = dl_detect_out ? proc_dep_vld_vec_175_reg[11] : (proc_175_data_FIFO_blk[11] | proc_175_data_PIPO_blk[11] | proc_175_start_FIFO_blk[11] | proc_175_TLF_FIFO_blk[11] | proc_175_input_sync_blk[11] | proc_175_output_sync_blk[11]);
    assign proc_175_data_FIFO_blk[12] = 1'b0;
    assign proc_175_data_PIPO_blk[12] = 1'b0;
    assign proc_175_start_FIFO_blk[12] = 1'b0;
    assign proc_175_TLF_FIFO_blk[12] = 1'b0;
    assign proc_175_input_sync_blk[12] = 1'b0;
    assign proc_175_output_sync_blk[12] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[12] = dl_detect_out ? proc_dep_vld_vec_175_reg[12] : (proc_175_data_FIFO_blk[12] | proc_175_data_PIPO_blk[12] | proc_175_start_FIFO_blk[12] | proc_175_TLF_FIFO_blk[12] | proc_175_input_sync_blk[12] | proc_175_output_sync_blk[12]);
    assign proc_175_data_FIFO_blk[13] = 1'b0;
    assign proc_175_data_PIPO_blk[13] = 1'b0;
    assign proc_175_start_FIFO_blk[13] = 1'b0;
    assign proc_175_TLF_FIFO_blk[13] = 1'b0;
    assign proc_175_input_sync_blk[13] = 1'b0;
    assign proc_175_output_sync_blk[13] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[13] = dl_detect_out ? proc_dep_vld_vec_175_reg[13] : (proc_175_data_FIFO_blk[13] | proc_175_data_PIPO_blk[13] | proc_175_start_FIFO_blk[13] | proc_175_TLF_FIFO_blk[13] | proc_175_input_sync_blk[13] | proc_175_output_sync_blk[13]);
    assign proc_175_data_FIFO_blk[14] = 1'b0;
    assign proc_175_data_PIPO_blk[14] = 1'b0;
    assign proc_175_start_FIFO_blk[14] = 1'b0;
    assign proc_175_TLF_FIFO_blk[14] = 1'b0;
    assign proc_175_input_sync_blk[14] = 1'b0;
    assign proc_175_output_sync_blk[14] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[14] = dl_detect_out ? proc_dep_vld_vec_175_reg[14] : (proc_175_data_FIFO_blk[14] | proc_175_data_PIPO_blk[14] | proc_175_start_FIFO_blk[14] | proc_175_TLF_FIFO_blk[14] | proc_175_input_sync_blk[14] | proc_175_output_sync_blk[14]);
    assign proc_175_data_FIFO_blk[15] = 1'b0;
    assign proc_175_data_PIPO_blk[15] = 1'b0;
    assign proc_175_start_FIFO_blk[15] = 1'b0;
    assign proc_175_TLF_FIFO_blk[15] = 1'b0;
    assign proc_175_input_sync_blk[15] = 1'b0;
    assign proc_175_output_sync_blk[15] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[15] = dl_detect_out ? proc_dep_vld_vec_175_reg[15] : (proc_175_data_FIFO_blk[15] | proc_175_data_PIPO_blk[15] | proc_175_start_FIFO_blk[15] | proc_175_TLF_FIFO_blk[15] | proc_175_input_sync_blk[15] | proc_175_output_sync_blk[15]);
    assign proc_175_data_FIFO_blk[16] = 1'b0;
    assign proc_175_data_PIPO_blk[16] = 1'b0;
    assign proc_175_start_FIFO_blk[16] = 1'b0;
    assign proc_175_TLF_FIFO_blk[16] = 1'b0;
    assign proc_175_input_sync_blk[16] = 1'b0;
    assign proc_175_output_sync_blk[16] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[16] = dl_detect_out ? proc_dep_vld_vec_175_reg[16] : (proc_175_data_FIFO_blk[16] | proc_175_data_PIPO_blk[16] | proc_175_start_FIFO_blk[16] | proc_175_TLF_FIFO_blk[16] | proc_175_input_sync_blk[16] | proc_175_output_sync_blk[16]);
    assign proc_175_data_FIFO_blk[17] = 1'b0;
    assign proc_175_data_PIPO_blk[17] = 1'b0;
    assign proc_175_start_FIFO_blk[17] = 1'b0;
    assign proc_175_TLF_FIFO_blk[17] = 1'b0;
    assign proc_175_input_sync_blk[17] = 1'b0;
    assign proc_175_output_sync_blk[17] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_90.C_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_90.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_175[17] = dl_detect_out ? proc_dep_vld_vec_175_reg[17] : (proc_175_data_FIFO_blk[17] | proc_175_data_PIPO_blk[17] | proc_175_start_FIFO_blk[17] | proc_175_TLF_FIFO_blk[17] | proc_175_input_sync_blk[17] | proc_175_output_sync_blk[17]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_175_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_175_reg <= proc_dep_vld_vec_175;
        end
    end
    assign in_chan_dep_vld_vec_175[0] = dep_chan_vld_1_175;
    assign in_chan_dep_data_vec_175[175 : 0] = dep_chan_data_1_175;
    assign token_in_vec_175[0] = token_1_175;
    assign in_chan_dep_vld_vec_175[1] = dep_chan_vld_86_175;
    assign in_chan_dep_data_vec_175[351 : 176] = dep_chan_data_86_175;
    assign token_in_vec_175[1] = token_86_175;
    assign in_chan_dep_vld_vec_175[2] = dep_chan_vld_87_175;
    assign in_chan_dep_data_vec_175[527 : 352] = dep_chan_data_87_175;
    assign token_in_vec_175[2] = token_87_175;
    assign in_chan_dep_vld_vec_175[3] = dep_chan_vld_88_175;
    assign in_chan_dep_data_vec_175[703 : 528] = dep_chan_data_88_175;
    assign token_in_vec_175[3] = token_88_175;
    assign in_chan_dep_vld_vec_175[4] = dep_chan_vld_89_175;
    assign in_chan_dep_data_vec_175[879 : 704] = dep_chan_data_89_175;
    assign token_in_vec_175[4] = token_89_175;
    assign in_chan_dep_vld_vec_175[5] = dep_chan_vld_90_175;
    assign in_chan_dep_data_vec_175[1055 : 880] = dep_chan_data_90_175;
    assign token_in_vec_175[5] = token_90_175;
    assign in_chan_dep_vld_vec_175[6] = dep_chan_vld_91_175;
    assign in_chan_dep_data_vec_175[1231 : 1056] = dep_chan_data_91_175;
    assign token_in_vec_175[6] = token_91_175;
    assign in_chan_dep_vld_vec_175[7] = dep_chan_vld_92_175;
    assign in_chan_dep_data_vec_175[1407 : 1232] = dep_chan_data_92_175;
    assign token_in_vec_175[7] = token_92_175;
    assign in_chan_dep_vld_vec_175[8] = dep_chan_vld_93_175;
    assign in_chan_dep_data_vec_175[1583 : 1408] = dep_chan_data_93_175;
    assign token_in_vec_175[8] = token_93_175;
    assign in_chan_dep_vld_vec_175[9] = dep_chan_vld_94_175;
    assign in_chan_dep_data_vec_175[1759 : 1584] = dep_chan_data_94_175;
    assign token_in_vec_175[9] = token_94_175;
    assign in_chan_dep_vld_vec_175[10] = dep_chan_vld_95_175;
    assign in_chan_dep_data_vec_175[1935 : 1760] = dep_chan_data_95_175;
    assign token_in_vec_175[10] = token_95_175;
    assign in_chan_dep_vld_vec_175[11] = dep_chan_vld_96_175;
    assign in_chan_dep_data_vec_175[2111 : 1936] = dep_chan_data_96_175;
    assign token_in_vec_175[11] = token_96_175;
    assign in_chan_dep_vld_vec_175[12] = dep_chan_vld_97_175;
    assign in_chan_dep_data_vec_175[2287 : 2112] = dep_chan_data_97_175;
    assign token_in_vec_175[12] = token_97_175;
    assign in_chan_dep_vld_vec_175[13] = dep_chan_vld_98_175;
    assign in_chan_dep_data_vec_175[2463 : 2288] = dep_chan_data_98_175;
    assign token_in_vec_175[13] = token_98_175;
    assign in_chan_dep_vld_vec_175[14] = dep_chan_vld_99_175;
    assign in_chan_dep_data_vec_175[2639 : 2464] = dep_chan_data_99_175;
    assign token_in_vec_175[14] = token_99_175;
    assign in_chan_dep_vld_vec_175[15] = dep_chan_vld_100_175;
    assign in_chan_dep_data_vec_175[2815 : 2640] = dep_chan_data_100_175;
    assign token_in_vec_175[15] = token_100_175;
    assign in_chan_dep_vld_vec_175[16] = dep_chan_vld_101_175;
    assign in_chan_dep_data_vec_175[2991 : 2816] = dep_chan_data_101_175;
    assign token_in_vec_175[16] = token_101_175;
    assign in_chan_dep_vld_vec_175[17] = dep_chan_vld_174_175;
    assign in_chan_dep_data_vec_175[3167 : 2992] = dep_chan_data_174_175;
    assign token_in_vec_175[17] = token_174_175;
    assign dep_chan_vld_175_174 = out_chan_dep_vld_vec_175[0];
    assign dep_chan_data_175_174 = out_chan_dep_data_175;
    assign token_175_174 = token_out_vec_175[0];
    assign dep_chan_vld_175_1 = out_chan_dep_vld_vec_175[1];
    assign dep_chan_data_175_1 = out_chan_dep_data_175;
    assign token_175_1 = token_out_vec_175[1];
    assign dep_chan_vld_175_86 = out_chan_dep_vld_vec_175[2];
    assign dep_chan_data_175_86 = out_chan_dep_data_175;
    assign token_175_86 = token_out_vec_175[2];
    assign dep_chan_vld_175_87 = out_chan_dep_vld_vec_175[3];
    assign dep_chan_data_175_87 = out_chan_dep_data_175;
    assign token_175_87 = token_out_vec_175[3];
    assign dep_chan_vld_175_88 = out_chan_dep_vld_vec_175[4];
    assign dep_chan_data_175_88 = out_chan_dep_data_175;
    assign token_175_88 = token_out_vec_175[4];
    assign dep_chan_vld_175_89 = out_chan_dep_vld_vec_175[5];
    assign dep_chan_data_175_89 = out_chan_dep_data_175;
    assign token_175_89 = token_out_vec_175[5];
    assign dep_chan_vld_175_90 = out_chan_dep_vld_vec_175[6];
    assign dep_chan_data_175_90 = out_chan_dep_data_175;
    assign token_175_90 = token_out_vec_175[6];
    assign dep_chan_vld_175_91 = out_chan_dep_vld_vec_175[7];
    assign dep_chan_data_175_91 = out_chan_dep_data_175;
    assign token_175_91 = token_out_vec_175[7];
    assign dep_chan_vld_175_92 = out_chan_dep_vld_vec_175[8];
    assign dep_chan_data_175_92 = out_chan_dep_data_175;
    assign token_175_92 = token_out_vec_175[8];
    assign dep_chan_vld_175_93 = out_chan_dep_vld_vec_175[9];
    assign dep_chan_data_175_93 = out_chan_dep_data_175;
    assign token_175_93 = token_out_vec_175[9];
    assign dep_chan_vld_175_94 = out_chan_dep_vld_vec_175[10];
    assign dep_chan_data_175_94 = out_chan_dep_data_175;
    assign token_175_94 = token_out_vec_175[10];
    assign dep_chan_vld_175_95 = out_chan_dep_vld_vec_175[11];
    assign dep_chan_data_175_95 = out_chan_dep_data_175;
    assign token_175_95 = token_out_vec_175[11];
    assign dep_chan_vld_175_96 = out_chan_dep_vld_vec_175[12];
    assign dep_chan_data_175_96 = out_chan_dep_data_175;
    assign token_175_96 = token_out_vec_175[12];
    assign dep_chan_vld_175_97 = out_chan_dep_vld_vec_175[13];
    assign dep_chan_data_175_97 = out_chan_dep_data_175;
    assign token_175_97 = token_out_vec_175[13];
    assign dep_chan_vld_175_98 = out_chan_dep_vld_vec_175[14];
    assign dep_chan_data_175_98 = out_chan_dep_data_175;
    assign token_175_98 = token_out_vec_175[14];
    assign dep_chan_vld_175_99 = out_chan_dep_vld_vec_175[15];
    assign dep_chan_data_175_99 = out_chan_dep_data_175;
    assign token_175_99 = token_out_vec_175[15];
    assign dep_chan_vld_175_100 = out_chan_dep_vld_vec_175[16];
    assign dep_chan_data_175_100 = out_chan_dep_data_175;
    assign token_175_100 = token_out_vec_175[16];
    assign dep_chan_vld_175_101 = out_chan_dep_vld_vec_175[17];
    assign dep_chan_data_175_101 = out_chan_dep_data_175;
    assign token_175_101 = token_out_vec_175[17];


`include "top_hls_deadlock_report_unit.vh"
