

================================================================
== Vivado HLS Report for 'rx_exh_fsm_512_s'
================================================================
* Date:           Mon Mar  1 13:04:13 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.776|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     820|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     373|    -|
|Register         |        -|      -|    1213|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1213|    1193|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln792_fu_786_p2                       |     +    |      0|  0|  15|           5|           4|
    |add_ln827_fu_728_p2                       |     +    |      0|  0|  15|           5|           4|
    |grp_fu_519_p2                             |     +    |      0|  0|  31|           1|          24|
    |payLoadLength_V_3_fu_1162_p2              |     +    |      0|  0|  24|          17|           6|
    |payLoadLength_V_4_fu_1018_p2              |     +    |      0|  0|  24|          17|           6|
    |payLoadLength_V_5_fu_943_p2               |     +    |      0|  0|  24|           6|          17|
    |payLoadLength_V_fu_1259_p2                |     +    |      0|  0|  24|          17|           7|
    |tmp_vaddr_V_1_fu_1202_p2                  |     +    |      0|  0|  71|          64|          64|
    |tmp_vaddr_V_3_fu_1053_p2                  |     +    |      0|  0|  71|          64|          64|
    |tmp_vaddr_V_4_fu_1380_p2                  |     +    |      0|  0|  71|          64|          64|
    |tmp_vaddr_V_fu_973_p2                     |     +    |      0|  0|  71|          64|          64|
    |remainingLength_V_2_fu_1176_p2            |     -    |      0|  0|  39|          32|          32|
    |remainingLength_V_fu_1269_p2              |     -    |      0|  0|  39|          32|          32|
    |ap_condition_1016                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1703                         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1709                         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op105_write_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op227_write_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op229_write_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op245_write_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op55_read_state1             |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op66_read_state1             |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op82_read_state1             |    and   |      0|  0|   2|           1|           1|
    |memoryWriteCmd_V_dat_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |memoryWriteCmd_V_dat_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |memoryWriteCmd_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |memoryWriteCmd_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |route_3_fu_1152_p2                        |    and   |      0|  0|   2|           1|           1|
    |route_fu_1249_p2                          |    and   |      0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_286_p3                 |    and   |      0|  0|   2|           1|           0|
    |tmp_2_nbreadreq_fu_336_p3                 |    and   |      0|  0|   2|           1|           0|
    |tmp_3_nbreadreq_fu_294_p3                 |    and   |      0|  0|   2|           1|           0|
    |tmp_4_nbreadreq_fu_314_p3                 |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_328_p3                   |    and   |      0|  0|   2|           1|           0|
    |empty_226_fu_908_p2                       |   icmp   |      0|  0|  11|           5|           4|
    |empty_228_fu_768_p2                       |   icmp   |      0|  0|  11|           5|           4|
    |empty_229_fu_774_p2                       |   icmp   |      0|  0|  11|           5|           3|
    |empty_fu_902_p2                           |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln775_1_fu_1244_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln775_fu_1239_p2                     |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln792_fu_802_p2                      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln801_fu_808_p2                      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln822_1_fu_1142_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln822_fu_722_p2                      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln827_fu_744_p2                      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln879_fu_1005_p2                     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln883_1_fu_716_p2                    |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln883_fu_762_p2                      |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln906_fu_698_p2                      |   icmp   |      0|  0|  11|           5|           4|
    |memoryWriteCmd_V_dat_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |memoryWriteCmd_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |route_4_fu_1091_p2                        |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_pp0_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2          |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op124_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op128_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op136_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op147_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op162_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op168_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op171_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op191_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op202_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op217_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op219_write_state2           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op248_write_state3           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op250_write_state3           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op252_write_state3           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op257_write_state3           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op261_write_state3           |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op264_write_state3           |    or    |      0|  0|   2|           1|           1|
    |empty_227_fu_914_p2                       |    or    |      0|  0|   2|           1|           1|
    |empty_230_fu_780_p2                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln822_fu_1147_p2                      |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 820|         570|         483|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4  |  15|          3|    1|          3|
    |dmaMeta_msn_V                                   |   9|          2|   24|         48|
    |exh_lengthFifo_V_V_blk_n                        |   9|          2|    1|          2|
    |m_axis_mem_write_cmd_TDATA_blk_n                |   9|          2|    1|          2|
    |memoryWriteCmd_V_dat_1_data_in                  |  38|          7|   96|        672|
    |memoryWriteCmd_V_dat_1_data_out                 |   9|          2|   96|        192|
    |memoryWriteCmd_V_dat_1_state                    |  15|          3|    2|          6|
    |memoryWriteCmd_V_dest_V_1_data_in               |  21|          4|    1|          4|
    |memoryWriteCmd_V_dest_V_1_data_out              |   9|          2|    1|          2|
    |memoryWriteCmd_V_dest_V_1_state                 |  15|          3|    2|          6|
    |msnTable2rxExh_rsp_V_blk_n                      |   9|          2|    1|          2|
    |pe_fsmState                                     |  15|          3|    2|          6|
    |rxExh2msnTable_upd_r_1_blk_n                    |   9|          2|    1|          2|
    |rxExh2msnTable_upd_r_1_din                      |  38|          7|  137|        959|
    |rx_drop2exhFsm_MetaF_1_blk_n                    |   9|          2|    1|          2|
    |rx_exhEventMetaFifo_s_12_blk_n                  |   9|          2|    1|          2|
    |rx_exhEventMetaFifo_s_12_din                    |  15|          3|   50|        150|
    |rx_fsm2exh_MetaFifo_s_11_blk_n                  |   9|          2|    1|          2|
    |rx_pkgShiftTypeFifo_s_8_blk_n                   |   9|          2|    1|          2|
    |rx_pkgShiftTypeFifo_s_8_din                     |  21|          4|    2|          8|
    |rx_pkgSplitTypeFifo_s_7_blk_n                   |   9|          2|    1|          2|
    |rx_pkgSplitTypeFifo_s_7_din                     |  27|          5|    6|         30|
    |rx_readReqAddr_pop_r_1_blk_n                    |   9|          2|    1|          2|
    |rx_readReqAddr_pop_r_4_blk_n                    |   9|          2|    1|          2|
    |rx_readReqTable_upd_1_blk_n                     |   9|          2|    1|          2|
    |rx_readRequestFifo_V_blk_n                      |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 373|         76|  434|       2114|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |    1|   0|    1|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |consumeReadAddr                          |    1|   0|    1|          0|
    |dmaMeta_dma_length_V                     |   32|   0|   32|          0|
    |dmaMeta_msn_V                            |   24|   0|   24|          0|
    |dmaMeta_vaddr_V                          |   64|   0|   64|          0|
    |empty_227_reg_1583                       |    1|   0|    1|          0|
    |empty_230_reg_1535                       |    1|   0|    1|          0|
    |empty_230_reg_1535_pp0_iter1_reg         |    1|   0|    1|          0|
    |exHeader_header_V                        |  224|   0|  224|          0|
    |headerLen_V_reg_1526                     |   32|   0|   32|          0|
    |icmp_ln792_reg_1539                      |    1|   0|    1|          0|
    |icmp_ln792_reg_1539_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln801_reg_1543                      |    1|   0|    1|          0|
    |icmp_ln822_reg_1517                      |    1|   0|    1|          0|
    |icmp_ln827_reg_1522                      |    1|   0|    1|          0|
    |icmp_ln827_reg_1522_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln879_reg_1597                      |    1|   0|    1|          0|
    |icmp_ln883_1_reg_1513                    |    1|   0|    1|          0|
    |icmp_ln883_reg_1531                      |    1|   0|    1|          0|
    |icmp_ln883_reg_1531_pp0_iter1_reg        |    1|   0|    1|          0|
    |icmp_ln906_reg_1509                      |    1|   0|    1|          0|
    |icmp_ln906_reg_1509_pp0_iter1_reg        |    1|   0|    1|          0|
    |memoryWriteCmd_V_dat_1_payload_A         |   96|   0|   96|          0|
    |memoryWriteCmd_V_dat_1_payload_B         |   96|   0|   96|          0|
    |memoryWriteCmd_V_dat_1_sel_rd            |    1|   0|    1|          0|
    |memoryWriteCmd_V_dat_1_sel_wr            |    1|   0|    1|          0|
    |memoryWriteCmd_V_dat_1_state             |    2|   0|    2|          0|
    |memoryWriteCmd_V_dest_V_1_payload_A      |    1|   0|    1|          0|
    |memoryWriteCmd_V_dest_V_1_payload_B      |    1|   0|    1|          0|
    |memoryWriteCmd_V_dest_V_1_sel_rd         |    1|   0|    1|          0|
    |memoryWriteCmd_V_dest_V_1_sel_wr         |    1|   0|    1|          0|
    |memoryWriteCmd_V_dest_V_1_state          |    2|   0|    2|          0|
    |meta_dest_qp_V_2                         |   24|   0|   24|          0|
    |meta_op_code_6                           |    5|   0|    5|          0|
    |meta_psn_V_2                             |   24|   0|   24|          0|
    |pe_fsmState                              |    2|   0|    2|          0|
    |pe_fsmState_load_reg_1467                |    2|   0|    2|          0|
    |pe_fsmState_load_reg_1467_pp0_iter1_reg  |    2|   0|    2|          0|
    |readReqAddr_V                            |   64|   0|   64|          0|
    |reg_587                                  |  224|   0|  224|          0|
    |reg_598                                  |    8|   0|    8|          0|
    |reg_602                                  |    8|   0|    8|          0|
    |reg_606                                  |    8|   0|    8|          0|
    |reg_610                                  |    8|   0|    8|          0|
    |tmp_2_reg_1563                           |    1|   0|    1|          0|
    |tmp_data_addr_V_reg_1492                 |   64|   0|   64|          0|
    |tmp_dest_qp_V_load_n_reg_1567            |   24|   0|   24|          0|
    |tmp_msn_V_4_reg_1486                     |   24|   0|   24|          0|
    |tmp_op_code_reg_1471                     |    5|   0|    5|          0|
    |tmp_op_code_reg_1471_pp0_iter1_reg       |    5|   0|    5|          0|
    |tmp_psn_V_load_new_i_reg_1572            |   24|   0|   24|          0|
    |tmp_psn_V_reg_1587                       |   24|   0|   24|          0|
    |tmp_qpn_V_11_reg_1577                    |   16|   0|   16|          0|
    |tmp_qpn_V_8_reg_1601                     |   16|   0|   16|          0|
    |tmp_reg_1559                             |    1|   0|    1|          0|
    |udpLength_V                              |   16|   0|   16|          0|
    |udpLength_V_load_reg_1501                |   16|   0|   16|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 1213|   0| 1213|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|ap_done                           | out |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|ap_continue                       |  in |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |      rx_exh_fsm<512>     | return value |
|msnTable2rxExh_rsp_V_dout         |  in |  152|   ap_fifo  |   msnTable2rxExh_rsp_V   |    pointer   |
|msnTable2rxExh_rsp_V_empty_n      |  in |    1|   ap_fifo  |   msnTable2rxExh_rsp_V   |    pointer   |
|msnTable2rxExh_rsp_V_read         | out |    1|   ap_fifo  |   msnTable2rxExh_rsp_V   |    pointer   |
|exh_lengthFifo_V_V_dout           |  in |   16|   ap_fifo  |    exh_lengthFifo_V_V    |    pointer   |
|exh_lengthFifo_V_V_empty_n        |  in |    1|   ap_fifo  |    exh_lengthFifo_V_V    |    pointer   |
|exh_lengthFifo_V_V_read           | out |    1|   ap_fifo  |    exh_lengthFifo_V_V    |    pointer   |
|rx_readReqAddr_pop_r_1_dout       |  in |   64|   ap_fifo  |  rx_readReqAddr_pop_r_1  |    pointer   |
|rx_readReqAddr_pop_r_1_empty_n    |  in |    1|   ap_fifo  |  rx_readReqAddr_pop_r_1  |    pointer   |
|rx_readReqAddr_pop_r_1_read       | out |    1|   ap_fifo  |  rx_readReqAddr_pop_r_1  |    pointer   |
|rx_fsm2exh_MetaFifo_s_11_dout     |  in |   92|   ap_fifo  | rx_fsm2exh_MetaFifo_s_11 |    pointer   |
|rx_fsm2exh_MetaFifo_s_11_empty_n  |  in |    1|   ap_fifo  | rx_fsm2exh_MetaFifo_s_11 |    pointer   |
|rx_fsm2exh_MetaFifo_s_11_read     | out |    1|   ap_fifo  | rx_fsm2exh_MetaFifo_s_11 |    pointer   |
|rx_drop2exhFsm_MetaF_1_dout       |  in |  241|   ap_fifo  |  rx_drop2exhFsm_MetaF_1  |    pointer   |
|rx_drop2exhFsm_MetaF_1_empty_n    |  in |    1|   ap_fifo  |  rx_drop2exhFsm_MetaF_1  |    pointer   |
|rx_drop2exhFsm_MetaF_1_read       | out |    1|   ap_fifo  |  rx_drop2exhFsm_MetaF_1  |    pointer   |
|rx_pkgShiftTypeFifo_s_8_din       | out |    2|   ap_fifo  |  rx_pkgShiftTypeFifo_s_8 |    pointer   |
|rx_pkgShiftTypeFifo_s_8_full_n    |  in |    1|   ap_fifo  |  rx_pkgShiftTypeFifo_s_8 |    pointer   |
|rx_pkgShiftTypeFifo_s_8_write     | out |    1|   ap_fifo  |  rx_pkgShiftTypeFifo_s_8 |    pointer   |
|rxExh2msnTable_upd_r_1_din        | out |  137|   ap_fifo  |  rxExh2msnTable_upd_r_1  |    pointer   |
|rxExh2msnTable_upd_r_1_full_n     |  in |    1|   ap_fifo  |  rxExh2msnTable_upd_r_1  |    pointer   |
|rxExh2msnTable_upd_r_1_write      | out |    1|   ap_fifo  |  rxExh2msnTable_upd_r_1  |    pointer   |
|rx_pkgSplitTypeFifo_s_7_din       | out |    6|   ap_fifo  |  rx_pkgSplitTypeFifo_s_7 |    pointer   |
|rx_pkgSplitTypeFifo_s_7_full_n    |  in |    1|   ap_fifo  |  rx_pkgSplitTypeFifo_s_7 |    pointer   |
|rx_pkgSplitTypeFifo_s_7_write     | out |    1|   ap_fifo  |  rx_pkgSplitTypeFifo_s_7 |    pointer   |
|rx_readRequestFifo_V_din          | out |  129|   ap_fifo  |   rx_readRequestFifo_V   |    pointer   |
|rx_readRequestFifo_V_full_n       |  in |    1|   ap_fifo  |   rx_readRequestFifo_V   |    pointer   |
|rx_readRequestFifo_V_write        | out |    1|   ap_fifo  |   rx_readRequestFifo_V   |    pointer   |
|rx_exhEventMetaFifo_s_12_din      | out |   50|   ap_fifo  | rx_exhEventMetaFifo_s_12 |    pointer   |
|rx_exhEventMetaFifo_s_12_full_n   |  in |    1|   ap_fifo  | rx_exhEventMetaFifo_s_12 |    pointer   |
|rx_exhEventMetaFifo_s_12_write    | out |    1|   ap_fifo  | rx_exhEventMetaFifo_s_12 |    pointer   |
|rx_readReqAddr_pop_r_4_din        | out |   17|   ap_fifo  |  rx_readReqAddr_pop_r_4  |    pointer   |
|rx_readReqAddr_pop_r_4_full_n     |  in |    1|   ap_fifo  |  rx_readReqAddr_pop_r_4  |    pointer   |
|rx_readReqAddr_pop_r_4_write      | out |    1|   ap_fifo  |  rx_readReqAddr_pop_r_4  |    pointer   |
|m_axis_mem_write_cmd_TREADY       |  in |    1|    axis    |  memoryWriteCmd_V_dest_V |    pointer   |
|m_axis_mem_write_cmd_TVALID       | out |    1|    axis    |  memoryWriteCmd_V_dest_V |    pointer   |
|m_axis_mem_write_cmd_TDEST        | out |    1|    axis    |  memoryWriteCmd_V_dest_V |    pointer   |
|rx_readReqTable_upd_1_din         | out |   41|   ap_fifo  |   rx_readReqTable_upd_1  |    pointer   |
|rx_readReqTable_upd_1_full_n      |  in |    1|   ap_fifo  |   rx_readReqTable_upd_1  |    pointer   |
|rx_readReqTable_upd_1_write       | out |    1|   ap_fifo  |   rx_readReqTable_upd_1  |    pointer   |
|m_axis_mem_write_cmd_TDATA        | out |   96|    axis    |   memoryWriteCmd_V_dat   |    pointer   |
+----------------------------------+-----+-----+------------+--------------------------+--------------+

