# Loading project Lab01
# reading /home/tyto5/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project part1
# Compile of part1.v failed with 6 errors.
# Compile of part1.v was successful.
# Compile of part1.v was successful.
# Compile of part1.v was successful.
# Load canceled
# Load canceled
# Load canceled
# Compile of part1.v was successful.
# Load canceled
# Compile of part1.v was successful.
# Load canceled
