{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508101638185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508101638186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 15:07:18 2017 " "Processing started: Sun Oct 15 15:07:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508101638186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101638186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101638186 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1508101638524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SignExt.v(9) " "Verilog HDL information at SignExt.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "SignExt.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/SignExt.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1508101652569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExt.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExt " "Found entity 1: SignExt" {  } { { "SignExt.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/SignExt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBanc.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterBanc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBanc " "Found entity 1: RegisterBanc" {  } { { "RegisterBanc.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/RegisterBanc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rs RS IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rs\" differs only in case from object \"RS\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rt RT IF_ID.v(5) " "Verilog HDL Declaration information at IF_ID.v(5): object \"Rt\" differs only in case from object \"RT\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE IF_ID.v(6) " "Verilog HDL Declaration information at IF_ID.v(6): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Pc PC IF_ID.v(9) " "Verilog HDL Declaration information at IF_ID.v(9): object \"Pc\" differs only in case from object \"PC\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jaddr JADDR IF_ID.v(7) " "Verilog HDL Declaration information at IF_ID.v(7): object \"Jaddr\" differs only in case from object \"JADDR\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm IMM IF_ID.v(8) " "Verilog HDL Declaration information at IF_ID.v(8): object \"Imm\" differs only in case from object \"IMM\" in the same scope" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Opcode OPCODE ID_Ex.v(5) " "Verilog HDL Declaration information at ID_Ex.v(5): object \"Opcode\" differs only in case from object \"OPCODE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memWD MEMWD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"memWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD ID_Ex.v(10) " "Verilog HDL Declaration information at ID_Ex.v(10): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BSelector BSELECTOR ID_Ex.v(6) " "Verilog HDL Declaration information at ID_Ex.v(6): object \"BSelector\" differs only in case from object \"BSELECTOR\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rd RD ID_Ex.v(7) " "Verilog HDL Declaration information at ID_Ex.v(7): object \"Rd\" differs only in case from object \"RD\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue1 RVALUE1 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue1\" differs only in case from object \"RVALUE1\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RValue2 RVALUE2 ID_Ex.v(8) " "Verilog HDL Declaration information at ID_Ex.v(8): object \"RValue2\" differs only in case from object \"RVALUE2\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ImmValue IMMVALUE ID_Ex.v(9) " "Verilog HDL Declaration information at ID_Ex.v(9): object \"ImmValue\" differs only in case from object \"IMMVALUE\" in the same scope" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID_Ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ID_Ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemoryAddress MEMORYADDRESS EX_MEM.v(9) " "Verilog HDL Declaration information at EX_MEM.v(9): object \"MemoryAddress\" differs only in case from object \"MEMORYADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS EX_MEM.v(6) " "Verilog HDL Declaration information at EX_MEM.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DataIn DATAIN EX_MEM.v(8) " "Verilog HDL Declaration information at EX_MEM.v(8): object \"DataIn\" differs only in case from object \"DATAIN\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE EX_MEM.v(10) " "Verilog HDL Declaration information at EX_MEM.v(10): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWD MEMWD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemWD\" differs only in case from object \"MEMWD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRD MEMRD EX_MEM.v(7) " "Verilog HDL Declaration information at EX_MEM.v(7): object \"MemRD\" differs only in case from object \"MEMRD\" in the same scope" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file EX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite REGWRITE MEM_WB.v(5) " "Verilog HDL Declaration information at MEM_WB.v(5): object \"RegWrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteAddress WRITEADDRESS MEM_WB.v(6) " "Verilog HDL Declaration information at MEM_WB.v(6): object \"WriteAddress\" differs only in case from object \"WRITEADDRESS\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData WRITEDATA MEM_WB.v(7) " "Verilog HDL Declaration information at MEM_WB.v(7): object \"WriteData\" differs only in case from object \"WRITEDATA\" in the same scope" {  } { { "MEM_WB.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508101652576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_WB.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SimpleReg.v 1 1 " "Found 1 design units, including 1 entities, in source file SimpleReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimpleReg " "Found entity 1: SimpleReg" {  } { { "SimpleReg.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/SimpleReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxReg.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxReg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxReg " "Found entity 1: MuxReg" {  } { { "MuxReg.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/MuxReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxData.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxData.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxData " "Found entity 1: MuxData" {  } { { "MuxData.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/MuxData.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenSeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/sevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508101652643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxData MuxData:pcselectmux " "Elaborating entity \"MuxData\" for hierarchy \"MuxData:pcselectmux\"" {  } { { "Processor.v" "pcselectmux" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleReg SimpleReg:pcreg " "Elaborating entity \"SimpleReg\" for hierarchy \"SimpleReg:pcreg\"" {  } { { "Processor.v" "pcreg" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:insmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:insmem\"" {  } { { "Processor.v" "insmem" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652651 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UsableInstruc InstructionMem.v(59) " "Verilog HDL Always Construct warning at InstructionMem.v(59): inferring latch(es) for variable \"UsableInstruc\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ended InstructionMem.v(59) " "Verilog HDL Always Construct warning at InstructionMem.v(59): inferring latch(es) for variable \"ended\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstructionMem.v(15) " "Net \"mem.data_a\" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstructionMem.v(15) " "Net \"mem.waddr_a\" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstructionMem.v(15) " "Net \"mem.we_a\" at InstructionMem.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ended\[0\] InstructionMem.v(62) " "Inferred latch for \"ended\[0\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[0\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[0\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[1\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[1\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[2\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[2\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[3\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[3\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[4\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[4\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[5\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[5\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[6\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[6\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[7\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[7\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652652 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[8\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[8\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[9\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[9\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[10\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[10\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[11\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[11\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[12\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[12\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[13\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[13\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[14\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[14\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[15\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[15\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[16\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[16\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[17\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[17\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[18\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[18\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[19\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[19\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[20\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[20\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[21\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[21\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[22\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[22\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[23\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[23\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[24\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[24\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[25\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[25\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[26\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[26\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[27\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[27\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[28\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[28\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[29\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[29\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[30\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[30\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UsableInstruc\[31\] InstructionMem.v(62) " "Inferred latch for \"UsableInstruc\[31\]\" at InstructionMem.v(62)" {  } { { "InstructionMem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652653 "|Processor|InstructionMem:insmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:ifid " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:ifid\"" {  } { { "Processor.v" "ifid" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExt SignExt:signext " "Elaborating entity \"SignExt\" for hierarchy \"SignExt:signext\"" {  } { { "Processor.v" "signext" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ctrlunit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ctrlunit\"" {  } { { "Processor.v" "ctrlunit" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxReg MuxReg:reg1 " "Elaborating entity \"MuxReg\" for hierarchy \"MuxReg:reg1\"" {  } { { "Processor.v" "reg1" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:ss " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:ss\"" {  } { { "Processor.v" "ss" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBanc RegisterBanc:regbank " "Elaborating entity \"RegisterBanc\" for hierarchy \"RegisterBanc:regbank\"" {  } { { "Processor.v" "regbank" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:idex " "Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:idex\"" {  } { { "Processor.v" "idex" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processor.v" "alu" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:exmen " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:exmen\"" {  } { { "Processor.v" "exmen" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamen " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamen\"" {  } { { "Processor.v" "datamen" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem DataMemory:datamen\|mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"DataMemory:datamen\|mem:mem1\"" {  } { { "DataMemory.v" "mem1" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Pruebas mif/text.mif " "Parameter \"init_file\" = \"../Pruebas mif/text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9142 " "Parameter \"numwords_a\" = \"9142\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1508101652761 ""}  } { { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1508101652761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjg1 " "Found entity 1: altsyncram_sjg1" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjg1 DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated " "Elaborating entity \"altsyncram_sjg1\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_sjg1.tdf" "rden_decode" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kfb " "Found entity 1: mux_kfb" {  } { { "db/mux_kfb.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/mux_kfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508101652895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101652895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kfb DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|mux_kfb:mux2 " "Elaborating entity \"mux_kfb\" for hierarchy \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|mux_kfb:mux2\"" {  } { { "db/altsyncram_sjg1.tdf" "mux2" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:menwb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:menwb\"" {  } { { "Processor.v" "menwb" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101652900 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a0 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a1 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a2 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a3 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a4 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a5 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 153 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a6 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a7 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a8 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 219 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a9 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a10 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a11 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a12 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a13 " "Synthesized away node \"DataMemory:datamen\|mem:mem1\|altsyncram:altsyncram_component\|altsyncram_sjg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_sjg1.tdf" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mem.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v" 82 0 0 } } { "DataMemory.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v" 18 0 0 } } { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653240 "|Processor|DataMemory:datamen|mem:mem1|altsyncram:altsyncram_component|altsyncram_sjg1:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1508101653240 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1508101653240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1508101653589 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[0\] VCC " "Pin \"seven\[0\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[1\] VCC " "Pin \"seven\[1\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[2\] VCC " "Pin \"seven\[2\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[3\] VCC " "Pin \"seven\[3\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[4\] VCC " "Pin \"seven\[4\]\" is stuck at VCC" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[5\] GND " "Pin \"seven\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven\[6\] GND " "Pin \"seven\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508101653613 "|Processor|seven[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508101653613 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "132 " "132 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508101653621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/frander/Downloads/CE-4301-Arqui1/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file /home/frander/Downloads/CE-4301-Arqui1/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101653686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508101653795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508101653795 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653849 "|Processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Processor.v" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508101653849 "|Processor|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508101653849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508101653849 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508101653849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508101653849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1044 " "Peak virtual memory: 1044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508101653872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 15:07:33 2017 " "Processing ended: Sun Oct 15 15:07:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508101653872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508101653872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508101653872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508101653872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1508101655060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508101655061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 15:07:34 2017 " "Processing started: Sun Oct 15 15:07:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508101655061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1508101655061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1508101655062 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1508101655113 ""}
{ "Info" "0" "" "Project  = Processor" {  } {  } 0 0 "Project  = Processor" 0 0 "Fitter" 0 0 1508101655113 ""}
{ "Info" "0" "" "Revision = Processor" {  } {  } 0 0 "Revision = Processor" 0 0 "Fitter" 0 0 1508101655114 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1508101655284 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508101655289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508101655341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508101655342 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508101655870 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508101655895 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1508101655959 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1508101671632 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508101671651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508101671654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508101671654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508101671654 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508101671654 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508101671655 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508101671655 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508101671655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1508101671655 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508101671655 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508101671672 ""}
{ "Info" "ISTA_SDC_FOUND" "Processor.sdc " "Reading SDC File: 'Processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1508101682445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Processor.sdc 42 altera_reserved_tck port " "Ignored filter at Processor.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508101682446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Processor.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Processor.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682447 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Processor.sdc 61 altera_reserved_tck clock " "Ignored filter at Processor.sdc(61): altera_reserved_tck could not be matched with a clock" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1508101682447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 61 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(61): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682447 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 61 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(61): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 62 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(62): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682447 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 62 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(62): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 63 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(63): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682448 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 63 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(63): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 64 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(64): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682448 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 64 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(64): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 65 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(65): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682448 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 65 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(65): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 66 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(66): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682449 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 66 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(66): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 67 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(67): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682449 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 67 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(67): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 68 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(68): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682449 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 68 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(68): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups Processor.sdc 87 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at Processor.sdc(87): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101682449 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1508101682449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508101682451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1508101682451 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1508101682452 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1508101682452 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1508101682452 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1508101682453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508101682455 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1508101682541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508101682997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508101683488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508101683628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508101683628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508101684371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/home/frander/Downloads/CE-4301-Arqui1/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1508101693154 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508101693154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1508101693410 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1508101693410 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508101693410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508101693412 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1508101694559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508101694600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508101695050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508101695050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508101695380 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508101697806 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508101698048 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/frander/Downloads/CE-4301-Arqui1/Processor/output_files/Processor.fit.smsg " "Generated suppressed messages file /home/frander/Downloads/CE-4301-Arqui1/Processor/output_files/Processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508101698104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1988 " "Peak virtual memory: 1988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508101698534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 15:08:18 2017 " "Processing ended: Sun Oct 15 15:08:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508101698534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508101698534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508101698534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508101698534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1508101703403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508101703480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 15:08:23 2017 " "Processing started: Sun Oct 15 15:08:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508101703480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1508101703480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1508101703481 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1508101711403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508101711990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 15:08:31 2017 " "Processing ended: Sun Oct 15 15:08:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508101711990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508101711990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508101711990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1508101711990 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1508101712188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1508101713062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508101713063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 15:08:32 2017 " "Processing started: Sun Oct 15 15:08:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508101713063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101713063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processor -c Processor " "Command: quartus_sta Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101713063 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1508101713146 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101713756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101713824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101713824 ""}
{ "Info" "ISTA_SDC_FOUND" "Processor.sdc " "Reading SDC File: 'Processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Processor.sdc 42 altera_reserved_tck port " "Ignored filter at Processor.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Processor.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at Processor.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 33.333 -waveform \{ 0.000 16.666 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714569 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Processor.sdc 61 altera_reserved_tck clock " "Ignored filter at Processor.sdc(61): altera_reserved_tck could not be matched with a clock" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 61 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(61): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714569 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 61 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(61): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 62 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(62): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714570 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 62 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(62): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 63 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(63): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714570 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 63 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(63): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 64 Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(64): Argument -rise_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714570 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 64 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(64): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714570 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 65 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(65): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714571 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 65 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(65): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 66 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(66): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714571 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 66 Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(66): Argument -rise_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 67 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(67): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.310  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714571 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 67 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(67): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 68 Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(68): Argument -fall_from with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.270  " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714571 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty Processor.sdc 68 Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_uncertainty at Processor.sdc(68): Argument -fall_to with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups Processor.sdc 87 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at Processor.sdc(87): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508101714572 ""}  } { { "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" "" { Text "/home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714572 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714572 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714573 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714573 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714573 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714573 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1508101714574 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714580 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508101714580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714587 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508101714589 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101714627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715338 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715338 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715338 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715340 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715342 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508101715344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101715524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716068 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716117 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716117 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716118 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716118 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716127 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716131 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508101716134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716359 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716360 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716360 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716363 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101716370 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101717977 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101717977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1142 " "Peak virtual memory: 1142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508101717999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 15:08:37 2017 " "Processing ended: Sun Oct 15 15:08:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508101717999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508101717999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508101717999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101717999 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508101719522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508101719523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 15:08:39 2017 " "Processing started: Sun Oct 15 15:08:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508101719523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1508101719523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1508101719523 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1508101720443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processor.vo /home/frander/Downloads/CE-4301-Arqui1/Processor/simulation/modelsim/ simulation " "Generated file Processor.vo in folder \"/home/frander/Downloads/CE-4301-Arqui1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508101720576 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1133 " "Peak virtual memory: 1133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508101720630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 15:08:40 2017 " "Processing ended: Sun Oct 15 15:08:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508101720630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508101720630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508101720630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1508101720630 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus Prime Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1508101720803 ""}
