$date
	Sun Nov  9 13:02:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SteuerFSM $end
$var wire 8 ! result [7:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 4 $ digit [3:0] $end
$var reg 1 % enter $end
$var reg 3 & op [2:0] $end
$var reg 1 ' rst $end
$var reg 1 ( start $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 4 ) digit [3:0] $end
$var wire 1 % enter $end
$var wire 3 * op [2:0] $end
$var wire 1 ' rst $end
$var wire 1 ( start $end
$var parameter 3 + CALC $end
$var parameter 3 , IDLE $end
$var parameter 3 - INPUT_A $end
$var parameter 3 . INPUT_B $end
$var parameter 3 / OP_SELECT $end
$var parameter 3 0 RESULT $end
$var reg 8 1 A [7:0] $end
$var reg 8 2 B [7:0] $end
$var reg 1 " done $end
$var reg 3 3 next_state [2:0] $end
$var reg 8 4 result [7:0] $end
$var reg 3 5 state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 0
b11 /
b10 .
b1 -
b0 ,
b100 +
$end
#0
$dumpvars
b0 5
b0 4
b0 3
bx 2
bx 1
b0 *
b0 )
0(
1'
b0 &
0%
b0 $
0#
0"
b0 !
$end
#5000
1#
#10000
0#
#12000
b1 3
1(
0'
#15000
b1 5
1#
#20000
0#
#22000
b10 3
1%
b100 $
b100 )
0(
#25000
b11 3
b100 1
b10 5
1#
#30000
0#
#32000
b10 3
0%
#35000
1#
#40000
0#
#42000
b11 3
1%
b11 $
b11 )
#45000
b100 3
b11 2
b11 5
1#
#50000
0#
#52000
b100 3
0%
#55000
b111 !
b111 4
b101 3
b100 5
1#
#60000
0#
#65000
1"
b0 !
b0 4
b0 3
b101 5
1#
#70000
0#
#75000
0"
b0 5
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#102000
