module top_module(
	output reg one);

	always @(always_comb, one) begin
		one = 1'b1;
	end
	
endmodule
