verilog xil_defaultlib  \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9e89/StreamingFIFO_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/9e89/Q_srl.v" \
"../../../bd/finn_design/ip/finn_design_StreamingFIFO_0_0/sim/finn_design_StreamingFIFO_0_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_2_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_3_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_5_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_6_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_7_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_mux_4_2_8_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0_sparsemux_31_4_40_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e70c/hdl/verilog/MatrixVectorActivation_0.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/sim/finn_design_MatrixVectorActivation_0_0.v" \

sv xil_defaultlib  \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv" \

verilog xil_defaultlib  \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_0_wstrm_0/sim/finn_design_MatrixVectorActivation_0_wstrm_0.v" \
"../../../bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_mul_2ns_2s_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e34a/hdl/verilog/MatrixVectorActivation_1.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/sim/finn_design_MatrixVectorActivation_1_0.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_1_wstrm_0/sim/finn_design_MatrixVectorActivation_1_wstrm_0.v" \
"../../../bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_mul_2ns_2s_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/02a2/hdl/verilog/MatrixVectorActivation_2.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/sim/finn_design_MatrixVectorActivation_2_0.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_2_wstrm_0/sim/finn_design_MatrixVectorActivation_2_wstrm_0.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a8af/hdl/verilog/MatrixVectorActivation_3_flow_control_loop_pipe_no_ap_cont.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a8af/hdl/verilog/MatrixVectorActivation_3_mul_2ns_2s_4_1_1.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a8af/hdl/verilog/MatrixVectorActivation_3_regslice_both.v" \
"../../../../finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/a8af/hdl/verilog/MatrixVectorActivation_3.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_3_0/sim/finn_design_MatrixVectorActivation_3_0.v" \
"../../../bd/finn_design/ip/finn_design_MatrixVectorActivation_3_wstrm_0/sim/finn_design_MatrixVectorActivation_3_wstrm_0.v" \
"../../../bd/finn_design/sim/finn_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
