{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645355139192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645355139201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 20 19:05:39 2022 " "Processing started: Sun Feb 20 19:05:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645355139201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355139201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIR_Filtr -c IIR_Filtr " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIR_Filtr -c IIR_Filtr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355139201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645355139760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645355139760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir.sv 1 1 " "Found 1 design units, including 1 entities, in source file iir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IIR " "Found entity 1: IIR" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355150650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355150650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_ADD " "Found entity 1: FP_ADD" {  } { { "FP_ADD.v" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355150652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355150652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_add/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_add) " "Found design unit 1: dspba_library_package (fp_add)" {  } { { "FP_ADD/dspba_library_package.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_add/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FP_ADD/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FP_ADD/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151118 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "FP_ADD/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151118 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FP_ADD/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151118 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FP_ADD/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151118 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "FP_ADD/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add/fp_add_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_add/fp_add_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP_ADD_0002-normal " "Found design unit 1: FP_ADD_0002-normal" {  } { { "FP_ADD/FP_ADD_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151122 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP_ADD_0002 " "Found entity 1: FP_ADD_0002" {  } { { "FP_ADD/FP_ADD_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_SUB " "Found entity 1: FP_SUB" {  } { { "FP_SUB.v" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_sub) " "Found design unit 1: dspba_library_package (fp_sub)" {  } { { "FP_SUB/dspba_library_package.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FP_SUB/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FP_SUB/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "FP_SUB/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151129 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FP_SUB/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151129 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FP_SUB/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151129 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "FP_SUB/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub/fp_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_sub/fp_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP_SUB_0002-normal " "Found design unit 1: FP_SUB_0002-normal" {  } { { "FP_SUB/FP_SUB_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151134 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP_SUB_0002 " "Found entity 1: FP_SUB_0002" {  } { { "FP_SUB/FP_SUB_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MULT " "Found entity 1: FP_MULT" {  } { { "FP_MULT.v" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fp_mult/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_mult) " "Found design unit 1: dspba_library_package (fp_mult)" {  } { { "FP_MULT/dspba_library_package.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_mult/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FP_MULT/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FP_MULT/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "FP_MULT/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151140 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FP_MULT/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151140 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FP_MULT/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151140 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "FP_MULT/dspba_library.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult/fp_mult_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_mult/fp_mult_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FP_MULT_0002-normal " "Found design unit 1: FP_MULT_0002-normal" {  } { { "FP_MULT/FP_MULT_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/FP_MULT_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151144 ""} { "Info" "ISGN_ENTITY_NAME" "1 FP_MULT_0002 " "Found entity 1: FP_MULT_0002" {  } { { "FP_MULT/FP_MULT_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/FP_MULT_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645355151148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIR " "Elaborating entity \"IIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645355151218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S IIR.sv(39) " "Verilog HDL or VHDL warning at IIR.sv(39): object \"S\" assigned a value but never read" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645355151218 "|IIR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2 IIR.sv(40) " "Verilog HDL or VHDL warning at IIR.sv(40): object \"A2\" assigned a value but never read" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645355151218 "|IIR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A3 IIR.sv(41) " "Verilog HDL or VHDL warning at IIR.sv(41): object \"A3\" assigned a value but never read" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645355151219 "|IIR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B2 IIR.sv(42) " "Verilog HDL or VHDL warning at IIR.sv(42): object \"B2\" assigned a value but never read" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645355151219 "|IIR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 IIR.sv(32) " "Verilog HDL assignment warning at IIR.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645355151219 "|IIR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "summ_a3 IIR.sv(84) " "Verilog HDL Always Construct warning at IIR.sv(84): variable \"summ_a3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645355151220 "|IIR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sh_1 IIR.sv(85) " "Verilog HDL Always Construct warning at IIR.sv(85): variable \"sh_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645355151220 "|IIR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "summ_b3 IIR.sv(86) " "Verilog HDL Always Construct warning at IIR.sv(86): variable \"summ_b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645355151220 "|IIR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sh_1 IIR.sv(90) " "Verilog HDL Always Construct warning at IIR.sv(90): variable \"sh_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645355151221 "|IIR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sh_2 IIR.sv(91) " "Verilog HDL Always Construct warning at IIR.sv(91): variable \"sh_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645355151221 "|IIR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_signal IIR.sv(92) " "Verilog HDL Always Construct warning at IIR.sv(92): variable \"o_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1645355151221 "|IIR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sh_1 IIR.sv(80) " "Verilog HDL Always Construct warning at IIR.sv(80): inferring latch(es) for variable \"sh_1\", which holds its previous value in one or more paths through the always construct" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645355151221 "|IIR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sh_2 IIR.sv(80) " "Verilog HDL Always Construct warning at IIR.sv(80): inferring latch(es) for variable \"sh_2\", which holds its previous value in one or more paths through the always construct" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645355151222 "|IIR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_signal IIR.sv(80) " "Verilog HDL Always Construct warning at IIR.sv(80): inferring latch(es) for variable \"o_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645355151222 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[0\] IIR.sv(80) " "Inferred latch for \"o_signal\[0\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151223 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[1\] IIR.sv(80) " "Inferred latch for \"o_signal\[1\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151223 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[2\] IIR.sv(80) " "Inferred latch for \"o_signal\[2\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151223 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[3\] IIR.sv(80) " "Inferred latch for \"o_signal\[3\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151223 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[4\] IIR.sv(80) " "Inferred latch for \"o_signal\[4\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[5\] IIR.sv(80) " "Inferred latch for \"o_signal\[5\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[6\] IIR.sv(80) " "Inferred latch for \"o_signal\[6\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[7\] IIR.sv(80) " "Inferred latch for \"o_signal\[7\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[8\] IIR.sv(80) " "Inferred latch for \"o_signal\[8\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[9\] IIR.sv(80) " "Inferred latch for \"o_signal\[9\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[10\] IIR.sv(80) " "Inferred latch for \"o_signal\[10\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[11\] IIR.sv(80) " "Inferred latch for \"o_signal\[11\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[12\] IIR.sv(80) " "Inferred latch for \"o_signal\[12\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[13\] IIR.sv(80) " "Inferred latch for \"o_signal\[13\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[14\] IIR.sv(80) " "Inferred latch for \"o_signal\[14\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[15\] IIR.sv(80) " "Inferred latch for \"o_signal\[15\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[16\] IIR.sv(80) " "Inferred latch for \"o_signal\[16\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[17\] IIR.sv(80) " "Inferred latch for \"o_signal\[17\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151224 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[18\] IIR.sv(80) " "Inferred latch for \"o_signal\[18\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[19\] IIR.sv(80) " "Inferred latch for \"o_signal\[19\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[20\] IIR.sv(80) " "Inferred latch for \"o_signal\[20\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[21\] IIR.sv(80) " "Inferred latch for \"o_signal\[21\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[22\] IIR.sv(80) " "Inferred latch for \"o_signal\[22\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[23\] IIR.sv(80) " "Inferred latch for \"o_signal\[23\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[24\] IIR.sv(80) " "Inferred latch for \"o_signal\[24\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[25\] IIR.sv(80) " "Inferred latch for \"o_signal\[25\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[26\] IIR.sv(80) " "Inferred latch for \"o_signal\[26\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[27\] IIR.sv(80) " "Inferred latch for \"o_signal\[27\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[28\] IIR.sv(80) " "Inferred latch for \"o_signal\[28\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[29\] IIR.sv(80) " "Inferred latch for \"o_signal\[29\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151225 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[30\] IIR.sv(80) " "Inferred latch for \"o_signal\[30\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_signal\[31\] IIR.sv(80) " "Inferred latch for \"o_signal\[31\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[0\] IIR.sv(80) " "Inferred latch for \"sh_2\[0\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[1\] IIR.sv(80) " "Inferred latch for \"sh_2\[1\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[2\] IIR.sv(80) " "Inferred latch for \"sh_2\[2\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[3\] IIR.sv(80) " "Inferred latch for \"sh_2\[3\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[4\] IIR.sv(80) " "Inferred latch for \"sh_2\[4\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[5\] IIR.sv(80) " "Inferred latch for \"sh_2\[5\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[6\] IIR.sv(80) " "Inferred latch for \"sh_2\[6\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[7\] IIR.sv(80) " "Inferred latch for \"sh_2\[7\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[8\] IIR.sv(80) " "Inferred latch for \"sh_2\[8\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[9\] IIR.sv(80) " "Inferred latch for \"sh_2\[9\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151226 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[10\] IIR.sv(80) " "Inferred latch for \"sh_2\[10\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[11\] IIR.sv(80) " "Inferred latch for \"sh_2\[11\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[12\] IIR.sv(80) " "Inferred latch for \"sh_2\[12\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[13\] IIR.sv(80) " "Inferred latch for \"sh_2\[13\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[14\] IIR.sv(80) " "Inferred latch for \"sh_2\[14\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[15\] IIR.sv(80) " "Inferred latch for \"sh_2\[15\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[16\] IIR.sv(80) " "Inferred latch for \"sh_2\[16\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[17\] IIR.sv(80) " "Inferred latch for \"sh_2\[17\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[18\] IIR.sv(80) " "Inferred latch for \"sh_2\[18\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[19\] IIR.sv(80) " "Inferred latch for \"sh_2\[19\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[20\] IIR.sv(80) " "Inferred latch for \"sh_2\[20\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[21\] IIR.sv(80) " "Inferred latch for \"sh_2\[21\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[22\] IIR.sv(80) " "Inferred latch for \"sh_2\[22\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[23\] IIR.sv(80) " "Inferred latch for \"sh_2\[23\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151227 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[24\] IIR.sv(80) " "Inferred latch for \"sh_2\[24\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[25\] IIR.sv(80) " "Inferred latch for \"sh_2\[25\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[26\] IIR.sv(80) " "Inferred latch for \"sh_2\[26\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[27\] IIR.sv(80) " "Inferred latch for \"sh_2\[27\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[28\] IIR.sv(80) " "Inferred latch for \"sh_2\[28\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[29\] IIR.sv(80) " "Inferred latch for \"sh_2\[29\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[30\] IIR.sv(80) " "Inferred latch for \"sh_2\[30\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_2\[31\] IIR.sv(80) " "Inferred latch for \"sh_2\[31\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[0\] IIR.sv(80) " "Inferred latch for \"sh_1\[0\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[1\] IIR.sv(80) " "Inferred latch for \"sh_1\[1\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[2\] IIR.sv(80) " "Inferred latch for \"sh_1\[2\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[3\] IIR.sv(80) " "Inferred latch for \"sh_1\[3\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[4\] IIR.sv(80) " "Inferred latch for \"sh_1\[4\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[5\] IIR.sv(80) " "Inferred latch for \"sh_1\[5\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[6\] IIR.sv(80) " "Inferred latch for \"sh_1\[6\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[7\] IIR.sv(80) " "Inferred latch for \"sh_1\[7\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151228 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[8\] IIR.sv(80) " "Inferred latch for \"sh_1\[8\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[9\] IIR.sv(80) " "Inferred latch for \"sh_1\[9\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[10\] IIR.sv(80) " "Inferred latch for \"sh_1\[10\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[11\] IIR.sv(80) " "Inferred latch for \"sh_1\[11\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[12\] IIR.sv(80) " "Inferred latch for \"sh_1\[12\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[13\] IIR.sv(80) " "Inferred latch for \"sh_1\[13\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[14\] IIR.sv(80) " "Inferred latch for \"sh_1\[14\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[15\] IIR.sv(80) " "Inferred latch for \"sh_1\[15\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[16\] IIR.sv(80) " "Inferred latch for \"sh_1\[16\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[17\] IIR.sv(80) " "Inferred latch for \"sh_1\[17\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[18\] IIR.sv(80) " "Inferred latch for \"sh_1\[18\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[19\] IIR.sv(80) " "Inferred latch for \"sh_1\[19\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[20\] IIR.sv(80) " "Inferred latch for \"sh_1\[20\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[21\] IIR.sv(80) " "Inferred latch for \"sh_1\[21\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[22\] IIR.sv(80) " "Inferred latch for \"sh_1\[22\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[23\] IIR.sv(80) " "Inferred latch for \"sh_1\[23\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151229 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[24\] IIR.sv(80) " "Inferred latch for \"sh_1\[24\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[25\] IIR.sv(80) " "Inferred latch for \"sh_1\[25\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[26\] IIR.sv(80) " "Inferred latch for \"sh_1\[26\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[27\] IIR.sv(80) " "Inferred latch for \"sh_1\[27\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[28\] IIR.sv(80) " "Inferred latch for \"sh_1\[28\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[29\] IIR.sv(80) " "Inferred latch for \"sh_1\[29\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[30\] IIR.sv(80) " "Inferred latch for \"sh_1\[30\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sh_1\[31\] IIR.sv(80) " "Inferred latch for \"sh_1\[31\]\" at IIR.sv(80)" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355151230 "|IIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_MULT FP_MULT:mult_s " "Elaborating entity \"FP_MULT\" for hierarchy \"FP_MULT:mult_s\"" {  } { { "IIR.sv" "mult_s" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_MULT_0002 FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst " "Elaborating entity \"FP_MULT_0002\" for hierarchy \"FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\"" {  } { { "FP_MULT.v" "fp_mult_inst" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prodXY_uid105_prod_uid47_fpMulTest_cma_reset FP_MULT_0002.vhd(165) " "Verilog HDL or VHDL warning at FP_MULT_0002.vhd(165): object \"prodXY_uid105_prod_uid47_fpMulTest_cma_reset\" assigned a value but never read" {  } { { "FP_MULT/FP_MULT_0002.vhd" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/FP_MULT_0002.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645355151266 "|IIR|FP_MULT:mult_s|FP_MULT_0002:fp_mult_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\|dspba_delay:fracXIsZero_uid17_fpMulTest_delay\"" {  } { { "FP_MULT/FP_MULT_0002.vhd" "fracXIsZero_uid17_fpMulTest_delay" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/FP_MULT_0002.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\|dspba_delay:prodXY_uid105_prod_uid47_fpMulTest_cma_delay\"" {  } { { "FP_MULT/FP_MULT_0002.vhd" "prodXY_uid105_prod_uid47_fpMulTest_cma_delay" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/FP_MULT_0002.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_MULT:mult_s\|FP_MULT_0002:fp_mult_inst\|dspba_delay:redist1_expSum_uid44_fpMulTest_q_2\"" {  } { { "FP_MULT/FP_MULT_0002.vhd" "redist1_expSum_uid44_fpMulTest_q_2" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_MULT/FP_MULT_0002.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_SUB FP_SUB:sub_a2 " "Elaborating entity \"FP_SUB\" for hierarchy \"FP_SUB:sub_a2\"" {  } { { "IIR.sv" "sub_a2" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_SUB_0002 FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst " "Elaborating entity \"FP_SUB_0002\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\"" {  } { { "FP_SUB.v" "fp_sub_inst" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:effSub_uid53_fpSubTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:effSub_uid53_fpSubTest_delay\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "effSub_uid53_fpSubTest_delay" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist0_stickyBits_uid70_fpSubTest_merged_bit_select_c_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist11_frac_aSig_uid23_fpSubTest_b_1\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist11_frac_aSig_uid23_fpSubTest_b_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist1_r_uid180_lzCountVal_uid86_fpSubTest_q_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist6_sigA_uid51_fpSubTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist6_sigA_uid51_fpSubTest_b_2\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist6_sigA_uid51_fpSubTest_b_2" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist12_exp_aSig_uid22_fpSubTest_b_1\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist12_exp_aSig_uid22_fpSubTest_b_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist2_vStage_uid155_lzCountVal_uid86_fpSubTest_b_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_SUB:sub_a2\|FP_SUB_0002:fp_sub_inst\|dspba_delay:redist3_fracGRS_uid85_fpSubTest_q_1\"" {  } { { "FP_SUB/FP_SUB_0002.vhd" "redist3_fracGRS_uid85_fpSubTest_q_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_SUB/FP_SUB_0002.vhd" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_ADD FP_ADD:add_b2 " "Elaborating entity \"FP_ADD\" for hierarchy \"FP_ADD:add_b2\"" {  } { { "IIR.sv" "add_b2" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_ADD_0002 FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst " "Elaborating entity \"FP_ADD_0002\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\"" {  } { { "FP_ADD.v" "fp_add_inst" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:effSub_uid52_fpAddTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:effSub_uid52_fpAddTest_delay\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "effSub_uid52_fpAddTest_delay" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist0_stickyBits_uid69_fpAddTest_merged_bit_select_c_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist11_frac_aSig_uid22_fpAddTest_b_1\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist11_frac_aSig_uid22_fpAddTest_b_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist1_r_uid179_lzCountVal_uid85_fpAddTest_q_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist6_sigA_uid50_fpAddTest_b_2\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist6_sigA_uid50_fpAddTest_b_2" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist12_exp_aSig_uid21_fpAddTest_b_1\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist12_exp_aSig_uid21_fpAddTest_b_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist2_vStage_uid154_lzCountVal_uid85_fpAddTest_b_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"FP_ADD:add_b2\|FP_ADD_0002:fp_add_inst\|dspba_delay:redist3_fracGRS_uid84_fpAddTest_q_1\"" {  } { { "FP_ADD/FP_ADD_0002.vhd" "redist3_fracGRS_uid84_fpAddTest_q_1" { Text "D:/intelFPGA/18.1/IIR_Filtr/FP_ADD/FP_ADD_0002.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355151559 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "en " "Net \"en\" is missing source, defaulting to GND" {  } { { "IIR.sv" "en" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1645355151709 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1645355151709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[0\] GND " "Pin \"o_signal\[0\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[1\] GND " "Pin \"o_signal\[1\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[2\] GND " "Pin \"o_signal\[2\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[3\] GND " "Pin \"o_signal\[3\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[4\] GND " "Pin \"o_signal\[4\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[5\] GND " "Pin \"o_signal\[5\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[6\] GND " "Pin \"o_signal\[6\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[7\] GND " "Pin \"o_signal\[7\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[8\] GND " "Pin \"o_signal\[8\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[9\] GND " "Pin \"o_signal\[9\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[10\] GND " "Pin \"o_signal\[10\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[11\] GND " "Pin \"o_signal\[11\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[12\] GND " "Pin \"o_signal\[12\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[13\] GND " "Pin \"o_signal\[13\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[14\] GND " "Pin \"o_signal\[14\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[15\] GND " "Pin \"o_signal\[15\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[16\] GND " "Pin \"o_signal\[16\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[17\] GND " "Pin \"o_signal\[17\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[18\] GND " "Pin \"o_signal\[18\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[19\] GND " "Pin \"o_signal\[19\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[20\] GND " "Pin \"o_signal\[20\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[21\] GND " "Pin \"o_signal\[21\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[22\] GND " "Pin \"o_signal\[22\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[23\] GND " "Pin \"o_signal\[23\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[24\] GND " "Pin \"o_signal\[24\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[25\] GND " "Pin \"o_signal\[25\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[26\] GND " "Pin \"o_signal\[26\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[27\] GND " "Pin \"o_signal\[27\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[28\] GND " "Pin \"o_signal\[28\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[29\] GND " "Pin \"o_signal\[29\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[30\] GND " "Pin \"o_signal\[30\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_signal\[31\] GND " "Pin \"o_signal\[31\]\" is stuck at GND" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645355152339 "|IIR|o_signal[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645355152339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "943 " "943 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645355152351 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 16 " "Ignored 16 assignments for entity \"PLL\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1645355152369 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1645355152369 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL -sip PLL.sip -library lib_PLL was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1645355152369 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1645355152369 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_0002 317 " "Ignored 317 assignments for entity \"PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1645355152370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645355152587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645355152587 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_l " "No output dependent on input pin \"reset_l\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|reset_l"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[0\] " "No output dependent on input pin \"i_signal\[0\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[1\] " "No output dependent on input pin \"i_signal\[1\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[2\] " "No output dependent on input pin \"i_signal\[2\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[3\] " "No output dependent on input pin \"i_signal\[3\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[4\] " "No output dependent on input pin \"i_signal\[4\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[5\] " "No output dependent on input pin \"i_signal\[5\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[6\] " "No output dependent on input pin \"i_signal\[6\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[7\] " "No output dependent on input pin \"i_signal\[7\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[8\] " "No output dependent on input pin \"i_signal\[8\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[9\] " "No output dependent on input pin \"i_signal\[9\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[10\] " "No output dependent on input pin \"i_signal\[10\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[11\] " "No output dependent on input pin \"i_signal\[11\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[12\] " "No output dependent on input pin \"i_signal\[12\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[13\] " "No output dependent on input pin \"i_signal\[13\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[14\] " "No output dependent on input pin \"i_signal\[14\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[15\] " "No output dependent on input pin \"i_signal\[15\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[16\] " "No output dependent on input pin \"i_signal\[16\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[17\] " "No output dependent on input pin \"i_signal\[17\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[18\] " "No output dependent on input pin \"i_signal\[18\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[19\] " "No output dependent on input pin \"i_signal\[19\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[20\] " "No output dependent on input pin \"i_signal\[20\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[21\] " "No output dependent on input pin \"i_signal\[21\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[22\] " "No output dependent on input pin \"i_signal\[22\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[23\] " "No output dependent on input pin \"i_signal\[23\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[24\] " "No output dependent on input pin \"i_signal\[24\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[25\] " "No output dependent on input pin \"i_signal\[25\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[26\] " "No output dependent on input pin \"i_signal\[26\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[27\] " "No output dependent on input pin \"i_signal\[27\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[28\] " "No output dependent on input pin \"i_signal\[28\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[29\] " "No output dependent on input pin \"i_signal\[29\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[30\] " "No output dependent on input pin \"i_signal\[30\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_signal\[31\] " "No output dependent on input pin \"i_signal\[31\]\"" {  } { { "IIR.sv" "" { Text "D:/intelFPGA/18.1/IIR_Filtr/IIR.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645355152640 "|IIR|i_signal[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645355152640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645355152642 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645355152642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645355152642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645355152678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 20 19:05:52 2022 " "Processing ended: Sun Feb 20 19:05:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645355152678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645355152678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645355152678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645355152678 ""}
