 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:43 2025
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          942
Number of nets:                          2987
Number of cells:                         2026
Number of combinational cells:           1552
Number of sequential cells:               428
Number of macros/black boxes:               0
Number of buf/inv:                        295
Number of references:                      26

Combinational area:              14691.099775
Buf/Inv area:                     1167.286423
Noncombinational area:           13609.712734
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 28300.812509
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------
SYS_TOP                           28300.8125    100.0    102.3729      0.0000  0.0000  SYS_TOP
U0_ALU                             5636.3931     19.9   1023.7290    560.1092  0.0000  ALU_test_1
U0_ALU/add_26                       231.8099      0.8    231.8099      0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_29                      1434.3973      5.1   1434.3973      0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_28                     2120.4134      7.5   1914.4909      0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_28/FS_1                 205.9225      0.7    205.9225      0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_27                       265.9342      0.9    265.9342      0.0000  0.0000  ALU_DW01_sub_0
U0_ASYNC_FIFO                      8201.5993     29.0      0.0000      0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2_test_1
U0_ASYNC_FIFO/bit_sync_raddr        329.4760      1.2      0.0000    329.4760  0.0000  DF_SYNC_ADDR_WIDTH4_test_0
U0_ASYNC_FIFO/bit_sync_waddr        329.4760      1.2      0.0000    329.4760  0.0000  DF_SYNC_ADDR_WIDTH4_test_1
U0_ASYNC_FIFO/fifo_mem_cntrl       6720.1339     23.7   2502.8410   4217.2930  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4_test_1
U0_ASYNC_FIFO/fifo_rd               415.3751      1.5    250.6371    164.7380  0.0000  FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4_test_1
U0_ASYNC_FIFO/fifo_wr               407.1382      1.4    241.2235    165.9147  0.0000  FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4_test_1
U0_CLK_gating                        21.1806      0.1      5.8835     15.2971  0.0000  CLK_gating
U0_DATA_SYNC                        480.0936      1.7     84.7224    395.3712  0.0000  DATA_SYNC_test_1
U0_MUX_prescale                     204.7458      0.7    204.7458      0.0000  0.0000  MUX_prescale
U0_PULSE_GEN                         38.8311      0.1      5.8835     32.9476  0.0000  PULSE_GEN_test_1
U0_RST_SYN                           65.8952      0.2      0.0000     65.8952  0.0000  RST_SYN_test_0
U0_RX_TOP                          2275.7379      8.0     14.1204      0.0000  0.0000  RX_TOP_test_1
U0_RX_TOP/FSM_RX1                   520.1014      1.8    355.3634    164.7380  0.0000  FSM_RX_test_1
U0_RX_TOP/data_sampling_RX1         355.3634      1.3    257.6973     97.6661  0.0000  data_sampling_RX_test_1
U0_RX_TOP/deserializer_RX1          355.3634      1.3     91.7826    263.5808  0.0000  deserializer_RX_test_1
U0_RX_TOP/edge_bit_counter_RX1      809.5696      2.9    414.1984    395.3712  0.0000  edge_bit_counter_RX_test_1
U0_RX_TOP/parity_check_RX1          143.5574      0.5    110.6098     32.9476  0.0000  parity_check_RX_test_1
U0_RX_TOP/stop_check_RX1             38.8311      0.1      5.8835     32.9476  0.0000  stop_check_RX_test_1
U0_RX_TOP/strt_check_RX1             38.8311      0.1      5.8835     32.9476  0.0000  strt_check_RX_test_1
U0_Register_File                   7088.4411     25.0   2578.1498   4510.2913  0.0000  Register_File_test_1
U0_SYS_CTRL                         895.4687      3.2    598.9403    296.5284  0.0000  SYS_CTRL_test_1
U0_TOP_TX                          1360.2652      4.8      0.0000      0.0000  0.0000  TOP_TX_DATA_LENGTH8_test_1
U0_TOP_TX/FSM1                      220.0429      0.8     88.2525    131.7904  0.0000  FSM_TX_test_1
U0_TOP_TX/PAR                       495.3907      1.8    198.8623    296.5284  0.0000  parity_calc_DATA_LENGTH8_test_1
U0_TOP_TX/SER                       584.8199      2.1    198.8623    385.9576  0.0000  SERIALIZER_DATA_LENGTH8_test_1
U0_TOP_TX/mux                        60.0117      0.2     27.0641     32.9476  0.0000  MUX4x1_test_1
U0_clock_divider                    888.4085      3.1    393.0178    296.5284  0.0000  clock_divider_test_0
U0_clock_divider/add_18             107.0797      0.4    107.0797      0.0000  0.0000  clock_divider_0_DW01_inc_1
U0_clock_divider/add_39              91.7826      0.3     91.7826      0.0000  0.0000  clock_divider_0_DW01_inc_0
U0_mux2X1                            16.4738      0.1     16.4738      0.0000  0.0000  mux2X1_1
U1_RST_SYN                           65.8952      0.2      0.0000     65.8952  0.0000  RST_SYN_test_1
U1_clock_divider                    888.4085      3.1    393.0178    296.5284  0.0000  clock_divider_test_1
U1_clock_divider/add_18             107.0797      0.4    107.0797      0.0000  0.0000  clock_divider_1_DW01_inc_1
U1_clock_divider/add_39              91.7826      0.3     91.7826      0.0000  0.0000  clock_divider_1_DW01_inc_0
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------
Total                                                  14691.0998  13609.7127  0.0000

1
