
Catronic_prog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f3c8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  0800f5a8  0800f5a8  000105a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fbf4  0800fbf4  000111d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fbf4  0800fbf4  00010bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fbfc  0800fbfc  000111d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fbfc  0800fbfc  00010bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fc00  0800fc00  00010c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800fc04  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003208  200001d8  0800fddc  000111d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200033e0  0800fddc  000113e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025109  00000000  00000000  00011208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000054dd  00000000  00000000  00036311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ec0  00000000  00000000  0003b7f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017c9  00000000  00000000  0003d6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024024  00000000  00000000  0003ee79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026a11  00000000  00000000  00062e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6b84  00000000  00000000  000898ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00160432  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009078  00000000  00000000  00160478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001694f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f590 	.word	0x0800f590

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800f590 	.word	0x0800f590

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <adxl_write>:
#include "ADXL343_driver.h"
#include <math.h>


static HAL_StatusTypeDef adxl_write(I2C_HandleTypeDef *hi2c,uint8_t reg, uint8_t value)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af04      	add	r7, sp, #16
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	70fb      	strb	r3, [r7, #3]
 8000f50:	4613      	mov	r3, r2
 8000f52:	70bb      	strb	r3, [r7, #2]
	return HAL_I2C_Mem_Write(hi2c,
 8000f54:	78fb      	ldrb	r3, [r7, #3]
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5c:	9302      	str	r3, [sp, #8]
 8000f5e:	2301      	movs	r3, #1
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	1cbb      	adds	r3, r7, #2
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2301      	movs	r3, #1
 8000f68:	21a6      	movs	r1, #166	@ 0xa6
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f003 f8ae 	bl	80040cc <HAL_I2C_Mem_Write>
 8000f70:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			&value,
			1,
			HAL_MAX_DELAY);
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}

08000f7a <adxl_read>:

static HAL_StatusTypeDef adxl_read(I2C_HandleTypeDef *hi2c,uint8_t reg, uint8_t *value)
{
 8000f7a:	b580      	push	{r7, lr}
 8000f7c:	b088      	sub	sp, #32
 8000f7e:	af04      	add	r7, sp, #16
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	460b      	mov	r3, r1
 8000f84:	607a      	str	r2, [r7, #4]
 8000f86:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read(hi2c,
 8000f88:	7afb      	ldrb	r3, [r7, #11]
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f90:	9302      	str	r3, [sp, #8]
 8000f92:	2301      	movs	r3, #1
 8000f94:	9301      	str	r3, [sp, #4]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	21a6      	movs	r1, #166	@ 0xa6
 8000f9e:	68f8      	ldr	r0, [r7, #12]
 8000fa0:	f003 f9a8 	bl	80042f4 <HAL_I2C_Mem_Read>
 8000fa4:	4603      	mov	r3, r0
			reg,
			I2C_MEMADD_SIZE_8BIT,
			value,
			1,
			HAL_MAX_DELAY);
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <ADXL343_Init>:

//initialisation

uint8_t ADXL343_Init(I2C_HandleTypeDef *hi2c)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b084      	sub	sp, #16
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
	uint8_t devid = 0;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	73bb      	strb	r3, [r7, #14]

	// Vrifier l'ID du capteur
	if (adxl_read(hi2c, ADXL_DEVID, &devid) != HAL_OK || devid != 0xE5)
 8000fba:	f107 030e 	add.w	r3, r7, #14
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff ffd9 	bl	8000f7a <adxl_read>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d102      	bne.n	8000fd4 <ADXL343_Init+0x26>
 8000fce:	7bbb      	ldrb	r3, [r7, #14]
 8000fd0:	2be5      	cmp	r3, #229	@ 0xe5
 8000fd2:	d001      	beq.n	8000fd8 <ADXL343_Init+0x2a>
		return 0;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	e021      	b.n	800101c <ADXL343_Init+0x6e>
	// 100 Hz
	if (adxl_write(hi2c, ADXL_BW_RATE, ADXL_DATA_RATE_100HZ) != HAL_OK)
 8000fd8:	220a      	movs	r2, #10
 8000fda:	212c      	movs	r1, #44	@ 0x2c
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f7ff ffb1 	bl	8000f44 <adxl_write>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <ADXL343_Init+0x3e>
		return 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	e017      	b.n	800101c <ADXL343_Init+0x6e>
	// FULL RES + 2g
	uint8_t data_format = ADXL_FULL_RES | ADXL_RANGE_2G;
 8000fec:	2308      	movs	r3, #8
 8000fee:	73fb      	strb	r3, [r7, #15]
	if (adxl_write(hi2c, ADXL_DATA_FORMAT, data_format) != HAL_OK)
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	2131      	movs	r1, #49	@ 0x31
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f7ff ffa4 	bl	8000f44 <adxl_write>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <ADXL343_Init+0x58>
		return 0;
 8001002:	2300      	movs	r3, #0
 8001004:	e00a      	b.n	800101c <ADXL343_Init+0x6e>
	// Mode mesure
	if (adxl_write(hi2c, ADXL_POWER_CTL, ADXL_POWER_MEASURE) != HAL_OK)
 8001006:	2208      	movs	r2, #8
 8001008:	212d      	movs	r1, #45	@ 0x2d
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ff9a 	bl	8000f44 <adxl_write>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <ADXL343_Init+0x6c>
		return 0;
 8001016:	2300      	movs	r3, #0
 8001018:	e000      	b.n	800101c <ADXL343_Init+0x6e>

	return 1;
 800101a:	2301      	movs	r3, #1
}
 800101c:	4618      	mov	r0, r3
 800101e:	3710      	adds	r7, #16
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <ADXL343_ConfigShock>:
}

//detection de choc

HAL_StatusTypeDef ADXL343_ConfigShock(I2C_HandleTypeDef *hi2c,float thresh_g,float dur_ms)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b08a      	sub	sp, #40	@ 0x28
 8001028:	af00      	add	r7, sp, #0
 800102a:	60f8      	str	r0, [r7, #12]
 800102c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001030:	edc7 0a01 	vstr	s1, [r7, #4]
	HAL_StatusTypeDef ret;
	//choc
	const float lsb_g = 0.0625f;
 8001034:	f04f 5376 	mov.w	r3, #1031798784	@ 0x3d800000
 8001038:	623b      	str	r3, [r7, #32]
	uint8_t thresh = (uint8_t)(thresh_g / lsb_g);
 800103a:	edd7 6a02 	vldr	s13, [r7, #8]
 800103e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001042:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800104a:	edc7 7a00 	vstr	s15, [r7]
 800104e:	783b      	ldrb	r3, [r7, #0]
 8001050:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (thresh == 0) thresh = 1;
 8001054:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001058:	2b00      	cmp	r3, #0
 800105a:	d102      	bne.n	8001062 <ADXL343_ConfigShock+0x3e>
 800105c:	2301      	movs	r3, #1
 800105e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	ret = adxl_write(hi2c, ADXL_THRESH_TAP, thresh);
 8001062:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001066:	461a      	mov	r2, r3
 8001068:	211d      	movs	r1, #29
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	f7ff ff6a 	bl	8000f44 <adxl_write>
 8001070:	4603      	mov	r3, r0
 8001072:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001074:	7ffb      	ldrb	r3, [r7, #31]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <ADXL343_ConfigShock+0x5a>
 800107a:	7ffb      	ldrb	r3, [r7, #31]
 800107c:	e04e      	b.n	800111c <ADXL343_ConfigShock+0xf8>
	//dure
	const float lsb_ms = 0.625f;
 800107e:	4b29      	ldr	r3, [pc, #164]	@ (8001124 <ADXL343_ConfigShock+0x100>)
 8001080:	61bb      	str	r3, [r7, #24]
	uint8_t dur = (uint8_t)(dur_ms / lsb_ms);
 8001082:	edd7 6a01 	vldr	s13, [r7, #4]
 8001086:	ed97 7a06 	vldr	s14, [r7, #24]
 800108a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800108e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001092:	edc7 7a00 	vstr	s15, [r7]
 8001096:	783b      	ldrb	r3, [r7, #0]
 8001098:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (dur == 0) dur = 1;
 800109c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <ADXL343_ConfigShock+0x86>
 80010a4:	2301      	movs	r3, #1
 80010a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	ret = adxl_write(hi2c,  ADXL_DUR, dur);
 80010aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80010ae:	461a      	mov	r2, r3
 80010b0:	2121      	movs	r1, #33	@ 0x21
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f7ff ff46 	bl	8000f44 <adxl_write>
 80010b8:	4603      	mov	r3, r0
 80010ba:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 80010bc:	7ffb      	ldrb	r3, [r7, #31]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <ADXL343_ConfigShock+0xa2>
 80010c2:	7ffb      	ldrb	r3, [r7, #31]
 80010c4:	e02a      	b.n	800111c <ADXL343_ConfigShock+0xf8>

	//activation des 3 axes pour la detection
	ret = adxl_write(hi2c,  ADXL_TAP_AXES, 0x07); // X,Y,Z
 80010c6:	2207      	movs	r2, #7
 80010c8:	212a      	movs	r1, #42	@ 0x2a
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f7ff ff3a 	bl	8000f44 <adxl_write>
 80010d0:	4603      	mov	r3, r0
 80010d2:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 80010d4:	7ffb      	ldrb	r3, [r7, #31]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <ADXL343_ConfigShock+0xba>
 80010da:	7ffb      	ldrb	r3, [r7, #31]
 80010dc:	e01e      	b.n	800111c <ADXL343_ConfigShock+0xf8>

	//enable l'interruption de l'adx
	uint8_t int_enable = ADXL_INT_DATA_READY | ADXL_INT_SINGLE_TAP;
 80010de:	23c0      	movs	r3, #192	@ 0xc0
 80010e0:	75fb      	strb	r3, [r7, #23]
	ret = adxl_write(hi2c, ADXL_INT_ENABLE, int_enable);
 80010e2:	7dfb      	ldrb	r3, [r7, #23]
 80010e4:	461a      	mov	r2, r3
 80010e6:	212e      	movs	r1, #46	@ 0x2e
 80010e8:	68f8      	ldr	r0, [r7, #12]
 80010ea:	f7ff ff2b 	bl	8000f44 <adxl_write>
 80010ee:	4603      	mov	r3, r0
 80010f0:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 80010f2:	7ffb      	ldrb	r3, [r7, #31]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <ADXL343_ConfigShock+0xd8>
 80010f8:	7ffb      	ldrb	r3, [r7, #31]
 80010fa:	e00f      	b.n	800111c <ADXL343_ConfigShock+0xf8>
	uint8_t int_map = 0x40;
 80010fc:	2340      	movs	r3, #64	@ 0x40
 80010fe:	75bb      	strb	r3, [r7, #22]
	ret = adxl_write(hi2c, ADXL_INT_MAP, int_map);
 8001100:	7dbb      	ldrb	r3, [r7, #22]
 8001102:	461a      	mov	r2, r3
 8001104:	212f      	movs	r1, #47	@ 0x2f
 8001106:	68f8      	ldr	r0, [r7, #12]
 8001108:	f7ff ff1c 	bl	8000f44 <adxl_write>
 800110c:	4603      	mov	r3, r0
 800110e:	77fb      	strb	r3, [r7, #31]
	if (ret != HAL_OK) return ret;
 8001110:	7ffb      	ldrb	r3, [r7, #31]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <ADXL343_ConfigShock+0xf6>
 8001116:	7ffb      	ldrb	r3, [r7, #31]
 8001118:	e000      	b.n	800111c <ADXL343_ConfigShock+0xf8>

	return HAL_OK;
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3728      	adds	r7, #40	@ 0x28
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	3f200000 	.word	0x3f200000

08001128 <ADXL343_CheckShock>:

//vrifier le choc

uint8_t ADXL343_CheckShock(I2C_HandleTypeDef *hi2c)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	uint8_t src = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	73fb      	strb	r3, [r7, #15]
	adxl_read(hi2c, ADXL_INT_SOURCE, &src);
 8001134:	f107 030f 	add.w	r3, r7, #15
 8001138:	461a      	mov	r2, r3
 800113a:	2130      	movs	r1, #48	@ 0x30
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f7ff ff1c 	bl	8000f7a <adxl_read>

	return (src & ADXL_INT_SINGLE_TAP) ? 1 : 0;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	119b      	asrs	r3, r3, #6
 8001146:	b2db      	uxtb	r3, r3
 8001148:	f003 0301 	and.w	r3, r3, #1
 800114c:	b2db      	uxtb	r3, r3
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <Moteur_init>:
#include <math.h>
#include <stdlib.h>


void Moteur_init(Moteur_HandleTypeDef* moteur, TIM_HandleTypeDef* timer, uint32_t channel)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	60f8      	str	r0, [r7, #12]
 800115e:	60b9      	str	r1, [r7, #8]
 8001160:	607a      	str	r2, [r7, #4]
    moteur->pwm_timer = timer;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	601a      	str	r2, [r3, #0]
    moteur->channel = channel;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	605a      	str	r2, [r3, #4]
    moteur->direction = MOTEUR_STOP;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	2253      	movs	r2, #83	@ 0x53
 8001172:	721a      	strb	r2, [r3, #8]
    moteur->vitesse = 0;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]

    HAL_TIM_PWM_Start(timer, channel);
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	68b8      	ldr	r0, [r7, #8]
 800117e:	f004 fe0f 	bl	8005da0 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Stop(timer, channel);
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	68b8      	ldr	r0, [r7, #8]
 8001186:	f005 ffd7 	bl	8007138 <HAL_TIMEx_PWMN_Stop>
}
 800118a:	bf00      	nop
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <Moteur_setSpeed>:


void Moteur_setSpeed(Moteur_HandleTypeDef* moteur, int percent)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b084      	sub	sp, #16
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
    if (percent > 100)  percent = 100;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	2b64      	cmp	r3, #100	@ 0x64
 80011a0:	dd01      	ble.n	80011a6 <Moteur_setSpeed+0x14>
 80011a2:	2364      	movs	r3, #100	@ 0x64
 80011a4:	603b      	str	r3, [r7, #0]
    if (percent < -100) percent = -100;
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80011ac:	da02      	bge.n	80011b4 <Moteur_setSpeed+0x22>
 80011ae:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80011b2:	603b      	str	r3, [r7, #0]

    moteur->vitesse = percent;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	60da      	str	r2, [r3, #12]

    // Conversion % -> PWM
    uint32_t pwm = (abs(percent) * SPEED_MAX_PWM) / 100;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80011c0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	011a      	lsls	r2, r3, #4
 80011cc:	4413      	add	r3, r2
 80011ce:	60fb      	str	r3, [r7, #12]

    if (percent > 0)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	dd3b      	ble.n	800124e <Moteur_setSpeed+0xbc>
    {
        Moteur_setDirection(moteur, MOTEUR_AVANCER);
 80011d6:	2141      	movs	r1, #65	@ 0x41
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f000 f880 	bl	80012de <Moteur_setDirection>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d105      	bne.n	80011f2 <Moteur_setSpeed+0x60>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	68fa      	ldr	r2, [r7, #12]
 80011ee:	635a      	str	r2, [r3, #52]	@ 0x34
    }
    else
    {
        Moteur_setDirection(moteur, MOTEUR_STOP);
    }
}
 80011f0:	e071      	b.n	80012d6 <Moteur_setSpeed+0x144>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d105      	bne.n	8001206 <Moteur_setSpeed+0x74>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	6393      	str	r3, [r2, #56]	@ 0x38
 8001204:	e067      	b.n	80012d6 <Moteur_setSpeed+0x144>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2b08      	cmp	r3, #8
 800120c:	d105      	bne.n	800121a <Moteur_setSpeed+0x88>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001218:	e05d      	b.n	80012d6 <Moteur_setSpeed+0x144>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2b0c      	cmp	r3, #12
 8001220:	d105      	bne.n	800122e <Moteur_setSpeed+0x9c>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	6413      	str	r3, [r2, #64]	@ 0x40
 800122c:	e053      	b.n	80012d6 <Moteur_setSpeed+0x144>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	2b10      	cmp	r3, #16
 8001234:	d105      	bne.n	8001242 <Moteur_setSpeed+0xb0>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	6493      	str	r3, [r2, #72]	@ 0x48
 8001240:	e049      	b.n	80012d6 <Moteur_setSpeed+0x144>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800124c:	e043      	b.n	80012d6 <Moteur_setSpeed+0x144>
    else if (percent < 0)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	da3b      	bge.n	80012cc <Moteur_setSpeed+0x13a>
        Moteur_setDirection(moteur, MOTEUR_RECULER);
 8001254:	2152      	movs	r1, #82	@ 0x52
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 f841 	bl	80012de <Moteur_setDirection>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d105      	bne.n	8001270 <Moteur_setSpeed+0xde>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	68fa      	ldr	r2, [r7, #12]
 800126c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800126e:	e032      	b.n	80012d6 <Moteur_setSpeed+0x144>
        __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, pwm);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	2b04      	cmp	r3, #4
 8001276:	d105      	bne.n	8001284 <Moteur_setSpeed+0xf2>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6393      	str	r3, [r2, #56]	@ 0x38
 8001282:	e028      	b.n	80012d6 <Moteur_setSpeed+0x144>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b08      	cmp	r3, #8
 800128a:	d105      	bne.n	8001298 <Moteur_setSpeed+0x106>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001296:	e01e      	b.n	80012d6 <Moteur_setSpeed+0x144>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	2b0c      	cmp	r3, #12
 800129e:	d105      	bne.n	80012ac <Moteur_setSpeed+0x11a>
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012aa:	e014      	b.n	80012d6 <Moteur_setSpeed+0x144>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b10      	cmp	r3, #16
 80012b2:	d105      	bne.n	80012c0 <Moteur_setSpeed+0x12e>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80012be:	e00a      	b.n	80012d6 <Moteur_setSpeed+0x144>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80012ca:	e004      	b.n	80012d6 <Moteur_setSpeed+0x144>
        Moteur_setDirection(moteur, MOTEUR_STOP);
 80012cc:	2153      	movs	r1, #83	@ 0x53
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 f805 	bl	80012de <Moteur_setDirection>
}
 80012d4:	e7ff      	b.n	80012d6 <Moteur_setSpeed+0x144>
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <Moteur_setDirection>:


void Moteur_setDirection(Moteur_HandleTypeDef* moteur, char direction)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	460b      	mov	r3, r1
 80012e8:	70fb      	strb	r3, [r7, #3]
    moteur->direction = direction;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	78fa      	ldrb	r2, [r7, #3]
 80012ee:	721a      	strb	r2, [r3, #8]

    switch (direction)
 80012f0:	78fb      	ldrb	r3, [r7, #3]
 80012f2:	2b41      	cmp	r3, #65	@ 0x41
 80012f4:	d002      	beq.n	80012fc <Moteur_setDirection+0x1e>
 80012f6:	2b52      	cmp	r3, #82	@ 0x52
 80012f8:	d011      	beq.n	800131e <Moteur_setDirection+0x40>
 80012fa:	e021      	b.n	8001340 <Moteur_setDirection+0x62>
    {
        case MOTEUR_AVANCER:
            HAL_TIM_PWM_Start(moteur->pwm_timer, moteur->channel);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	4619      	mov	r1, r3
 8001306:	4610      	mov	r0, r2
 8001308:	f004 fd4a 	bl	8005da0 <HAL_TIM_PWM_Start>
            HAL_TIMEx_PWMN_Stop(moteur->pwm_timer, moteur->channel);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	4619      	mov	r1, r3
 8001316:	4610      	mov	r0, r2
 8001318:	f005 ff0e 	bl	8007138 <HAL_TIMEx_PWMN_Stop>
            break;
 800131c:	e058      	b.n	80013d0 <Moteur_setDirection+0xf2>

        case MOTEUR_RECULER:
            HAL_TIMEx_PWMN_Start(moteur->pwm_timer, moteur->channel);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	4619      	mov	r1, r3
 8001328:	4610      	mov	r0, r2
 800132a:	f005 fe51 	bl	8006fd0 <HAL_TIMEx_PWMN_Start>
            HAL_TIM_PWM_Stop(moteur->pwm_timer, moteur->channel);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	4619      	mov	r1, r3
 8001338:	4610      	mov	r0, r2
 800133a:	f004 fe31 	bl	8005fa0 <HAL_TIM_PWM_Stop>
            break;
 800133e:	e047      	b.n	80013d0 <Moteur_setDirection+0xf2>

        case MOTEUR_STOP:
        default:
            HAL_TIM_PWM_Stop(moteur->pwm_timer, moteur->channel);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	4619      	mov	r1, r3
 800134a:	4610      	mov	r0, r2
 800134c:	f004 fe28 	bl	8005fa0 <HAL_TIM_PWM_Stop>
            HAL_TIMEx_PWMN_Stop(moteur->pwm_timer, moteur->channel);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	4619      	mov	r1, r3
 800135a:	4610      	mov	r0, r2
 800135c:	f005 feec 	bl	8007138 <HAL_TIMEx_PWMN_Stop>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d105      	bne.n	8001374 <Moteur_setDirection+0x96>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2200      	movs	r2, #0
 8001370:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001372:	e02c      	b.n	80013ce <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2b04      	cmp	r3, #4
 800137a:	d105      	bne.n	8001388 <Moteur_setDirection+0xaa>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	2300      	movs	r3, #0
 8001384:	6393      	str	r3, [r2, #56]	@ 0x38
            break;
 8001386:	e022      	b.n	80013ce <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b08      	cmp	r3, #8
 800138e:	d105      	bne.n	800139c <Moteur_setDirection+0xbe>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	2300      	movs	r3, #0
 8001398:	63d3      	str	r3, [r2, #60]	@ 0x3c
            break;
 800139a:	e018      	b.n	80013ce <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	2b0c      	cmp	r3, #12
 80013a2:	d105      	bne.n	80013b0 <Moteur_setDirection+0xd2>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	2300      	movs	r3, #0
 80013ac:	6413      	str	r3, [r2, #64]	@ 0x40
            break;
 80013ae:	e00e      	b.n	80013ce <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2b10      	cmp	r3, #16
 80013b6:	d105      	bne.n	80013c4 <Moteur_setDirection+0xe6>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	2300      	movs	r3, #0
 80013c0:	6493      	str	r3, [r2, #72]	@ 0x48
            break;
 80013c2:	e004      	b.n	80013ce <Moteur_setDirection+0xf0>
            __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	2300      	movs	r3, #0
 80013cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
            break;
 80013ce:	bf00      	nop
    }
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <Moteur_stop>:


void Moteur_stop(Moteur_HandleTypeDef* moteur)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    Moteur_setDirection(moteur, MOTEUR_STOP);
 80013e0:	2153      	movs	r1, #83	@ 0x53
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff ff7b 	bl	80012de <Moteur_setDirection>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d105      	bne.n	80013fc <Moteur_stop+0x24>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2200      	movs	r2, #0
 80013f8:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80013fa:	e02c      	b.n	8001456 <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b04      	cmp	r3, #4
 8001402:	d105      	bne.n	8001410 <Moteur_stop+0x38>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	2300      	movs	r3, #0
 800140c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800140e:	e022      	b.n	8001456 <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2b08      	cmp	r3, #8
 8001416:	d105      	bne.n	8001424 <Moteur_stop+0x4c>
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	2300      	movs	r3, #0
 8001420:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001422:	e018      	b.n	8001456 <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	2b0c      	cmp	r3, #12
 800142a:	d105      	bne.n	8001438 <Moteur_stop+0x60>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	2300      	movs	r3, #0
 8001434:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001436:	e00e      	b.n	8001456 <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b10      	cmp	r3, #16
 800143e:	d105      	bne.n	800144c <Moteur_stop+0x74>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	2300      	movs	r3, #0
 8001448:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800144a:	e004      	b.n	8001456 <Moteur_stop+0x7e>
    __HAL_TIM_SET_COMPARE(moteur->pwm_timer, moteur->channel, 0);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	2300      	movs	r3, #0
 8001454:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <Robot_Init>:


void Robot_Init(h_Robot* robot, Moteur_HandleTypeDef* moteurD, Moteur_HandleTypeDef* moteurG)
{
 800145e:	b480      	push	{r7}
 8001460:	b085      	sub	sp, #20
 8001462:	af00      	add	r7, sp, #0
 8001464:	60f8      	str	r0, [r7, #12]
 8001466:	60b9      	str	r1, [r7, #8]
 8001468:	607a      	str	r2, [r7, #4]
    robot->moteur_droite = moteurD;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	68ba      	ldr	r2, [r7, #8]
 800146e:	611a      	str	r2, [r3, #16]
    robot->moteur_gauche = moteurG;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	687a      	ldr	r2, [r7, #4]
 8001474:	615a      	str	r2, [r3, #20]

    robot->vitesse = 0;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
    robot->omega = 0;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	605a      	str	r2, [r3, #4]
    robot->theta = 0;
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
    robot->direction = MOTEUR_STOP;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	2253      	movs	r2, #83	@ 0x53
 8001492:	731a      	strb	r2, [r3, #12]
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <Robot_Start>:


// AVANCER
void Robot_Start(h_Robot* robot, int vitesse_percent)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
    Moteur_setSpeed(robot->moteur_droite,   vitesse_percent);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	691b      	ldr	r3, [r3, #16]
 80014ae:	6839      	ldr	r1, [r7, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fe6e 	bl	8001192 <Moteur_setSpeed>
    Moteur_setSpeed(robot->moteur_gauche,  -vitesse_percent);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695a      	ldr	r2, [r3, #20]
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	425b      	negs	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	4610      	mov	r0, r2
 80014c2:	f7ff fe66 	bl	8001192 <Moteur_setSpeed>
    robot->direction = MOTEUR_AVANCER;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2241      	movs	r2, #65	@ 0x41
 80014ca:	731a      	strb	r2, [r3, #12]
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <Robot_Recule>:


// RECULER
void Robot_Recule(h_Robot* robot, int vitesse_percent)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
    Moteur_setSpeed(robot->moteur_droite, -vitesse_percent);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	691a      	ldr	r2, [r3, #16]
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	425b      	negs	r3, r3
 80014e6:	4619      	mov	r1, r3
 80014e8:	4610      	mov	r0, r2
 80014ea:	f7ff fe52 	bl	8001192 <Moteur_setSpeed>
    Moteur_setSpeed(robot->moteur_gauche,  vitesse_percent);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	6839      	ldr	r1, [r7, #0]
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff fe4c 	bl	8001192 <Moteur_setSpeed>
    robot->direction = MOTEUR_RECULER;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2252      	movs	r2, #82	@ 0x52
 80014fe:	731a      	strb	r2, [r3, #12]
}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <Robot_Stop>:


void Robot_Stop(h_Robot* robot)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
    Moteur_stop(robot->moteur_droite);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff5f 	bl	80013d8 <Moteur_stop>
    Moteur_stop(robot->moteur_gauche);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ff5a 	bl	80013d8 <Moteur_stop>
    robot->direction = MOTEUR_STOP;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2253      	movs	r2, #83	@ 0x53
 8001528:	731a      	strb	r2, [r3, #12]
}
 800152a:	bf00      	nop
 800152c:	3708      	adds	r7, #8
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001538:	4a04      	ldr	r2, [pc, #16]	@ (800154c <MX_FREERTOS_Init+0x18>)
 800153a:	2100      	movs	r1, #0
 800153c:	4804      	ldr	r0, [pc, #16]	@ (8001550 <MX_FREERTOS_Init+0x1c>)
 800153e:	f008 fb4d 	bl	8009bdc <osThreadNew>
 8001542:	4603      	mov	r3, r0
 8001544:	4a03      	ldr	r2, [pc, #12]	@ (8001554 <MX_FREERTOS_Init+0x20>)
 8001546:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}
 800154c:	0800f81c 	.word	0x0800f81c
 8001550:	08001559 	.word	0x08001559
 8001554:	200001f4 	.word	0x200001f4

08001558 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001560:	2001      	movs	r0, #1
 8001562:	f008 fbcd 	bl	8009d00 <osDelay>
 8001566:	e7fb      	b.n	8001560 <StartDefaultTask+0x8>

08001568 <BorderSensor_Read>:
#include "border_sensors.h"
#include "main.h"

uint8_t BorderSensor_Read(GPIO_TypeDef* PORT, uint16_t PIN)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	460b      	mov	r3, r1
 8001572:	807b      	strh	r3, [r7, #2]
    return (HAL_GPIO_ReadPin(PORT, PIN) == GPIO_PIN_RESET);
 8001574:	887b      	ldrh	r3, [r7, #2]
 8001576:	4619      	mov	r1, r3
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f002 fcdb 	bl	8003f34 <HAL_GPIO_ReadPin>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	bf0c      	ite	eq
 8001584:	2301      	moveq	r3, #1
 8001586:	2300      	movne	r3, #0
 8001588:	b2db      	uxtb	r3, r3
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <BorderSensors_GetDirection>:

BorderDirection_t BorderSensors_GetDirection(void)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
    // Lecture des 4 capteurs
    uint8_t avant_gauche     = BorderSensor_Read(GPIOA, GPIO_PIN_0); // PA0
 8001598:	2101      	movs	r1, #1
 800159a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159e:	f7ff ffe3 	bl	8001568 <BorderSensor_Read>
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
    uint8_t avant_droite     = BorderSensor_Read(GPIOA, GPIO_PIN_1); // PA1
 80015a6:	2102      	movs	r1, #2
 80015a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ac:	f7ff ffdc 	bl	8001568 <BorderSensor_Read>
 80015b0:	4603      	mov	r3, r0
 80015b2:	71bb      	strb	r3, [r7, #6]
    uint8_t arriere_gauche   = BorderSensor_Read(GPIOA, GPIO_PIN_4); // PA4
 80015b4:	2110      	movs	r1, #16
 80015b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ba:	f7ff ffd5 	bl	8001568 <BorderSensor_Read>
 80015be:	4603      	mov	r3, r0
 80015c0:	717b      	strb	r3, [r7, #5]
    uint8_t arriere_droite   = BorderSensor_Read(GPIOA, GPIO_PIN_5); // PA5
 80015c2:	2120      	movs	r1, #32
 80015c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c8:	f7ff ffce 	bl	8001568 <BorderSensor_Read>
 80015cc:	4603      	mov	r3, r0
 80015ce:	713b      	strb	r3, [r7, #4]

    // Priorit : si plusieurs dtectent, tu peux dfinir ta logique
    if (avant_gauche)   return BORDER_AVANT_GAUCHE;
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <BorderSensors_GetDirection+0x48>
 80015d6:	2301      	movs	r3, #1
 80015d8:	e00f      	b.n	80015fa <BorderSensors_GetDirection+0x68>
    if (avant_droite)   return BORDER_AVANT_DROITE;
 80015da:	79bb      	ldrb	r3, [r7, #6]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <BorderSensors_GetDirection+0x52>
 80015e0:	2302      	movs	r3, #2
 80015e2:	e00a      	b.n	80015fa <BorderSensors_GetDirection+0x68>
    if (arriere_gauche) return BORDER_ARRIERE_GAUCHE;
 80015e4:	797b      	ldrb	r3, [r7, #5]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <BorderSensors_GetDirection+0x5c>
 80015ea:	2303      	movs	r3, #3
 80015ec:	e005      	b.n	80015fa <BorderSensors_GetDirection+0x68>
    if (arriere_droite) return BORDER_ARRIERE_DROITE;
 80015ee:	793b      	ldrb	r3, [r7, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <BorderSensors_GetDirection+0x66>
 80015f4:	2304      	movs	r3, #4
 80015f6:	e000      	b.n	80015fa <BorderSensors_GetDirection+0x68>

    return BORDER_NONE;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
	...

08001604 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800160a:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <MX_DMA_Init+0x50>)
 800160c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800160e:	4a11      	ldr	r2, [pc, #68]	@ (8001654 <MX_DMA_Init+0x50>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	6493      	str	r3, [r2, #72]	@ 0x48
 8001616:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <MX_DMA_Init+0x50>)
 8001618:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001622:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <MX_DMA_Init+0x50>)
 8001624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001626:	4a0b      	ldr	r2, [pc, #44]	@ (8001654 <MX_DMA_Init+0x50>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6493      	str	r3, [r2, #72]	@ 0x48
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <MX_DMA_Init+0x50>)
 8001630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2105      	movs	r1, #5
 800163e:	200b      	movs	r0, #11
 8001640:	f001 ff8f 	bl	8003562 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001644:	200b      	movs	r0, #11
 8001646:	f001 ffa6 	bl	8003596 <HAL_NVIC_EnableIRQ>

}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000

08001658 <fifo_available>:

/* ================= FIFO ================= */
static LIDAR_FIFO_t fifo;

static inline uint8_t fifo_available(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
    return fifo.head != fifo.tail;
 800165c:	4b09      	ldr	r3, [pc, #36]	@ (8001684 <fifo_available+0x2c>)
 800165e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001662:	881b      	ldrh	r3, [r3, #0]
 8001664:	b29a      	uxth	r2, r3
 8001666:	4b07      	ldr	r3, [pc, #28]	@ (8001684 <fifo_available+0x2c>)
 8001668:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800166c:	885b      	ldrh	r3, [r3, #2]
 800166e:	b29b      	uxth	r3, r3
 8001670:	429a      	cmp	r2, r3
 8001672:	bf14      	ite	ne
 8001674:	2301      	movne	r3, #1
 8001676:	2300      	moveq	r3, #0
 8001678:	b2db      	uxtb	r3, r3
}
 800167a:	4618      	mov	r0, r3
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	200001f8 	.word	0x200001f8

08001688 <fifo_push>:

static inline void fifo_push(uint8_t b)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	71fb      	strb	r3, [r7, #7]
    fifo.fifo[fifo.head++] = b;
 8001692:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <fifo_push+0x4c>)
 8001694:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001698:	881b      	ldrh	r3, [r3, #0]
 800169a:	b29b      	uxth	r3, r3
 800169c:	1c5a      	adds	r2, r3, #1
 800169e:	b291      	uxth	r1, r2
 80016a0:	4a0c      	ldr	r2, [pc, #48]	@ (80016d4 <fifo_push+0x4c>)
 80016a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80016a6:	8011      	strh	r1, [r2, #0]
 80016a8:	4619      	mov	r1, r3
 80016aa:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <fifo_push+0x4c>)
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	5453      	strb	r3, [r2, r1]
    fifo.head %= LIDAR_FIFO_SIZE;
 80016b0:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <fifo_push+0x4c>)
 80016b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016be:	b29a      	uxth	r2, r3
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <fifo_push+0x4c>)
 80016c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016c6:	801a      	strh	r2, [r3, #0]
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	200001f8 	.word	0x200001f8

080016d8 <fifo_pop>:

static inline uint8_t fifo_pop(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
    uint8_t b = fifo.fifo[fifo.tail++];
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <fifo_pop+0x4c>)
 80016e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016e4:	885b      	ldrh	r3, [r3, #2]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	1c5a      	adds	r2, r3, #1
 80016ea:	b291      	uxth	r1, r2
 80016ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001724 <fifo_pop+0x4c>)
 80016ee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80016f2:	8051      	strh	r1, [r2, #2]
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001724 <fifo_pop+0x4c>)
 80016f8:	5c9b      	ldrb	r3, [r3, r2]
 80016fa:	71fb      	strb	r3, [r7, #7]
    fifo.tail %= LIDAR_FIFO_SIZE;
 80016fc:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <fifo_pop+0x4c>)
 80016fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001702:	885b      	ldrh	r3, [r3, #2]
 8001704:	b29b      	uxth	r3, r3
 8001706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800170a:	b29a      	uxth	r2, r3
 800170c:	4b05      	ldr	r3, [pc, #20]	@ (8001724 <fifo_pop+0x4c>)
 800170e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001712:	805a      	strh	r2, [r3, #2]
    return b;
 8001714:	79fb      	ldrb	r3, [r7, #7]
}
 8001716:	4618      	mov	r0, r3
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	200001f8 	.word	0x200001f8

08001728 <YLIDAR_Init>:

/* ================= INIT ================= */
void YLIDAR_Init(h_YLIDARX2_t *h)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
    memset(h, 0, sizeof(*h));
 8001730:	f44f 7211 	mov.w	r2, #580	@ 0x244
 8001734:	2100      	movs	r1, #0
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f00c f898 	bl	800d86c <memset>
    memset(&fifo, 0, sizeof(fifo));
 800173c:	f241 0204 	movw	r2, #4100	@ 0x1004
 8001740:	2100      	movs	r1, #0
 8001742:	4803      	ldr	r0, [pc, #12]	@ (8001750 <YLIDAR_Init+0x28>)
 8001744:	f00c f892 	bl	800d86c <memset>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	200001f8 	.word	0x200001f8

08001754 <YLIDAR_PushBytes>:

/* ================= PUSH DMA DATA ================= */
void YLIDAR_PushBytes(uint8_t *data, uint16_t len)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
 800175c:	460b      	mov	r3, r1
 800175e:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++)
 8001760:	2300      	movs	r3, #0
 8001762:	81fb      	strh	r3, [r7, #14]
 8001764:	e009      	b.n	800177a <YLIDAR_PushBytes+0x26>
        fifo_push(data[i]);
 8001766:	89fb      	ldrh	r3, [r7, #14]
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	4413      	add	r3, r2
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff ff8a 	bl	8001688 <fifo_push>
    for (uint16_t i = 0; i < len; i++)
 8001774:	89fb      	ldrh	r3, [r7, #14]
 8001776:	3301      	adds	r3, #1
 8001778:	81fb      	strh	r3, [r7, #14]
 800177a:	89fa      	ldrh	r2, [r7, #14]
 800177c:	887b      	ldrh	r3, [r7, #2]
 800177e:	429a      	cmp	r2, r3
 8001780:	d3f1      	bcc.n	8001766 <YLIDAR_PushBytes+0x12>
}
 8001782:	bf00      	nop
 8001784:	bf00      	nop
 8001786:	3710      	adds	r7, #16
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <YLIDAR_ParsePacket>:

/* ================= PARSE PACKET ================= */
static void YLIDAR_ParsePacket(h_YLIDARX2_t *h)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	@ 0x28
 8001790:	af02      	add	r7, sp, #8
 8001792:	6078      	str	r0, [r7, #4]
    uint16_t fsa = h->packet[4] | (h->packet[5] << 8);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	791b      	ldrb	r3, [r3, #4]
 8001798:	b21a      	sxth	r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	795b      	ldrb	r3, [r3, #5]
 800179e:	b21b      	sxth	r3, r3
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	4313      	orrs	r3, r2
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	83bb      	strh	r3, [r7, #28]
    uint16_t lsa = h->packet[6] | (h->packet[7] << 8);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	799b      	ldrb	r3, [r3, #6]
 80017ae:	b21a      	sxth	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	79db      	ldrb	r3, [r3, #7]
 80017b4:	b21b      	sxth	r3, r3
 80017b6:	021b      	lsls	r3, r3, #8
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	4313      	orrs	r3, r2
 80017bc:	b21b      	sxth	r3, r3
 80017be:	837b      	strh	r3, [r7, #26]

    float start = (fsa >> 1) / 64.0f;
 80017c0:	8bbb      	ldrh	r3, [r7, #28]
 80017c2:	085b      	lsrs	r3, r3, #1
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80018f0 <YLIDAR_ParsePacket+0x164>
 80017d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d6:	edc7 7a05 	vstr	s15, [r7, #20]
    float end   = (lsa >> 1) / 64.0f;
 80017da:	8b7b      	ldrh	r3, [r7, #26]
 80017dc:	085b      	lsrs	r3, r3, #1
 80017de:	b29b      	uxth	r3, r3
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e8:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80018f0 <YLIDAR_ParsePacket+0x164>
 80017ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017f0:	edc7 7a04 	vstr	s15, [r7, #16]
    float diff  = (end >= start) ? (end - start) : (360.0f + end - start);
 80017f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80017f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80017fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001804:	db06      	blt.n	8001814 <YLIDAR_ParsePacket+0x88>
 8001806:	ed97 7a04 	vldr	s14, [r7, #16]
 800180a:	edd7 7a05 	vldr	s15, [r7, #20]
 800180e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001812:	e009      	b.n	8001828 <YLIDAR_ParsePacket+0x9c>
 8001814:	edd7 7a04 	vldr	s15, [r7, #16]
 8001818:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80018f4 <YLIDAR_ParsePacket+0x168>
 800181c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001820:	edd7 7a05 	vldr	s15, [r7, #20]
 8001824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001828:	edc7 7a03 	vstr	s15, [r7, #12]

    for (uint8_t i = 0; i < h->sample_quantity; i++)
 800182c:	2300      	movs	r3, #0
 800182e:	77fb      	strb	r3, [r7, #31]
 8001830:	e052      	b.n	80018d8 <YLIDAR_ParsePacket+0x14c>
    {
        uint16_t raw = h->packet[10 + i*2] |
 8001832:	7ffb      	ldrb	r3, [r7, #31]
 8001834:	3305      	adds	r3, #5
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	5cd3      	ldrb	r3, [r2, r3]
 800183c:	b21a      	sxth	r2, r3
                      (h->packet[11 + i*2] << 8);
 800183e:	7ffb      	ldrb	r3, [r7, #31]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	330b      	adds	r3, #11
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	5ccb      	ldrb	r3, [r1, r3]
        uint16_t raw = h->packet[10 + i*2] |
 8001848:	b21b      	sxth	r3, r3
 800184a:	021b      	lsls	r3, r3, #8
 800184c:	b21b      	sxth	r3, r3
 800184e:	4313      	orrs	r3, r2
 8001850:	b21b      	sxth	r3, r3
 8001852:	817b      	strh	r3, [r7, #10]

        h->points[i].distance = raw >> 2;
 8001854:	7ffb      	ldrb	r3, [r7, #31]
 8001856:	897a      	ldrh	r2, [r7, #10]
 8001858:	0892      	lsrs	r2, r2, #2
 800185a:	b291      	uxth	r1, r2
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	3320      	adds	r3, #32
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	4413      	add	r3, r2
 8001864:	460a      	mov	r2, r1
 8001866:	811a      	strh	r2, [r3, #8]
        h->points[i].angle =
            start + diff * ((float)i / (h->sample_quantity - 1));
 8001868:	7ffb      	ldrb	r3, [r7, #31]
 800186a:	ee07 3a90 	vmov	s15, r3
 800186e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8001878:	3b01      	subs	r3, #1
 800187a:	ee07 3a90 	vmov	s15, r3
 800187e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001886:	edd7 7a03 	vldr	s15, [r7, #12]
 800188a:	ee27 7a27 	vmul.f32	s14, s14, s15
        h->points[i].angle =
 800188e:	7ffb      	ldrb	r3, [r7, #31]
            start + diff * ((float)i / (h->sample_quantity - 1));
 8001890:	edd7 7a05 	vldr	s15, [r7, #20]
 8001894:	ee77 7a27 	vadd.f32	s15, s14, s15
        h->points[i].angle =
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	3320      	adds	r3, #32
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	4413      	add	r3, r2
 80018a0:	3304      	adds	r3, #4
 80018a2:	edc3 7a00 	vstr	s15, [r3]

        printf("Angle=%.2f Dist=%d mm\r\n",
               h->points[i].angle,
 80018a6:	7ffb      	ldrb	r3, [r7, #31]
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	3320      	adds	r3, #32
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	4413      	add	r3, r2
 80018b0:	3304      	adds	r3, #4
 80018b2:	681b      	ldr	r3, [r3, #0]
        printf("Angle=%.2f Dist=%d mm\r\n",
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe7f 	bl	80005b8 <__aeabi_f2d>
               h->points[i].distance);
 80018ba:	7ffb      	ldrb	r3, [r7, #31]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	3320      	adds	r3, #32
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	4413      	add	r3, r2
 80018c4:	891b      	ldrh	r3, [r3, #8]
        printf("Angle=%.2f Dist=%d mm\r\n",
 80018c6:	9300      	str	r3, [sp, #0]
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	480a      	ldr	r0, [pc, #40]	@ (80018f8 <YLIDAR_ParsePacket+0x16c>)
 80018ce:	f00b fe6b 	bl	800d5a8 <iprintf>
    for (uint8_t i = 0; i < h->sample_quantity; i++)
 80018d2:	7ffb      	ldrb	r3, [r7, #31]
 80018d4:	3301      	adds	r3, #1
 80018d6:	77fb      	strb	r3, [r7, #31]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80018de:	7ffa      	ldrb	r2, [r7, #31]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d3a6      	bcc.n	8001832 <YLIDAR_ParsePacket+0xa6>
    }
}
 80018e4:	bf00      	nop
 80018e6:	bf00      	nop
 80018e8:	3720      	adds	r7, #32
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	42800000 	.word	0x42800000
 80018f4:	43b40000 	.word	0x43b40000
 80018f8:	0800f5b4 	.word	0x0800f5b4

080018fc <YLIDAR_Process>:

/* ================= MAIN PROCESS ================= */
void YLIDAR_Process(h_YLIDARX2_t *h)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
    while (fifo_available())
 8001904:	e05c      	b.n	80019c0 <YLIDAR_Process+0xc4>
    {
        uint8_t b = fifo_pop();
 8001906:	f7ff fee7 	bl	80016d8 <fifo_pop>
 800190a:	4603      	mov	r3, r0
 800190c:	73fb      	strb	r3, [r7, #15]
        h->packet[h->packet_index++] = b;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8001914:	1c5a      	adds	r2, r3, #1
 8001916:	b291      	uxth	r1, r2
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	f8a2 1100 	strh.w	r1, [r2, #256]	@ 0x100
 800191e:	4619      	mov	r1, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	7bfa      	ldrb	r2, [r7, #15]
 8001924:	545a      	strb	r2, [r3, r1]

        if (h->packet_index >= 2)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800192c:	2b01      	cmp	r3, #1
 800192e:	d919      	bls.n	8001964 <YLIDAR_Process+0x68>
        {
            if (h->packet[0] != YLIDAR_START_BYTE2 ||
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2baa      	cmp	r3, #170	@ 0xaa
 8001936:	d103      	bne.n	8001940 <YLIDAR_Process+0x44>
                h->packet[1] != YLIDAR_START_BYTE1)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	785b      	ldrb	r3, [r3, #1]
            if (h->packet[0] != YLIDAR_START_BYTE2 ||
 800193c:	2b55      	cmp	r3, #85	@ 0x55
 800193e:	d011      	beq.n	8001964 <YLIDAR_Process+0x68>
            {
                memmove(h->packet, h->packet + 1, --h->packet_index);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	1c59      	adds	r1, r3, #1
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800194c:	3b01      	subs	r3, #1
 800194e:	b29a      	uxth	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800195c:	461a      	mov	r2, r3
 800195e:	f00b ff6b 	bl	800d838 <memmove>
                continue;
 8001962:	e02d      	b.n	80019c0 <YLIDAR_Process+0xc4>
            }
        }

        if (h->packet_index >= YLIDAR_HEADER_SIZE)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800196a:	2b09      	cmp	r3, #9
 800196c:	d91f      	bls.n	80019ae <YLIDAR_Process+0xb2>
        {
            h->sample_quantity = h->packet[3];
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	78da      	ldrb	r2, [r3, #3]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
            printf("LIDAR sample quantity: %d\r\n", h->sample_quantity);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800197e:	4619      	mov	r1, r3
 8001980:	4814      	ldr	r0, [pc, #80]	@ (80019d4 <YLIDAR_Process+0xd8>)
 8001982:	f00b fe11 	bl	800d5a8 <iprintf>
            uint16_t total =
                YLIDAR_HEADER_SIZE + h->sample_quantity * 2;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 800198c:	3305      	adds	r3, #5
            uint16_t total =
 800198e:	b29b      	uxth	r3, r3
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	81bb      	strh	r3, [r7, #12]

            if (h->packet_index >= total)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 800199a:	89ba      	ldrh	r2, [r7, #12]
 800199c:	429a      	cmp	r2, r3
 800199e:	d806      	bhi.n	80019ae <YLIDAR_Process+0xb2>
            {
                YLIDAR_ParsePacket(h);
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff fef3 	bl	800178c <YLIDAR_ParsePacket>
                h->packet_index = 0;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
            }
        }

        if (h->packet_index >= sizeof(h->packet))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 80019b4:	2bff      	cmp	r3, #255	@ 0xff
 80019b6:	d903      	bls.n	80019c0 <YLIDAR_Process+0xc4>
            h->packet_index = 0;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    while (fifo_available())
 80019c0:	f7ff fe4a 	bl	8001658 <fifo_available>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d19d      	bne.n	8001906 <YLIDAR_Process+0xa>
    }
}
 80019ca:	bf00      	nop
 80019cc:	bf00      	nop
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	0800f5d0 	.word	0x0800f5d0

080019d8 <BT_Init>:

/* =========================================================
 *                 INITIALISATION BT
 * ========================================================= */
void BT_Init(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
    BT_rxIndex = 0;
 80019dc:	4b08      	ldr	r3, [pc, #32]	@ (8001a00 <BT_Init+0x28>)
 80019de:	2200      	movs	r2, #0
 80019e0:	801a      	strh	r2, [r3, #0]
    BT_cmdReady = 0;
 80019e2:	4b08      	ldr	r3, [pc, #32]	@ (8001a04 <BT_Init+0x2c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	701a      	strb	r2, [r3, #0]
    memset(BT_cmd, 0, BT_RX_BUF_SIZE);
 80019e8:	2240      	movs	r2, #64	@ 0x40
 80019ea:	2100      	movs	r1, #0
 80019ec:	4806      	ldr	r0, [pc, #24]	@ (8001a08 <BT_Init+0x30>)
 80019ee:	f00b ff3d 	bl	800d86c <memset>

    HAL_UART_Receive_IT(&huart3, &BT_rxByte, 1);
 80019f2:	2201      	movs	r2, #1
 80019f4:	4905      	ldr	r1, [pc, #20]	@ (8001a0c <BT_Init+0x34>)
 80019f6:	4806      	ldr	r0, [pc, #24]	@ (8001a10 <BT_Init+0x38>)
 80019f8:	f005 fe0e 	bl	8007618 <HAL_UART_Receive_IT>
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20001240 	.word	0x20001240
 8001a04:	20001242 	.word	0x20001242
 8001a08:	20001200 	.word	0x20001200
 8001a0c:	200011fc 	.word	0x200011fc
 8001a10:	2000184c 	.word	0x2000184c

08001a14 <BT_SendString>:

/* =========================================================
 *                 ENVOI STRING
 * ========================================================= */
void BT_SendString(char *s)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f7fe fc5f 	bl	80002e0 <strlen>
 8001a22:	4603      	mov	r3, r0
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	4803      	ldr	r0, [pc, #12]	@ (8001a3c <BT_SendString+0x28>)
 8001a2e:	f005 fd64 	bl	80074fa <HAL_UART_Transmit>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	2000184c 	.word	0x2000184c

08001a40 <BT_UART_RxCpltCallback>:

/* =========================================================
 *            CALLBACK RECEPTION UART (1 octet)
 * ========================================================= */
void BT_UART_RxCpltCallback(uint8_t c)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	71fb      	strb	r3, [r7, #7]
    if (BT_cmdReady == 0)
 8001a4a:	4b19      	ldr	r3, [pc, #100]	@ (8001ab0 <BT_UART_RxCpltCallback+0x70>)
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d124      	bne.n	8001a9c <BT_UART_RxCpltCallback+0x5c>
    {
        if (c == '\n' || c == '\r')
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b0a      	cmp	r3, #10
 8001a56:	d002      	beq.n	8001a5e <BT_UART_RxCpltCallback+0x1e>
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	2b0d      	cmp	r3, #13
 8001a5c:	d10c      	bne.n	8001a78 <BT_UART_RxCpltCallback+0x38>
        {
            BT_cmd[BT_rxIndex] = '\0';
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <BT_UART_RxCpltCallback+0x74>)
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	461a      	mov	r2, r3
 8001a64:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <BT_UART_RxCpltCallback+0x78>)
 8001a66:	2100      	movs	r1, #0
 8001a68:	5499      	strb	r1, [r3, r2]
            BT_cmdReady = 1;
 8001a6a:	4b11      	ldr	r3, [pc, #68]	@ (8001ab0 <BT_UART_RxCpltCallback+0x70>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	701a      	strb	r2, [r3, #0]
            BT_rxIndex = 0;
 8001a70:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <BT_UART_RxCpltCallback+0x74>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	801a      	strh	r2, [r3, #0]
 8001a76:	e011      	b.n	8001a9c <BT_UART_RxCpltCallback+0x5c>
        }
        else
        {
            if (BT_rxIndex < BT_RX_BUF_SIZE - 1)
 8001a78:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <BT_UART_RxCpltCallback+0x74>)
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	2b3e      	cmp	r3, #62	@ 0x3e
 8001a7e:	d80a      	bhi.n	8001a96 <BT_UART_RxCpltCallback+0x56>
            {
                BT_cmd[BT_rxIndex++] = c;
 8001a80:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab4 <BT_UART_RxCpltCallback+0x74>)
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	1c5a      	adds	r2, r3, #1
 8001a86:	b291      	uxth	r1, r2
 8001a88:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab4 <BT_UART_RxCpltCallback+0x74>)
 8001a8a:	8011      	strh	r1, [r2, #0]
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab8 <BT_UART_RxCpltCallback+0x78>)
 8001a90:	79fb      	ldrb	r3, [r7, #7]
 8001a92:	5453      	strb	r3, [r2, r1]
 8001a94:	e002      	b.n	8001a9c <BT_UART_RxCpltCallback+0x5c>
            }
            else
            {
                // overflow  reset buffer
                BT_rxIndex = 0;
 8001a96:	4b07      	ldr	r3, [pc, #28]	@ (8001ab4 <BT_UART_RxCpltCallback+0x74>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	801a      	strh	r2, [r3, #0]
            }
        }
    }

    HAL_UART_Receive_IT(&huart3, &BT_rxByte, 1);
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	4907      	ldr	r1, [pc, #28]	@ (8001abc <BT_UART_RxCpltCallback+0x7c>)
 8001aa0:	4807      	ldr	r0, [pc, #28]	@ (8001ac0 <BT_UART_RxCpltCallback+0x80>)
 8001aa2:	f005 fdb9 	bl	8007618 <HAL_UART_Receive_IT>
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	20001242 	.word	0x20001242
 8001ab4:	20001240 	.word	0x20001240
 8001ab8:	20001200 	.word	0x20001200
 8001abc:	200011fc 	.word	0x200011fc
 8001ac0:	2000184c 	.word	0x2000184c

08001ac4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b088      	sub	sp, #32
 8001ac8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	2200      	movs	r2, #0
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	605a      	str	r2, [r3, #4]
 8001ad4:	609a      	str	r2, [r3, #8]
 8001ad6:	60da      	str	r2, [r3, #12]
 8001ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ada:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	4a2f      	ldr	r2, [pc, #188]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001ae0:	f043 0304 	orr.w	r3, r3, #4
 8001ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae6:	4b2d      	ldr	r3, [pc, #180]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	60bb      	str	r3, [r7, #8]
 8001af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af2:	4b2a      	ldr	r3, [pc, #168]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	4a29      	ldr	r2, [pc, #164]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afe:	4b27      	ldr	r3, [pc, #156]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	607b      	str	r3, [r7, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0a:	4b24      	ldr	r3, [pc, #144]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	4a23      	ldr	r2, [pc, #140]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001b10:	f043 0302 	orr.w	r3, r3, #2
 8001b14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b16:	4b21      	ldr	r3, [pc, #132]	@ (8001b9c <MX_GPIO_Init+0xd8>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	603b      	str	r3, [r7, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_ST1_Pin|LED_ST2_Pin|LED_ST3_Pin, GPIO_PIN_RESET);
 8001b22:	2200      	movs	r2, #0
 8001b24:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001b28:	481d      	ldr	r0, [pc, #116]	@ (8001ba0 <MX_GPIO_Init+0xdc>)
 8001b2a:	f002 fa1b 	bl	8003f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b38:	f002 fa14 	bl	8003f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_ST1_Pin|LED_ST2_Pin|LED_ST3_Pin;
 8001b3c:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001b40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b42:	2301      	movs	r3, #1
 8001b44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b4e:	f107 030c 	add.w	r3, r7, #12
 8001b52:	4619      	mov	r1, r3
 8001b54:	4812      	ldr	r0, [pc, #72]	@ (8001ba0 <MX_GPIO_Init+0xdc>)
 8001b56:	f002 f86b 	bl	8003c30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = BORDER_1_Pin|BORDER_2_Pin|BORDER_4_Pin|BORDER_3_Pin
 8001b5a:	23f3      	movs	r3, #243	@ 0xf3
 8001b5c:	60fb      	str	r3, [r7, #12]
                          |INT2_ACC_Pin|INT1_ACC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b66:	f107 030c 	add.w	r3, r7, #12
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b70:	f002 f85e 	bl	8003c30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001b74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b90:	f002 f84e 	bl	8003c30 <HAL_GPIO_Init>

}
 8001b94:	bf00      	nop
 8001b96:	3720      	adds	r7, #32
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	48000800 	.word	0x48000800

08001ba4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001baa:	4a1c      	ldr	r2, [pc, #112]	@ (8001c1c <MX_I2C1_Init+0x78>)
 8001bac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001bae:	4b1a      	ldr	r3, [pc, #104]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c20 <MX_I2C1_Init+0x7c>)
 8001bb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bb4:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bba:	4b17      	ldr	r3, [pc, #92]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bc0:	4b15      	ldr	r3, [pc, #84]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bc6:	4b14      	ldr	r3, [pc, #80]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bd2:	4b11      	ldr	r3, [pc, #68]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bde:	480e      	ldr	r0, [pc, #56]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001be0:	f002 f9d8 	bl	8003f94 <HAL_I2C_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001bea:	f000 f9af 	bl	8001f4c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4809      	ldr	r0, [pc, #36]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001bf2:	f002 ff5b 	bl	8004aac <HAL_I2CEx_ConfigAnalogFilter>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001bfc:	f000 f9a6 	bl	8001f4c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c00:	2100      	movs	r1, #0
 8001c02:	4805      	ldr	r0, [pc, #20]	@ (8001c18 <MX_I2C1_Init+0x74>)
 8001c04:	f002 ff9d 	bl	8004b42 <HAL_I2CEx_ConfigDigitalFilter>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c0e:	f000 f99d 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20001244 	.word	0x20001244
 8001c1c:	40005400 	.word	0x40005400
 8001c20:	00503d58 	.word	0x00503d58

08001c24 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b09a      	sub	sp, #104	@ 0x68
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c3c:	f107 0310 	add.w	r3, r7, #16
 8001c40:	2244      	movs	r2, #68	@ 0x44
 8001c42:	2100      	movs	r1, #0
 8001c44:	4618      	mov	r0, r3
 8001c46:	f00b fe11 	bl	800d86c <memset>
  if(i2cHandle->Instance==I2C1)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001ccc <HAL_I2C_MspInit+0xa8>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d136      	bne.n	8001cc2 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001c54:	2340      	movs	r3, #64	@ 0x40
 8001c56:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c5c:	f107 0310 	add.w	r3, r7, #16
 8001c60:	4618      	mov	r0, r3
 8001c62:	f003 fd9d 	bl	80057a0 <HAL_RCCEx_PeriphCLKConfig>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001c6c:	f000 f96e 	bl	8001f4c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c70:	4b17      	ldr	r3, [pc, #92]	@ (8001cd0 <HAL_I2C_MspInit+0xac>)
 8001c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c74:	4a16      	ldr	r2, [pc, #88]	@ (8001cd0 <HAL_I2C_MspInit+0xac>)
 8001c76:	f043 0302 	orr.w	r3, r3, #2
 8001c7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c7c:	4b14      	ldr	r3, [pc, #80]	@ (8001cd0 <HAL_I2C_MspInit+0xac>)
 8001c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c80:	f003 0302 	and.w	r3, r3, #2
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001c88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c8c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c8e:	2312      	movs	r3, #18
 8001c90:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c96:	2300      	movs	r3, #0
 8001c98:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c9a:	2304      	movs	r3, #4
 8001c9c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	480b      	ldr	r0, [pc, #44]	@ (8001cd4 <HAL_I2C_MspInit+0xb0>)
 8001ca6:	f001 ffc3 	bl	8003c30 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <HAL_I2C_MspInit+0xac>)
 8001cac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cae:	4a08      	ldr	r2, [pc, #32]	@ (8001cd0 <HAL_I2C_MspInit+0xac>)
 8001cb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001cb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cb6:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <HAL_I2C_MspInit+0xac>)
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cbe:	60bb      	str	r3, [r7, #8]
 8001cc0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001cc2:	bf00      	nop
 8001cc4:	3768      	adds	r7, #104	@ 0x68
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40005400 	.word	0x40005400
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	48000400 	.word	0x48000400

08001cd8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001ce0:	1d39      	adds	r1, r7, #4
 8001ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	4803      	ldr	r0, [pc, #12]	@ (8001cf8 <__io_putchar+0x20>)
 8001cea:	f005 fc06 	bl	80074fa <HAL_UART_Transmit>
	return ch;
 8001cee:	687b      	ldr	r3, [r7, #4]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20001690 	.word	0x20001690

08001cfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d02:	f001 fae2 	bl	80032ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d06:	f000 f8a7 	bl	8001e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d0a:	f7ff fedb 	bl	8001ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d0e:	f7ff fc79 	bl	8001604 <MX_DMA_Init>
  MX_I2C1_Init();
 8001d12:	f7ff ff47 	bl	8001ba4 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001d16:	f000 fe0b 	bl	8002930 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001d1a:	f000 fe5f 	bl	80029dc <MX_TIM4_Init>
  MX_TIM1_Init();
 8001d1e:	f000 fcef 	bl	8002700 <MX_TIM1_Init>
  MX_UART4_Init();
 8001d22:	f000 fffd 	bl	8002d20 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8001d26:	f001 f893 	bl	8002e50 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001d2a:	f001 f8dd 	bl	8002ee8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001d2e:	f001 f843 	bl	8002db8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001d32:	f000 fd85 	bl	8002840 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

//Initialisation du Bluetooth
  BT_Init();
 8001d36:	f7ff fe4f 	bl	80019d8 <BT_Init>
  BT_SendString("BLE Ready\r\n");
 8001d3a:	4832      	ldr	r0, [pc, #200]	@ (8001e04 <main+0x108>)
 8001d3c:	f7ff fe6a 	bl	8001a14 <BT_SendString>

  YLIDAR_Init(&hlidar);
 8001d40:	4831      	ldr	r0, [pc, #196]	@ (8001e08 <main+0x10c>)
 8001d42:	f7ff fcf1 	bl	8001728 <YLIDAR_Init>
  HAL_UART_Receive_DMA(&huart2, lidar_dma_buffer, sizeof(lidar_dma_buffer));// Dmarre la rception DMA en mode circulaire
 8001d46:	2240      	movs	r2, #64	@ 0x40
 8001d48:	4930      	ldr	r1, [pc, #192]	@ (8001e0c <main+0x110>)
 8001d4a:	4831      	ldr	r0, [pc, #196]	@ (8001e10 <main+0x114>)
 8001d4c:	f005 fcb0 	bl	80076b0 <HAL_UART_Receive_DMA>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001d50:	210c      	movs	r1, #12
 8001d52:	4830      	ldr	r0, [pc, #192]	@ (8001e14 <main+0x118>)
 8001d54:	f004 f824 	bl	8005da0 <HAL_TIM_PWM_Start>

  Moteur_init(&moteurD, &htim1, TIM_CHANNEL_1);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	492f      	ldr	r1, [pc, #188]	@ (8001e18 <main+0x11c>)
 8001d5c:	482f      	ldr	r0, [pc, #188]	@ (8001e1c <main+0x120>)
 8001d5e:	f7ff f9fa 	bl	8001156 <Moteur_init>
  Moteur_init(&moteurG, &htim1, TIM_CHANNEL_2);
 8001d62:	2204      	movs	r2, #4
 8001d64:	492c      	ldr	r1, [pc, #176]	@ (8001e18 <main+0x11c>)
 8001d66:	482e      	ldr	r0, [pc, #184]	@ (8001e20 <main+0x124>)
 8001d68:	f7ff f9f5 	bl	8001156 <Moteur_init>

  Robot_Init(&hrob, &moteurD, &moteurG);
 8001d6c:	4a2c      	ldr	r2, [pc, #176]	@ (8001e20 <main+0x124>)
 8001d6e:	492b      	ldr	r1, [pc, #172]	@ (8001e1c <main+0x120>)
 8001d70:	482c      	ldr	r0, [pc, #176]	@ (8001e24 <main+0x128>)
 8001d72:	f7ff fb74 	bl	800145e <Robot_Init>
  printf("Robot Init OK\r\n");
 8001d76:	482c      	ldr	r0, [pc, #176]	@ (8001e28 <main+0x12c>)
 8001d78:	f00b fc7e 	bl	800d678 <puts>

  mutexSensors = xSemaphoreCreateMutex();
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f008 fa22 	bl	800a1c6 <xQueueCreateMutex>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4a29      	ldr	r2, [pc, #164]	@ (8001e2c <main+0x130>)
 8001d86:	6013      	str	r3, [r2, #0]
  if (mutexSensors == NULL)
 8001d88:	4b28      	ldr	r3, [pc, #160]	@ (8001e2c <main+0x130>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d104      	bne.n	8001d9a <main+0x9e>
  {
      printf("Erreur Mutex !\r\n");
 8001d90:	4827      	ldr	r0, [pc, #156]	@ (8001e30 <main+0x134>)
 8001d92:	f00b fc71 	bl	800d678 <puts>
      while(1);
 8001d96:	bf00      	nop
 8001d98:	e7fd      	b.n	8001d96 <main+0x9a>
  }
   //TEST tasks
   xTaskCreate(BluetoothTask, "BT", 128, NULL, 5, NULL);
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	9301      	str	r3, [sp, #4]
 8001d9e:	2305      	movs	r3, #5
 8001da0:	9300      	str	r3, [sp, #0]
 8001da2:	2300      	movs	r3, #0
 8001da4:	2280      	movs	r2, #128	@ 0x80
 8001da6:	4923      	ldr	r1, [pc, #140]	@ (8001e34 <main+0x138>)
 8001da8:	4823      	ldr	r0, [pc, #140]	@ (8001e38 <main+0x13c>)
 8001daa:	f008 ff9d 	bl	800ace8 <xTaskCreate>
   xTaskCreate(ShockTask,     "Shock", 128, NULL, 4, NULL);
 8001dae:	2300      	movs	r3, #0
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	2304      	movs	r3, #4
 8001db4:	9300      	str	r3, [sp, #0]
 8001db6:	2300      	movs	r3, #0
 8001db8:	2280      	movs	r2, #128	@ 0x80
 8001dba:	4920      	ldr	r1, [pc, #128]	@ (8001e3c <main+0x140>)
 8001dbc:	4820      	ldr	r0, [pc, #128]	@ (8001e40 <main+0x144>)
 8001dbe:	f008 ff93 	bl	800ace8 <xTaskCreate>
   xTaskCreate(BorderTask,    "Border", 128, NULL, 3, NULL);
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	9301      	str	r3, [sp, #4]
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2280      	movs	r2, #128	@ 0x80
 8001dce:	491d      	ldr	r1, [pc, #116]	@ (8001e44 <main+0x148>)
 8001dd0:	481d      	ldr	r0, [pc, #116]	@ (8001e48 <main+0x14c>)
 8001dd2:	f008 ff89 	bl	800ace8 <xTaskCreate>
   xTaskCreate(RobotModeTask, "Mode", 128, NULL, 2, NULL);
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	2302      	movs	r3, #2
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2300      	movs	r3, #0
 8001de0:	2280      	movs	r2, #128	@ 0x80
 8001de2:	491a      	ldr	r1, [pc, #104]	@ (8001e4c <main+0x150>)
 8001de4:	481a      	ldr	r0, [pc, #104]	@ (8001e50 <main+0x154>)
 8001de6:	f008 ff7f 	bl	800ace8 <xTaskCreate>

   printf("Taches FreeRTOS creees.\r\n");
 8001dea:	481a      	ldr	r0, [pc, #104]	@ (8001e54 <main+0x158>)
 8001dec:	f00b fc44 	bl	800d678 <puts>
   vTaskStartScheduler();
 8001df0:	f009 f8f6 	bl	800afe0 <vTaskStartScheduler>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001df4:	f007 fea8 	bl	8009b48 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001df8:	f7ff fb9c 	bl	8001534 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001dfc:	f007 fec8 	bl	8009b90 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while (1)
 8001e00:	bf00      	nop
 8001e02:	e7fd      	b.n	8001e00 <main+0x104>
 8001e04:	0800f5ec 	.word	0x0800f5ec
 8001e08:	20001314 	.word	0x20001314
 8001e0c:	200012d4 	.word	0x200012d4
 8001e10:	200017b8 	.word	0x200017b8
 8001e14:	200015ac 	.word	0x200015ac
 8001e18:	20001560 	.word	0x20001560
 8001e1c:	20001298 	.word	0x20001298
 8001e20:	200012a8 	.word	0x200012a8
 8001e24:	200012b8 	.word	0x200012b8
 8001e28:	0800f5f8 	.word	0x0800f5f8
 8001e2c:	200012d0 	.word	0x200012d0
 8001e30:	0800f608 	.word	0x0800f608
 8001e34:	0800f618 	.word	0x0800f618
 8001e38:	080020ad 	.word	0x080020ad
 8001e3c:	0800f61c 	.word	0x0800f61c
 8001e40:	08001fd1 	.word	0x08001fd1
 8001e44:	0800f624 	.word	0x0800f624
 8001e48:	08001f59 	.word	0x08001f59
 8001e4c:	0800f62c 	.word	0x0800f62c
 8001e50:	08002209 	.word	0x08002209
 8001e54:	0800f634 	.word	0x0800f634

08001e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b094      	sub	sp, #80	@ 0x50
 8001e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5e:	f107 0318 	add.w	r3, r7, #24
 8001e62:	2238      	movs	r2, #56	@ 0x38
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f00b fd00 	bl	800d86c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	605a      	str	r2, [r3, #4]
 8001e74:	609a      	str	r2, [r3, #8]
 8001e76:	60da      	str	r2, [r3, #12]
 8001e78:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e7a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001e7e:	f002 fead 	bl	8004bdc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e8c:	2340      	movs	r3, #64	@ 0x40
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e94:	f107 0318 	add.w	r3, r7, #24
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f002 ff53 	bl	8004d44 <HAL_RCC_OscConfig>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001ea4:	f000 f852 	bl	8001f4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001eac:	2301      	movs	r3, #1
 8001eae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ebc:	1d3b      	adds	r3, r7, #4
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f003 fa51 	bl	8005368 <HAL_RCC_ClockConfig>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001ecc:	f000 f83e 	bl	8001f4c <Error_Handler>
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	3750      	adds	r7, #80	@ 0x50
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <HAL_UART_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) YLIDAR_PushBytes(lidar_dma_buffer, sizeof(lidar_dma_buffer)/2);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a05      	ldr	r2, [pc, #20]	@ (8001efc <HAL_UART_RxHalfCpltCallback+0x24>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d103      	bne.n	8001ef2 <HAL_UART_RxHalfCpltCallback+0x1a>
 8001eea:	2120      	movs	r1, #32
 8001eec:	4804      	ldr	r0, [pc, #16]	@ (8001f00 <HAL_UART_RxHalfCpltCallback+0x28>)
 8001eee:	f7ff fc31 	bl	8001754 <YLIDAR_PushBytes>
}
 8001ef2:	bf00      	nop
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40004400 	.word	0x40004400
 8001f00:	200012d4 	.word	0x200012d4

08001f04 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) { // Bluetooth
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0a      	ldr	r2, [pc, #40]	@ (8001f3c <HAL_UART_RxCpltCallback+0x38>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d104      	bne.n	8001f20 <HAL_UART_RxCpltCallback+0x1c>
        BT_UART_RxCpltCallback(BT_rxByte);
 8001f16:	4b0a      	ldr	r3, [pc, #40]	@ (8001f40 <HAL_UART_RxCpltCallback+0x3c>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f7ff fd90 	bl	8001a40 <BT_UART_RxCpltCallback>
    }
    if (huart->Instance == USART2) { // LIDAR
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a07      	ldr	r2, [pc, #28]	@ (8001f44 <HAL_UART_RxCpltCallback+0x40>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d104      	bne.n	8001f34 <HAL_UART_RxCpltCallback+0x30>
        YLIDAR_PushBytes(lidar_dma_buffer + sizeof(lidar_dma_buffer)/2, sizeof(lidar_dma_buffer)/2);
 8001f2a:	4b07      	ldr	r3, [pc, #28]	@ (8001f48 <HAL_UART_RxCpltCallback+0x44>)
 8001f2c:	2120      	movs	r1, #32
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fc10 	bl	8001754 <YLIDAR_PushBytes>
    }
}
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40004800 	.word	0x40004800
 8001f40:	200011fc 	.word	0x200011fc
 8001f44:	40004400 	.word	0x40004400
 8001f48:	200012f4 	.word	0x200012f4

08001f4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f50:	b672      	cpsid	i
}
 8001f52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <Error_Handler+0x8>

08001f58 <BorderTask>:
BorderDirection_t border_dir = BORDER_NONE;
RobotMode_t robot_mode = ROBOT_STOP;


void BorderTask(void *argument)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
    printf("BorderTask STARTED\r\n");
 8001f60:	4816      	ldr	r0, [pc, #88]	@ (8001fbc <BorderTask+0x64>)
 8001f62:	f00b fb89 	bl	800d678 <puts>

    for (;;)
    {
BorderDirection_t d = BorderSensors_GetDirection();
 8001f66:	f7ff fb14 	bl	8001592 <BorderSensors_GetDirection>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	73fb      	strb	r3, [r7, #15]

        xSemaphoreTake(mutexSensors, portMAX_DELAY);
 8001f6e:	4b14      	ldr	r3, [pc, #80]	@ (8001fc0 <BorderTask+0x68>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f04f 31ff 	mov.w	r1, #4294967295
 8001f76:	4618      	mov	r0, r3
 8001f78:	f008 fbc0 	bl	800a6fc <xQueueSemaphoreTake>
        border_dir = d;
 8001f7c:	4a11      	ldr	r2, [pc, #68]	@ (8001fc4 <BorderTask+0x6c>)
 8001f7e:	7bfb      	ldrb	r3, [r7, #15]
 8001f80:	7013      	strb	r3, [r2, #0]
        border_active = (d != BORDER_NONE);
 8001f82:	7bfb      	ldrb	r3, [r7, #15]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	bf14      	ite	ne
 8001f88:	2301      	movne	r3, #1
 8001f8a:	2300      	moveq	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc8 <BorderTask+0x70>)
 8001f92:	701a      	strb	r2, [r3, #0]
        xSemaphoreGive(mutexSensors);
 8001f94:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc0 <BorderTask+0x68>)
 8001f96:	6818      	ldr	r0, [r3, #0]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	f008 f92b 	bl	800a1f8 <xQueueGenericSend>

        if (d != BORDER_NONE)
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d004      	beq.n	8001fb2 <BorderTask+0x5a>
            printf("BORDER DETECTED: %d\r\n", d);
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	4619      	mov	r1, r3
 8001fac:	4807      	ldr	r0, [pc, #28]	@ (8001fcc <BorderTask+0x74>)
 8001fae:	f00b fafb 	bl	800d5a8 <iprintf>

        vTaskDelay(pdMS_TO_TICKS(100));
 8001fb2:	2064      	movs	r0, #100	@ 0x64
 8001fb4:	f008 ffde 	bl	800af74 <vTaskDelay>
    {
 8001fb8:	e7d5      	b.n	8001f66 <BorderTask+0xe>
 8001fba:	bf00      	nop
 8001fbc:	0800f650 	.word	0x0800f650
 8001fc0:	200012d0 	.word	0x200012d0
 8001fc4:	2000155a 	.word	0x2000155a
 8001fc8:	20001559 	.word	0x20001559
 8001fcc:	0800f664 	.word	0x0800f664

08001fd0 <ShockTask>:
}



void ShockTask(void *argument)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef ret;

    ret = ADXL343_Init(&hi2c1);
 8001fd8:	482b      	ldr	r0, [pc, #172]	@ (8002088 <ShockTask+0xb8>)
 8001fda:	f7fe ffe8 	bl	8000fae <ADXL343_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	73fb      	strb	r3, [r7, #15]
    ret = ADXL343_ConfigShock(&hi2c1, 0.3f, 50.0f);
 8001fe2:	ed9f 1b25 	vldr	d1, [pc, #148]	@ 8002078 <ShockTask+0xa8>
 8001fe6:	ed9f 0b26 	vldr	d0, [pc, #152]	@ 8002080 <ShockTask+0xb0>
 8001fea:	4827      	ldr	r0, [pc, #156]	@ (8002088 <ShockTask+0xb8>)
 8001fec:	f7ff f81a 	bl	8001024 <ADXL343_ConfigShock>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	73fb      	strb	r3, [r7, #15]

    for (;;)
    {
        if (ADXL343_CheckShock(&hi2c1))
 8001ff4:	4824      	ldr	r0, [pc, #144]	@ (8002088 <ShockTask+0xb8>)
 8001ff6:	f7ff f897 	bl	8001128 <ADXL343_CheckShock>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d036      	beq.n	800206e <ShockTask+0x9e>
        {
        	printf("choc detecte\r\n");
 8002000:	4822      	ldr	r0, [pc, #136]	@ (800208c <ShockTask+0xbc>)
 8002002:	f00b fb39 	bl	800d678 <puts>
            xSemaphoreTake(mutexSensors, portMAX_DELAY);
 8002006:	4b22      	ldr	r3, [pc, #136]	@ (8002090 <ShockTask+0xc0>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f04f 31ff 	mov.w	r1, #4294967295
 800200e:	4618      	mov	r0, r3
 8002010:	f008 fb74 	bl	800a6fc <xQueueSemaphoreTake>
            if (robot_mode != ROBOT_STOP)
 8002014:	4b1f      	ldr	r3, [pc, #124]	@ (8002094 <ShockTask+0xc4>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d01d      	beq.n	8002058 <ShockTask+0x88>
            {
                shock_detected = 1;
 800201c:	4b1e      	ldr	r3, [pc, #120]	@ (8002098 <ShockTask+0xc8>)
 800201e:	2201      	movs	r2, #1
 8002020:	701a      	strb	r2, [r3, #0]

                if (robot_mode == ROBOT_MODE_CHAT)
 8002022:	4b1c      	ldr	r3, [pc, #112]	@ (8002094 <ShockTask+0xc4>)
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d109      	bne.n	800203e <ShockTask+0x6e>
                {
                    robot_mode = ROBOT_MODE_SOURIS;
 800202a:	4b1a      	ldr	r3, [pc, #104]	@ (8002094 <ShockTask+0xc4>)
 800202c:	2202      	movs	r2, #2
 800202e:	701a      	strb	r2, [r3, #0]
                    BT_SendString("Mode auto -> SOURIS\r\n");
 8002030:	481a      	ldr	r0, [pc, #104]	@ (800209c <ShockTask+0xcc>)
 8002032:	f7ff fcef 	bl	8001a14 <BT_SendString>
                    printf("Mode auto -> SOURIS\r\n");
 8002036:	481a      	ldr	r0, [pc, #104]	@ (80020a0 <ShockTask+0xd0>)
 8002038:	f00b fb1e 	bl	800d678 <puts>
 800203c:	e00c      	b.n	8002058 <ShockTask+0x88>
                }
                else if (robot_mode == ROBOT_MODE_SOURIS)
 800203e:	4b15      	ldr	r3, [pc, #84]	@ (8002094 <ShockTask+0xc4>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b02      	cmp	r3, #2
 8002044:	d108      	bne.n	8002058 <ShockTask+0x88>
                {
                    robot_mode = ROBOT_MODE_CHAT;
 8002046:	4b13      	ldr	r3, [pc, #76]	@ (8002094 <ShockTask+0xc4>)
 8002048:	2201      	movs	r2, #1
 800204a:	701a      	strb	r2, [r3, #0]
                    BT_SendString("Mode auto -> CHAT\r\n");
 800204c:	4815      	ldr	r0, [pc, #84]	@ (80020a4 <ShockTask+0xd4>)
 800204e:	f7ff fce1 	bl	8001a14 <BT_SendString>
                    printf("Mode auto -> CHAT\r\n");
 8002052:	4815      	ldr	r0, [pc, #84]	@ (80020a8 <ShockTask+0xd8>)
 8002054:	f00b fb10 	bl	800d678 <puts>
                }
            }

            xSemaphoreGive(mutexSensors);
 8002058:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <ShockTask+0xc0>)
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	2300      	movs	r3, #0
 800205e:	2200      	movs	r2, #0
 8002060:	2100      	movs	r1, #0
 8002062:	f008 f8c9 	bl	800a1f8 <xQueueGenericSend>

            vTaskDelay(pdMS_TO_TICKS(300)); // anti-rebond
 8002066:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800206a:	f008 ff83 	bl	800af74 <vTaskDelay>
        }

        vTaskDelay(pdMS_TO_TICKS(50));
 800206e:	2032      	movs	r0, #50	@ 0x32
 8002070:	f008 ff80 	bl	800af74 <vTaskDelay>
        if (ADXL343_CheckShock(&hi2c1))
 8002074:	e7be      	b.n	8001ff4 <ShockTask+0x24>
 8002076:	bf00      	nop
 8002078:	00000000 	.word	0x00000000
 800207c:	40490000 	.word	0x40490000
 8002080:	40000000 	.word	0x40000000
 8002084:	3fd33333 	.word	0x3fd33333
 8002088:	20001244 	.word	0x20001244
 800208c:	0800f67c 	.word	0x0800f67c
 8002090:	200012d0 	.word	0x200012d0
 8002094:	2000155b 	.word	0x2000155b
 8002098:	20001558 	.word	0x20001558
 800209c:	0800f68c 	.word	0x0800f68c
 80020a0:	0800f6a4 	.word	0x0800f6a4
 80020a4:	0800f6bc 	.word	0x0800f6bc
 80020a8:	0800f6d0 	.word	0x0800f6d0

080020ac <BluetoothTask>:
    }
}


void BluetoothTask(void *argument)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
    for (;;)
    {
        if (BT_cmdReady)
 80020b4:	4b3f      	ldr	r3, [pc, #252]	@ (80021b4 <BluetoothTask+0x108>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d077      	beq.n	80021ac <BluetoothTask+0x100>
        {
            BT_cmdReady = 0;
 80020bc:	4b3d      	ldr	r3, [pc, #244]	@ (80021b4 <BluetoothTask+0x108>)
 80020be:	2200      	movs	r2, #0
 80020c0:	701a      	strb	r2, [r3, #0]

            xSemaphoreTake(mutexSensors, portMAX_DELAY);
 80020c2:	4b3d      	ldr	r3, [pc, #244]	@ (80021b8 <BluetoothTask+0x10c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f04f 31ff 	mov.w	r1, #4294967295
 80020ca:	4618      	mov	r0, r3
 80020cc:	f008 fb16 	bl	800a6fc <xQueueSemaphoreTake>

            if (strcmp(BT_cmd, "STOP") == 0)
 80020d0:	493a      	ldr	r1, [pc, #232]	@ (80021bc <BluetoothTask+0x110>)
 80020d2:	483b      	ldr	r0, [pc, #236]	@ (80021c0 <BluetoothTask+0x114>)
 80020d4:	f7fe f8a4 	bl	8000220 <strcmp>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d109      	bne.n	80020f2 <BluetoothTask+0x46>
            {
                robot_mode = ROBOT_STOP;
 80020de:	4b39      	ldr	r3, [pc, #228]	@ (80021c4 <BluetoothTask+0x118>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	701a      	strb	r2, [r3, #0]
                BT_SendString("Robot STOP\r\n");
 80020e4:	4838      	ldr	r0, [pc, #224]	@ (80021c8 <BluetoothTask+0x11c>)
 80020e6:	f7ff fc95 	bl	8001a14 <BT_SendString>
                printf("Robot STOP\r\n");
 80020ea:	4838      	ldr	r0, [pc, #224]	@ (80021cc <BluetoothTask+0x120>)
 80020ec:	f00b fac4 	bl	800d678 <puts>
 80020f0:	e050      	b.n	8002194 <BluetoothTask+0xe8>
            }
            else if (strcmp(BT_cmd, "START") == 0)
 80020f2:	4937      	ldr	r1, [pc, #220]	@ (80021d0 <BluetoothTask+0x124>)
 80020f4:	4832      	ldr	r0, [pc, #200]	@ (80021c0 <BluetoothTask+0x114>)
 80020f6:	f7fe f893 	bl	8000220 <strcmp>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d109      	bne.n	8002114 <BluetoothTask+0x68>
            {
                robot_mode = ROBOT_MODE_CHAT;
 8002100:	4b30      	ldr	r3, [pc, #192]	@ (80021c4 <BluetoothTask+0x118>)
 8002102:	2201      	movs	r2, #1
 8002104:	701a      	strb	r2, [r3, #0]
                BT_SendString("Robot START -> CHAT\r\n");
 8002106:	4833      	ldr	r0, [pc, #204]	@ (80021d4 <BluetoothTask+0x128>)
 8002108:	f7ff fc84 	bl	8001a14 <BT_SendString>
                printf("Robot START -> CHAT\r\n");
 800210c:	4832      	ldr	r0, [pc, #200]	@ (80021d8 <BluetoothTask+0x12c>)
 800210e:	f00b fab3 	bl	800d678 <puts>
 8002112:	e03f      	b.n	8002194 <BluetoothTask+0xe8>
            }
            else if (strcmp(BT_cmd, "CHAT") == 0)
 8002114:	4931      	ldr	r1, [pc, #196]	@ (80021dc <BluetoothTask+0x130>)
 8002116:	482a      	ldr	r0, [pc, #168]	@ (80021c0 <BluetoothTask+0x114>)
 8002118:	f7fe f882 	bl	8000220 <strcmp>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d109      	bne.n	8002136 <BluetoothTask+0x8a>
            {
                robot_mode = ROBOT_MODE_CHAT;
 8002122:	4b28      	ldr	r3, [pc, #160]	@ (80021c4 <BluetoothTask+0x118>)
 8002124:	2201      	movs	r2, #1
 8002126:	701a      	strb	r2, [r3, #0]
                BT_SendString("Mode -> CHAT\r\n");
 8002128:	482d      	ldr	r0, [pc, #180]	@ (80021e0 <BluetoothTask+0x134>)
 800212a:	f7ff fc73 	bl	8001a14 <BT_SendString>
                printf("Mode -> CHAT\r\n");
 800212e:	482d      	ldr	r0, [pc, #180]	@ (80021e4 <BluetoothTask+0x138>)
 8002130:	f00b faa2 	bl	800d678 <puts>
 8002134:	e02e      	b.n	8002194 <BluetoothTask+0xe8>
            }
            else if (strcmp(BT_cmd, "SOURIS") == 0)
 8002136:	492c      	ldr	r1, [pc, #176]	@ (80021e8 <BluetoothTask+0x13c>)
 8002138:	4821      	ldr	r0, [pc, #132]	@ (80021c0 <BluetoothTask+0x114>)
 800213a:	f7fe f871 	bl	8000220 <strcmp>
 800213e:	4603      	mov	r3, r0
 8002140:	2b00      	cmp	r3, #0
 8002142:	d109      	bne.n	8002158 <BluetoothTask+0xac>
            {
                robot_mode = ROBOT_MODE_SOURIS;
 8002144:	4b1f      	ldr	r3, [pc, #124]	@ (80021c4 <BluetoothTask+0x118>)
 8002146:	2202      	movs	r2, #2
 8002148:	701a      	strb	r2, [r3, #0]
                BT_SendString("Mode -> SOURIS\r\n");
 800214a:	4828      	ldr	r0, [pc, #160]	@ (80021ec <BluetoothTask+0x140>)
 800214c:	f7ff fc62 	bl	8001a14 <BT_SendString>
                printf("Mode -> SOURIS\r\n");
 8002150:	4827      	ldr	r0, [pc, #156]	@ (80021f0 <BluetoothTask+0x144>)
 8002152:	f00b fa91 	bl	800d678 <puts>
 8002156:	e01d      	b.n	8002194 <BluetoothTask+0xe8>
            }
            else if (strcmp(BT_cmd, "STATUS") == 0)
 8002158:	4926      	ldr	r1, [pc, #152]	@ (80021f4 <BluetoothTask+0x148>)
 800215a:	4819      	ldr	r0, [pc, #100]	@ (80021c0 <BluetoothTask+0x114>)
 800215c:	f7fe f860 	bl	8000220 <strcmp>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d113      	bne.n	800218e <BluetoothTask+0xe2>
            {
                if (robot_mode == ROBOT_MODE_CHAT)
 8002166:	4b17      	ldr	r3, [pc, #92]	@ (80021c4 <BluetoothTask+0x118>)
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d103      	bne.n	8002176 <BluetoothTask+0xca>
                    BT_SendString("STATUS: CHAT\r\n");
 800216e:	4822      	ldr	r0, [pc, #136]	@ (80021f8 <BluetoothTask+0x14c>)
 8002170:	f7ff fc50 	bl	8001a14 <BT_SendString>
 8002174:	e00e      	b.n	8002194 <BluetoothTask+0xe8>

                else if (robot_mode == ROBOT_MODE_SOURIS)
 8002176:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <BluetoothTask+0x118>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d103      	bne.n	8002186 <BluetoothTask+0xda>
                    BT_SendString("STATUS: SOURIS\r\n");
 800217e:	481f      	ldr	r0, [pc, #124]	@ (80021fc <BluetoothTask+0x150>)
 8002180:	f7ff fc48 	bl	8001a14 <BT_SendString>
 8002184:	e006      	b.n	8002194 <BluetoothTask+0xe8>

                else
                    BT_SendString("STATUS: STOP\r\n");
 8002186:	481e      	ldr	r0, [pc, #120]	@ (8002200 <BluetoothTask+0x154>)
 8002188:	f7ff fc44 	bl	8001a14 <BT_SendString>
 800218c:	e002      	b.n	8002194 <BluetoothTask+0xe8>
            }
            else
            {
                BT_SendString("Commande inconnue\r\n");
 800218e:	481d      	ldr	r0, [pc, #116]	@ (8002204 <BluetoothTask+0x158>)
 8002190:	f7ff fc40 	bl	8001a14 <BT_SendString>
            }

            memset(BT_cmd, 0, sizeof(BT_cmd));
 8002194:	2240      	movs	r2, #64	@ 0x40
 8002196:	2100      	movs	r1, #0
 8002198:	4809      	ldr	r0, [pc, #36]	@ (80021c0 <BluetoothTask+0x114>)
 800219a:	f00b fb67 	bl	800d86c <memset>
            xSemaphoreGive(mutexSensors);
 800219e:	4b06      	ldr	r3, [pc, #24]	@ (80021b8 <BluetoothTask+0x10c>)
 80021a0:	6818      	ldr	r0, [r3, #0]
 80021a2:	2300      	movs	r3, #0
 80021a4:	2200      	movs	r2, #0
 80021a6:	2100      	movs	r1, #0
 80021a8:	f008 f826 	bl	800a1f8 <xQueueGenericSend>
        }

        vTaskDelay(pdMS_TO_TICKS(20));
 80021ac:	2014      	movs	r0, #20
 80021ae:	f008 fee1 	bl	800af74 <vTaskDelay>
        if (BT_cmdReady)
 80021b2:	e77f      	b.n	80020b4 <BluetoothTask+0x8>
 80021b4:	20001242 	.word	0x20001242
 80021b8:	200012d0 	.word	0x200012d0
 80021bc:	0800f6e4 	.word	0x0800f6e4
 80021c0:	20001200 	.word	0x20001200
 80021c4:	2000155b 	.word	0x2000155b
 80021c8:	0800f6ec 	.word	0x0800f6ec
 80021cc:	0800f6fc 	.word	0x0800f6fc
 80021d0:	0800f708 	.word	0x0800f708
 80021d4:	0800f710 	.word	0x0800f710
 80021d8:	0800f728 	.word	0x0800f728
 80021dc:	0800f740 	.word	0x0800f740
 80021e0:	0800f748 	.word	0x0800f748
 80021e4:	0800f758 	.word	0x0800f758
 80021e8:	0800f768 	.word	0x0800f768
 80021ec:	0800f770 	.word	0x0800f770
 80021f0:	0800f784 	.word	0x0800f784
 80021f4:	0800f794 	.word	0x0800f794
 80021f8:	0800f79c 	.word	0x0800f79c
 80021fc:	0800f7ac 	.word	0x0800f7ac
 8002200:	0800f7c0 	.word	0x0800f7c0
 8002204:	0800f7d0 	.word	0x0800f7d0

08002208 <RobotModeTask>:
    }
}


void RobotModeTask(void *argument)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	ed2d 8b02 	vpush	{d8}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	extern Moteur_HandleTypeDef moteurD;
    extern Moteur_HandleTypeDef moteurG;
    for (;;)
    {
    	// 1. Traiter les donnes brutes du LIDAR
    	YLIDAR_Process(&hlidar);
 8002214:	4889      	ldr	r0, [pc, #548]	@ (800243c <RobotModeTask+0x234>)
 8002216:	f7ff fb71 	bl	80018fc <YLIDAR_Process>

        RobotMode_t mode;
        BorderDirection_t d;
        uint8_t b_active;

        xSemaphoreTake(mutexSensors, portMAX_DELAY);
 800221a:	4b89      	ldr	r3, [pc, #548]	@ (8002440 <RobotModeTask+0x238>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f04f 31ff 	mov.w	r1, #4294967295
 8002222:	4618      	mov	r0, r3
 8002224:	f008 fa6a 	bl	800a6fc <xQueueSemaphoreTake>
        mode = robot_mode;
 8002228:	4b86      	ldr	r3, [pc, #536]	@ (8002444 <RobotModeTask+0x23c>)
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	73fb      	strb	r3, [r7, #15]
        d = border_dir;
 800222e:	4b86      	ldr	r3, [pc, #536]	@ (8002448 <RobotModeTask+0x240>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	73bb      	strb	r3, [r7, #14]
        b_active = border_active;
 8002234:	4b85      	ldr	r3, [pc, #532]	@ (800244c <RobotModeTask+0x244>)
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	737b      	strb	r3, [r7, #13]
        xSemaphoreGive(mutexSensors);
 800223a:	4b81      	ldr	r3, [pc, #516]	@ (8002440 <RobotModeTask+0x238>)
 800223c:	6818      	ldr	r0, [r3, #0]
 800223e:	2300      	movs	r3, #0
 8002240:	2200      	movs	r2, #0
 8002242:	2100      	movs	r1, #0
 8002244:	f007 ffd8 	bl	800a1f8 <xQueueGenericSend>

        if (mode == ROBOT_STOP)
 8002248:	7bfb      	ldrb	r3, [r7, #15]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d103      	bne.n	8002256 <RobotModeTask+0x4e>
        {
            Robot_Stop(&hrob);
 800224e:	4880      	ldr	r0, [pc, #512]	@ (8002450 <RobotModeTask+0x248>)
 8002250:	f7ff f95a 	bl	8001508 <Robot_Stop>
 8002254:	e0ed      	b.n	8002432 <RobotModeTask+0x22a>
        }
        else if (b_active)
 8002256:	7b7b      	ldrb	r3, [r7, #13]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d03a      	beq.n	80022d2 <RobotModeTask+0xca>
        {
            // Scurit bordure PRIORITAIRE
            if (d == BORDER_AVANT_GAUCHE || d == BORDER_AVANT_DROITE)
 800225c:	7bbb      	ldrb	r3, [r7, #14]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d002      	beq.n	8002268 <RobotModeTask+0x60>
 8002262:	7bbb      	ldrb	r3, [r7, #14]
 8002264:	2b02      	cmp	r3, #2
 8002266:	d116      	bne.n	8002296 <RobotModeTask+0x8e>
            {
                Robot_Recule(&hrob, 15);
 8002268:	210f      	movs	r1, #15
 800226a:	4879      	ldr	r0, [pc, #484]	@ (8002450 <RobotModeTask+0x248>)
 800226c:	f7ff f932 	bl	80014d4 <Robot_Recule>
                vTaskDelay(pdMS_TO_TICKS(600));
 8002270:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8002274:	f008 fe7e 	bl	800af74 <vTaskDelay>
                Moteur_setSpeed(&moteurG, 5);
 8002278:	2105      	movs	r1, #5
 800227a:	4876      	ldr	r0, [pc, #472]	@ (8002454 <RobotModeTask+0x24c>)
 800227c:	f7fe ff89 	bl	8001192 <Moteur_setSpeed>
                vTaskDelay(pdMS_TO_TICKS(700));
 8002280:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8002284:	f008 fe76 	bl	800af74 <vTaskDelay>
                Robot_Stop(&hrob);
 8002288:	4871      	ldr	r0, [pc, #452]	@ (8002450 <RobotModeTask+0x248>)
 800228a:	f7ff f93d 	bl	8001508 <Robot_Stop>
                vTaskDelay(pdMS_TO_TICKS(100));
 800228e:	2064      	movs	r0, #100	@ 0x64
 8002290:	f008 fe70 	bl	800af74 <vTaskDelay>
 8002294:	e0cd      	b.n	8002432 <RobotModeTask+0x22a>



            }
            else if (d == BORDER_ARRIERE_GAUCHE || d == BORDER_ARRIERE_DROITE)
 8002296:	7bbb      	ldrb	r3, [r7, #14]
 8002298:	2b03      	cmp	r3, #3
 800229a:	d003      	beq.n	80022a4 <RobotModeTask+0x9c>
 800229c:	7bbb      	ldrb	r3, [r7, #14]
 800229e:	2b04      	cmp	r3, #4
 80022a0:	f040 80c7 	bne.w	8002432 <RobotModeTask+0x22a>
            {
                Robot_Start(&hrob, 15);
 80022a4:	210f      	movs	r1, #15
 80022a6:	486a      	ldr	r0, [pc, #424]	@ (8002450 <RobotModeTask+0x248>)
 80022a8:	f7ff f8fa 	bl	80014a0 <Robot_Start>
                vTaskDelay(pdMS_TO_TICKS(600));
 80022ac:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80022b0:	f008 fe60 	bl	800af74 <vTaskDelay>
                Moteur_setSpeed(&moteurG, 5);
 80022b4:	2105      	movs	r1, #5
 80022b6:	4867      	ldr	r0, [pc, #412]	@ (8002454 <RobotModeTask+0x24c>)
 80022b8:	f7fe ff6b 	bl	8001192 <Moteur_setSpeed>
                vTaskDelay(pdMS_TO_TICKS(700));
 80022bc:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80022c0:	f008 fe58 	bl	800af74 <vTaskDelay>
                Robot_Stop(&hrob);
 80022c4:	4862      	ldr	r0, [pc, #392]	@ (8002450 <RobotModeTask+0x248>)
 80022c6:	f7ff f91f 	bl	8001508 <Robot_Stop>
                vTaskDelay(pdMS_TO_TICKS(100));
 80022ca:	2064      	movs	r0, #100	@ 0x64
 80022cc:	f008 fe52 	bl	800af74 <vTaskDelay>
 80022d0:	e0af      	b.n	8002432 <RobotModeTask+0x22a>
            }
        }
        else if (mode == ROBOT_MODE_CHAT || mode == ROBOT_MODE_SOURIS)
 80022d2:	7bfb      	ldrb	r3, [r7, #15]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d003      	beq.n	80022e0 <RobotModeTask+0xd8>
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	2b02      	cmp	r3, #2
 80022dc:	f040 80a9 	bne.w	8002432 <RobotModeTask+0x22a>
                {
                    // --- SOLUTION DTECTION OBSTACLE ---
                    float min_dist = 10000.0f;
 80022e0:	4b5d      	ldr	r3, [pc, #372]	@ (8002458 <RobotModeTask+0x250>)
 80022e2:	61fb      	str	r3, [r7, #28]
                    float target_angle = 0.0f;
 80022e4:	f04f 0300 	mov.w	r3, #0
 80022e8:	61bb      	str	r3, [r7, #24]
                    int obstacle_found = 0;
 80022ea:	2300      	movs	r3, #0
 80022ec:	617b      	str	r3, [r7, #20]

                    // On parcourt les derniers points chantillonns
                    for (int i = 0; i < hlidar.sample_quantity; i++) {
 80022ee:	2300      	movs	r3, #0
 80022f0:	613b      	str	r3, [r7, #16]
 80022f2:	e03a      	b.n	800236a <RobotModeTask+0x162>
                        // On ignore les distances  0 (erreurs) et trop lointaines
                        if (hlidar.points[i].distance > 50 && hlidar.points[i].distance < 1000) {
 80022f4:	4a51      	ldr	r2, [pc, #324]	@ (800243c <RobotModeTask+0x234>)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	3320      	adds	r3, #32
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	4413      	add	r3, r2
 80022fe:	891b      	ldrh	r3, [r3, #8]
 8002300:	2b32      	cmp	r3, #50	@ 0x32
 8002302:	d92f      	bls.n	8002364 <RobotModeTask+0x15c>
 8002304:	4a4d      	ldr	r2, [pc, #308]	@ (800243c <RobotModeTask+0x234>)
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	3320      	adds	r3, #32
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	4413      	add	r3, r2
 800230e:	891b      	ldrh	r3, [r3, #8]
 8002310:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002314:	d226      	bcs.n	8002364 <RobotModeTask+0x15c>
                            if (hlidar.points[i].distance < min_dist) {
 8002316:	4a49      	ldr	r2, [pc, #292]	@ (800243c <RobotModeTask+0x234>)
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	3320      	adds	r3, #32
 800231c:	00db      	lsls	r3, r3, #3
 800231e:	4413      	add	r3, r2
 8002320:	891b      	ldrh	r3, [r3, #8]
 8002322:	ee07 3a90 	vmov	s15, r3
 8002326:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800232a:	ed97 7a07 	vldr	s14, [r7, #28]
 800232e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002336:	dd15      	ble.n	8002364 <RobotModeTask+0x15c>
                                min_dist = hlidar.points[i].distance;
 8002338:	4a40      	ldr	r2, [pc, #256]	@ (800243c <RobotModeTask+0x234>)
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	3320      	adds	r3, #32
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	4413      	add	r3, r2
 8002342:	891b      	ldrh	r3, [r3, #8]
 8002344:	ee07 3a90 	vmov	s15, r3
 8002348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800234c:	edc7 7a07 	vstr	s15, [r7, #28]
                                target_angle = hlidar.points[i].angle;
 8002350:	4a3a      	ldr	r2, [pc, #232]	@ (800243c <RobotModeTask+0x234>)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	3320      	adds	r3, #32
 8002356:	00db      	lsls	r3, r3, #3
 8002358:	4413      	add	r3, r2
 800235a:	3304      	adds	r3, #4
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	61bb      	str	r3, [r7, #24]
                                obstacle_found = 1;
 8002360:	2301      	movs	r3, #1
 8002362:	617b      	str	r3, [r7, #20]
                    for (int i = 0; i < hlidar.sample_quantity; i++) {
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	3301      	adds	r3, #1
 8002368:	613b      	str	r3, [r7, #16]
 800236a:	4b34      	ldr	r3, [pc, #208]	@ (800243c <RobotModeTask+0x234>)
 800236c:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 8002370:	461a      	mov	r2, r3
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4293      	cmp	r3, r2
 8002376:	dbbd      	blt.n	80022f4 <RobotModeTask+0xec>
                            }
                        }
                    }

                    if (obstacle_found) {
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d056      	beq.n	800242c <RobotModeTask+0x224>
                        printf("Cible: Dist=%dmm, Angle=%.1f\r\n", (int)min_dist, target_angle);
 800237e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002382:	eebd 8ae7 	vcvt.s32.f32	s16, s15
 8002386:	69b8      	ldr	r0, [r7, #24]
 8002388:	f7fe f916 	bl	80005b8 <__aeabi_f2d>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	ee18 1a10 	vmov	r1, s16
 8002394:	4831      	ldr	r0, [pc, #196]	@ (800245c <RobotModeTask+0x254>)
 8002396:	f00b f907 	bl	800d5a8 <iprintf>

                        if (mode == ROBOT_MODE_CHAT) {
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d132      	bne.n	8002406 <RobotModeTask+0x1fe>
                            // Mode CHAT : On fonce vers l'obstacle (entre -20 et 20)
                            if (target_angle > 340 || target_angle < 20) Robot_Start(&hrob, 15);
 80023a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80023a4:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002460 <RobotModeTask+0x258>
 80023a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b0:	dc08      	bgt.n	80023c4 <RobotModeTask+0x1bc>
 80023b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80023b6:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80023ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c2:	d504      	bpl.n	80023ce <RobotModeTask+0x1c6>
 80023c4:	210f      	movs	r1, #15
 80023c6:	4822      	ldr	r0, [pc, #136]	@ (8002450 <RobotModeTask+0x248>)
 80023c8:	f7ff f86a 	bl	80014a0 <Robot_Start>
 80023cc:	e031      	b.n	8002432 <RobotModeTask+0x22a>
                            else if (target_angle >= 20 && target_angle < 180) Moteur_setSpeed(&moteurG, 10); // Tourne  droite
 80023ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80023d2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80023d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023de:	db0d      	blt.n	80023fc <RobotModeTask+0x1f4>
 80023e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80023e4:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002464 <RobotModeTask+0x25c>
 80023e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f0:	d504      	bpl.n	80023fc <RobotModeTask+0x1f4>
 80023f2:	210a      	movs	r1, #10
 80023f4:	4817      	ldr	r0, [pc, #92]	@ (8002454 <RobotModeTask+0x24c>)
 80023f6:	f7fe fecc 	bl	8001192 <Moteur_setSpeed>
 80023fa:	e01a      	b.n	8002432 <RobotModeTask+0x22a>
                            else Moteur_setSpeed(&moteurD, 10); // Tourne  gauche
 80023fc:	210a      	movs	r1, #10
 80023fe:	481a      	ldr	r0, [pc, #104]	@ (8002468 <RobotModeTask+0x260>)
 8002400:	f7fe fec7 	bl	8001192 <Moteur_setSpeed>
 8002404:	e015      	b.n	8002432 <RobotModeTask+0x22a>
                        }
                        else {
                            // Mode SOURIS : On fuit si l'obstacle est trop proche (< 30cm)
                            if (min_dist < 300) Robot_Recule(&hrob, 15);
 8002406:	edd7 7a07 	vldr	s15, [r7, #28]
 800240a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800246c <RobotModeTask+0x264>
 800240e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002416:	d504      	bpl.n	8002422 <RobotModeTask+0x21a>
 8002418:	210f      	movs	r1, #15
 800241a:	480d      	ldr	r0, [pc, #52]	@ (8002450 <RobotModeTask+0x248>)
 800241c:	f7ff f85a 	bl	80014d4 <Robot_Recule>
 8002420:	e007      	b.n	8002432 <RobotModeTask+0x22a>
                            else Robot_Start(&hrob, 10);
 8002422:	210a      	movs	r1, #10
 8002424:	480a      	ldr	r0, [pc, #40]	@ (8002450 <RobotModeTask+0x248>)
 8002426:	f7ff f83b 	bl	80014a0 <Robot_Start>
 800242a:	e002      	b.n	8002432 <RobotModeTask+0x22a>
                        }
                    } else {
                        Robot_Stop(&hrob); // Rien en vue
 800242c:	4808      	ldr	r0, [pc, #32]	@ (8002450 <RobotModeTask+0x248>)
 800242e:	f7ff f86b 	bl	8001508 <Robot_Stop>
                    }
                }
                vTaskDelay(pdMS_TO_TICKS(50));
 8002432:	2032      	movs	r0, #50	@ 0x32
 8002434:	f008 fd9e 	bl	800af74 <vTaskDelay>
    {
 8002438:	e6ec      	b.n	8002214 <RobotModeTask+0xc>
 800243a:	bf00      	nop
 800243c:	20001314 	.word	0x20001314
 8002440:	200012d0 	.word	0x200012d0
 8002444:	2000155b 	.word	0x2000155b
 8002448:	2000155a 	.word	0x2000155a
 800244c:	20001559 	.word	0x20001559
 8002450:	200012b8 	.word	0x200012b8
 8002454:	200012a8 	.word	0x200012a8
 8002458:	461c4000 	.word	0x461c4000
 800245c:	0800f7e4 	.word	0x0800f7e4
 8002460:	43aa0000 	.word	0x43aa0000
 8002464:	43340000 	.word	0x43340000
 8002468:	20001298 	.word	0x20001298
 800246c:	43960000 	.word	0x43960000

08002470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002476:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <HAL_MspInit+0x50>)
 8002478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800247a:	4a11      	ldr	r2, [pc, #68]	@ (80024c0 <HAL_MspInit+0x50>)
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6613      	str	r3, [r2, #96]	@ 0x60
 8002482:	4b0f      	ldr	r3, [pc, #60]	@ (80024c0 <HAL_MspInit+0x50>)
 8002484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002486:	f003 0301 	and.w	r3, r3, #1
 800248a:	607b      	str	r3, [r7, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <HAL_MspInit+0x50>)
 8002490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002492:	4a0b      	ldr	r2, [pc, #44]	@ (80024c0 <HAL_MspInit+0x50>)
 8002494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002498:	6593      	str	r3, [r2, #88]	@ 0x58
 800249a:	4b09      	ldr	r3, [pc, #36]	@ (80024c0 <HAL_MspInit+0x50>)
 800249c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800249e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a2:	603b      	str	r3, [r7, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80024a6:	2200      	movs	r2, #0
 80024a8:	210f      	movs	r1, #15
 80024aa:	f06f 0001 	mvn.w	r0, #1
 80024ae:	f001 f858 	bl	8003562 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80024b2:	f002 fc37 	bl	8004d24 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000

080024c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <NMI_Handler+0x4>

080024cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <HardFault_Handler+0x4>

080024d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <MemManage_Handler+0x4>

080024dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <BusFault_Handler+0x4>

080024e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <UsageFault_Handler+0x4>

080024ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f0:	bf00      	nop
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024fe:	f000 ff37 	bl	8003370 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002502:	f009 f9bb 	bl	800b87c <xTaskGetSchedulerState>
 8002506:	4603      	mov	r3, r0
 8002508:	2b01      	cmp	r3, #1
 800250a:	d001      	beq.n	8002510 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800250c:	f00a f8b4 	bl	800c678 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002510:	bf00      	nop
 8002512:	bd80      	pop	{r7, pc}

08002514 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002518:	4802      	ldr	r0, [pc, #8]	@ (8002524 <DMA1_Channel1_IRQHandler+0x10>)
 800251a:	f001 fa3a 	bl	8003992 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200018e0 	.word	0x200018e0

08002528 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800252c:	4802      	ldr	r0, [pc, #8]	@ (8002538 <USART2_IRQHandler+0x10>)
 800252e:	f005 f90b 	bl	8007748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	200017b8 	.word	0x200017b8

0800253c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002540:	4802      	ldr	r0, [pc, #8]	@ (800254c <USART3_IRQHandler+0x10>)
 8002542:	f005 f901 	bl	8007748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	2000184c 	.word	0x2000184c

08002550 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  return 1;
 8002554:	2301      	movs	r3, #1
}
 8002556:	4618      	mov	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <_kill>:

int _kill(int pid, int sig)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800256a:	f00b f9d1 	bl	800d910 <__errno>
 800256e:	4603      	mov	r3, r0
 8002570:	2216      	movs	r2, #22
 8002572:	601a      	str	r2, [r3, #0]
  return -1;
 8002574:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002578:	4618      	mov	r0, r3
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <_exit>:

void _exit (int status)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002588:	f04f 31ff 	mov.w	r1, #4294967295
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff ffe7 	bl	8002560 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002592:	bf00      	nop
 8002594:	e7fd      	b.n	8002592 <_exit+0x12>

08002596 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b086      	sub	sp, #24
 800259a:	af00      	add	r7, sp, #0
 800259c:	60f8      	str	r0, [r7, #12]
 800259e:	60b9      	str	r1, [r7, #8]
 80025a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a2:	2300      	movs	r3, #0
 80025a4:	617b      	str	r3, [r7, #20]
 80025a6:	e00a      	b.n	80025be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025a8:	f3af 8000 	nop.w
 80025ac:	4601      	mov	r1, r0
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	1c5a      	adds	r2, r3, #1
 80025b2:	60ba      	str	r2, [r7, #8]
 80025b4:	b2ca      	uxtb	r2, r1
 80025b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	3301      	adds	r3, #1
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	dbf0      	blt.n	80025a8 <_read+0x12>
  }

  return len;
 80025c6:	687b      	ldr	r3, [r7, #4]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	e009      	b.n	80025f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	1c5a      	adds	r2, r3, #1
 80025e6:	60ba      	str	r2, [r7, #8]
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff fb74 	bl	8001cd8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3301      	adds	r3, #1
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	697a      	ldr	r2, [r7, #20]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	dbf1      	blt.n	80025e2 <_write+0x12>
  }
  return len;
 80025fe:	687b      	ldr	r3, [r7, #4]
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <_close>:

int _close(int file)
{
 8002608:	b480      	push	{r7}
 800260a:	b083      	sub	sp, #12
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002610:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002630:	605a      	str	r2, [r3, #4]
  return 0;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <_isatty>:

int _isatty(int file)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002648:	2301      	movs	r3, #1
}
 800264a:	4618      	mov	r0, r3
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr

08002656 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002656:	b480      	push	{r7}
 8002658:	b085      	sub	sp, #20
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002678:	4a14      	ldr	r2, [pc, #80]	@ (80026cc <_sbrk+0x5c>)
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <_sbrk+0x60>)
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002684:	4b13      	ldr	r3, [pc, #76]	@ (80026d4 <_sbrk+0x64>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d102      	bne.n	8002692 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800268c:	4b11      	ldr	r3, [pc, #68]	@ (80026d4 <_sbrk+0x64>)
 800268e:	4a12      	ldr	r2, [pc, #72]	@ (80026d8 <_sbrk+0x68>)
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002692:	4b10      	ldr	r3, [pc, #64]	@ (80026d4 <_sbrk+0x64>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	429a      	cmp	r2, r3
 800269e:	d207      	bcs.n	80026b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a0:	f00b f936 	bl	800d910 <__errno>
 80026a4:	4603      	mov	r3, r0
 80026a6:	220c      	movs	r2, #12
 80026a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026aa:	f04f 33ff 	mov.w	r3, #4294967295
 80026ae:	e009      	b.n	80026c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b0:	4b08      	ldr	r3, [pc, #32]	@ (80026d4 <_sbrk+0x64>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026b6:	4b07      	ldr	r3, [pc, #28]	@ (80026d4 <_sbrk+0x64>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	4a05      	ldr	r2, [pc, #20]	@ (80026d4 <_sbrk+0x64>)
 80026c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c2:	68fb      	ldr	r3, [r7, #12]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20008000 	.word	0x20008000
 80026d0:	00000400 	.word	0x00000400
 80026d4:	2000155c 	.word	0x2000155c
 80026d8:	200033e0 	.word	0x200033e0

080026dc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <SystemInit+0x20>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026e6:	4a05      	ldr	r2, [pc, #20]	@ (80026fc <SystemInit+0x20>)
 80026e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b098      	sub	sp, #96	@ 0x60
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002706:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002712:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	609a      	str	r2, [r3, #8]
 800271e:	60da      	str	r2, [r3, #12]
 8002720:	611a      	str	r2, [r3, #16]
 8002722:	615a      	str	r2, [r3, #20]
 8002724:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002726:	1d3b      	adds	r3, r7, #4
 8002728:	2234      	movs	r2, #52	@ 0x34
 800272a:	2100      	movs	r1, #0
 800272c:	4618      	mov	r0, r3
 800272e:	f00b f89d 	bl	800d86c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002732:	4b41      	ldr	r3, [pc, #260]	@ (8002838 <MX_TIM1_Init+0x138>)
 8002734:	4a41      	ldr	r2, [pc, #260]	@ (800283c <MX_TIM1_Init+0x13c>)
 8002736:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8002738:	4b3f      	ldr	r3, [pc, #252]	@ (8002838 <MX_TIM1_Init+0x138>)
 800273a:	2207      	movs	r2, #7
 800273c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800273e:	4b3e      	ldr	r3, [pc, #248]	@ (8002838 <MX_TIM1_Init+0x138>)
 8002740:	2200      	movs	r2, #0
 8002742:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4199;
 8002744:	4b3c      	ldr	r3, [pc, #240]	@ (8002838 <MX_TIM1_Init+0x138>)
 8002746:	f241 0267 	movw	r2, #4199	@ 0x1067
 800274a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800274c:	4b3a      	ldr	r3, [pc, #232]	@ (8002838 <MX_TIM1_Init+0x138>)
 800274e:	2200      	movs	r2, #0
 8002750:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002752:	4b39      	ldr	r3, [pc, #228]	@ (8002838 <MX_TIM1_Init+0x138>)
 8002754:	2200      	movs	r2, #0
 8002756:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002758:	4b37      	ldr	r3, [pc, #220]	@ (8002838 <MX_TIM1_Init+0x138>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800275e:	4836      	ldr	r0, [pc, #216]	@ (8002838 <MX_TIM1_Init+0x138>)
 8002760:	f003 fac6 	bl	8005cf0 <HAL_TIM_PWM_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800276a:	f7ff fbef 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276e:	2300      	movs	r3, #0
 8002770:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002772:	2300      	movs	r3, #0
 8002774:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002776:	2300      	movs	r3, #0
 8002778:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800277a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800277e:	4619      	mov	r1, r3
 8002780:	482d      	ldr	r0, [pc, #180]	@ (8002838 <MX_TIM1_Init+0x138>)
 8002782:	f004 fd37 	bl	80071f4 <HAL_TIMEx_MasterConfigSynchronization>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800278c:	f7ff fbde 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002790:	2360      	movs	r3, #96	@ 0x60
 8002792:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002794:	2300      	movs	r3, #0
 8002796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002798:	2300      	movs	r3, #0
 800279a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800279c:	2300      	movs	r3, #0
 800279e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027a0:	2300      	movs	r3, #0
 80027a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027a4:	2300      	movs	r3, #0
 80027a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027a8:	2300      	movs	r3, #0
 80027aa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027ac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027b0:	2200      	movs	r2, #0
 80027b2:	4619      	mov	r1, r3
 80027b4:	4820      	ldr	r0, [pc, #128]	@ (8002838 <MX_TIM1_Init+0x138>)
 80027b6:	f003 fda9 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80027c0:	f7ff fbc4 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80027c8:	2204      	movs	r2, #4
 80027ca:	4619      	mov	r1, r3
 80027cc:	481a      	ldr	r0, [pc, #104]	@ (8002838 <MX_TIM1_Init+0x138>)
 80027ce:	f003 fd9d 	bl	800630c <HAL_TIM_PWM_ConfigChannel>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80027d8:	f7ff fbb8 	bl	8001f4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027e8:	2300      	movs	r3, #0
 80027ea:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027f4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027f6:	2300      	movs	r3, #0
 80027f8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80027fa:	2300      	movs	r3, #0
 80027fc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027fe:	2300      	movs	r3, #0
 8002800:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002802:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002806:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800280c:	2300      	movs	r3, #0
 800280e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002810:	2300      	movs	r3, #0
 8002812:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002814:	1d3b      	adds	r3, r7, #4
 8002816:	4619      	mov	r1, r3
 8002818:	4807      	ldr	r0, [pc, #28]	@ (8002838 <MX_TIM1_Init+0x138>)
 800281a:	f004 fd6d 	bl	80072f8 <HAL_TIMEx_ConfigBreakDeadTime>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002824:	f7ff fb92 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002828:	4803      	ldr	r0, [pc, #12]	@ (8002838 <MX_TIM1_Init+0x138>)
 800282a:	f000 f9ff 	bl	8002c2c <HAL_TIM_MspPostInit>

}
 800282e:	bf00      	nop
 8002830:	3760      	adds	r7, #96	@ 0x60
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20001560 	.word	0x20001560
 800283c:	40012c00 	.word	0x40012c00

08002840 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08e      	sub	sp, #56	@ 0x38
 8002844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002846:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
 800284e:	605a      	str	r2, [r3, #4]
 8002850:	609a      	str	r2, [r3, #8]
 8002852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002860:	463b      	mov	r3, r7
 8002862:	2200      	movs	r2, #0
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	605a      	str	r2, [r3, #4]
 8002868:	609a      	str	r2, [r3, #8]
 800286a:	60da      	str	r2, [r3, #12]
 800286c:	611a      	str	r2, [r3, #16]
 800286e:	615a      	str	r2, [r3, #20]
 8002870:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002872:	4b2e      	ldr	r3, [pc, #184]	@ (800292c <MX_TIM2_Init+0xec>)
 8002874:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002878:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800287a:	4b2c      	ldr	r3, [pc, #176]	@ (800292c <MX_TIM2_Init+0xec>)
 800287c:	2200      	movs	r2, #0
 800287e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002880:	4b2a      	ldr	r3, [pc, #168]	@ (800292c <MX_TIM2_Init+0xec>)
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 799;
 8002886:	4b29      	ldr	r3, [pc, #164]	@ (800292c <MX_TIM2_Init+0xec>)
 8002888:	f240 321f 	movw	r2, #799	@ 0x31f
 800288c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800288e:	4b27      	ldr	r3, [pc, #156]	@ (800292c <MX_TIM2_Init+0xec>)
 8002890:	2200      	movs	r2, #0
 8002892:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002894:	4b25      	ldr	r3, [pc, #148]	@ (800292c <MX_TIM2_Init+0xec>)
 8002896:	2280      	movs	r2, #128	@ 0x80
 8002898:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800289a:	4824      	ldr	r0, [pc, #144]	@ (800292c <MX_TIM2_Init+0xec>)
 800289c:	f003 f970 	bl	8005b80 <HAL_TIM_Base_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80028a6:	f7ff fb51 	bl	8001f4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80028b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028b4:	4619      	mov	r1, r3
 80028b6:	481d      	ldr	r0, [pc, #116]	@ (800292c <MX_TIM2_Init+0xec>)
 80028b8:	f003 fe3c 	bl	8006534 <HAL_TIM_ConfigClockSource>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80028c2:	f7ff fb43 	bl	8001f4c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80028c6:	4819      	ldr	r0, [pc, #100]	@ (800292c <MX_TIM2_Init+0xec>)
 80028c8:	f003 f9b1 	bl	8005c2e <HAL_TIM_OC_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80028d2:	f7ff fb3b 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028de:	f107 031c 	add.w	r3, r7, #28
 80028e2:	4619      	mov	r1, r3
 80028e4:	4811      	ldr	r0, [pc, #68]	@ (800292c <MX_TIM2_Init+0xec>)
 80028e6:	f004 fc85 	bl	80071f4 <HAL_TIMEx_MasterConfigSynchronization>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80028f0:	f7ff fb2c 	bl	8001f4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80028f4:	2300      	movs	r3, #0
 80028f6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 400;
 80028f8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80028fc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002902:	2300      	movs	r3, #0
 8002904:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002906:	463b      	mov	r3, r7
 8002908:	220c      	movs	r2, #12
 800290a:	4619      	mov	r1, r3
 800290c:	4807      	ldr	r0, [pc, #28]	@ (800292c <MX_TIM2_Init+0xec>)
 800290e:	f003 fc83 	bl	8006218 <HAL_TIM_OC_ConfigChannel>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002918:	f7ff fb18 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800291c:	4803      	ldr	r0, [pc, #12]	@ (800292c <MX_TIM2_Init+0xec>)
 800291e:	f000 f985 	bl	8002c2c <HAL_TIM_MspPostInit>

}
 8002922:	bf00      	nop
 8002924:	3738      	adds	r7, #56	@ 0x38
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	200015ac 	.word	0x200015ac

08002930 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08c      	sub	sp, #48	@ 0x30
 8002934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002936:	f107 030c 	add.w	r3, r7, #12
 800293a:	2224      	movs	r2, #36	@ 0x24
 800293c:	2100      	movs	r1, #0
 800293e:	4618      	mov	r0, r3
 8002940:	f00a ff94 	bl	800d86c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002944:	463b      	mov	r3, r7
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	605a      	str	r2, [r3, #4]
 800294c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800294e:	4b21      	ldr	r3, [pc, #132]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 8002950:	4a21      	ldr	r2, [pc, #132]	@ (80029d8 <MX_TIM3_Init+0xa8>)
 8002952:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002954:	4b1f      	ldr	r3, [pc, #124]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 8002956:	2200      	movs	r2, #0
 8002958:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800295a:	4b1e      	ldr	r3, [pc, #120]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002960:	4b1c      	ldr	r3, [pc, #112]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 8002962:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002966:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002968:	4b1a      	ldr	r3, [pc, #104]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 800296a:	2200      	movs	r2, #0
 800296c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800296e:	4b19      	ldr	r3, [pc, #100]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 8002970:	2200      	movs	r2, #0
 8002972:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002974:	2301      	movs	r3, #1
 8002976:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002978:	2300      	movs	r3, #0
 800297a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800297c:	2301      	movs	r3, #1
 800297e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002980:	2300      	movs	r3, #0
 8002982:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8002984:	2304      	movs	r3, #4
 8002986:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002988:	2300      	movs	r3, #0
 800298a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800298c:	2301      	movs	r3, #1
 800298e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002990:	2300      	movs	r3, #0
 8002992:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8002994:	2304      	movs	r3, #4
 8002996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002998:	f107 030c 	add.w	r3, r7, #12
 800299c:	4619      	mov	r1, r3
 800299e:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 80029a0:	f003 fb94 	bl	80060cc <HAL_TIM_Encoder_Init>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80029aa:	f7ff facf 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ae:	2300      	movs	r3, #0
 80029b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029b6:	463b      	mov	r3, r7
 80029b8:	4619      	mov	r1, r3
 80029ba:	4806      	ldr	r0, [pc, #24]	@ (80029d4 <MX_TIM3_Init+0xa4>)
 80029bc:	f004 fc1a 	bl	80071f4 <HAL_TIMEx_MasterConfigSynchronization>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80029c6:	f7ff fac1 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029ca:	bf00      	nop
 80029cc:	3730      	adds	r7, #48	@ 0x30
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200015f8 	.word	0x200015f8
 80029d8:	40000400 	.word	0x40000400

080029dc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b08c      	sub	sp, #48	@ 0x30
 80029e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80029e2:	f107 030c 	add.w	r3, r7, #12
 80029e6:	2224      	movs	r2, #36	@ 0x24
 80029e8:	2100      	movs	r1, #0
 80029ea:	4618      	mov	r0, r3
 80029ec:	f00a ff3e 	bl	800d86c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029f0:	463b      	mov	r3, r7
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80029fa:	4b21      	ldr	r3, [pc, #132]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 80029fc:	4a21      	ldr	r2, [pc, #132]	@ (8002a84 <MX_TIM4_Init+0xa8>)
 80029fe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002a00:	4b1f      	ldr	r3, [pc, #124]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a06:	4b1e      	ldr	r3, [pc, #120]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002a0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a0e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a12:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a14:	4b1a      	ldr	r3, [pc, #104]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a1a:	4b19      	ldr	r3, [pc, #100]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002a20:	2301      	movs	r3, #1
 8002a22:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a24:	2300      	movs	r3, #0
 8002a26:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002a30:	2300      	movs	r3, #0
 8002a32:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a34:	2300      	movs	r3, #0
 8002a36:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8002a40:	2304      	movs	r3, #4
 8002a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002a44:	f107 030c 	add.w	r3, r7, #12
 8002a48:	4619      	mov	r1, r3
 8002a4a:	480d      	ldr	r0, [pc, #52]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a4c:	f003 fb3e 	bl	80060cc <HAL_TIM_Encoder_Init>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002a56:	f7ff fa79 	bl	8001f4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a62:	463b      	mov	r3, r7
 8002a64:	4619      	mov	r1, r3
 8002a66:	4806      	ldr	r0, [pc, #24]	@ (8002a80 <MX_TIM4_Init+0xa4>)
 8002a68:	f004 fbc4 	bl	80071f4 <HAL_TIMEx_MasterConfigSynchronization>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002a72:	f7ff fa6b 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a76:	bf00      	nop
 8002a78:	3730      	adds	r7, #48	@ 0x30
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	20001644 	.word	0x20001644
 8002a84:	40000800 	.word	0x40000800

08002a88 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b085      	sub	sp, #20
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac0 <HAL_TIM_PWM_MspInit+0x38>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d10b      	bne.n	8002ab2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a9e:	4a09      	ldr	r2, [pc, #36]	@ (8002ac4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002aa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002aa4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002aa6:	4b07      	ldr	r3, [pc, #28]	@ (8002ac4 <HAL_TIM_PWM_MspInit+0x3c>)
 8002aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aaa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002ab2:	bf00      	nop
 8002ab4:	3714      	adds	r7, #20
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	40012c00 	.word	0x40012c00
 8002ac4:	40021000 	.word	0x40021000

08002ac8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b085      	sub	sp, #20
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ad8:	d10b      	bne.n	8002af2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ada:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <HAL_TIM_Base_MspInit+0x38>)
 8002adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ade:	4a08      	ldr	r2, [pc, #32]	@ (8002b00 <HAL_TIM_Base_MspInit+0x38>)
 8002ae0:	f043 0301 	orr.w	r3, r3, #1
 8002ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ae6:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_TIM_Base_MspInit+0x38>)
 8002ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002af2:	bf00      	nop
 8002af4:	3714      	adds	r7, #20
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40021000 	.word	0x40021000

08002b04 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b08c      	sub	sp, #48	@ 0x30
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b0c:	f107 031c 	add.w	r3, r7, #28
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	605a      	str	r2, [r3, #4]
 8002b16:	609a      	str	r2, [r3, #8]
 8002b18:	60da      	str	r2, [r3, #12]
 8002b1a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a3d      	ldr	r2, [pc, #244]	@ (8002c18 <HAL_TIM_Encoder_MspInit+0x114>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d144      	bne.n	8002bb0 <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b26:	4b3d      	ldr	r3, [pc, #244]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b32:	4b3a      	ldr	r3, [pc, #232]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	61bb      	str	r3, [r7, #24]
 8002b3c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b3e:	4b37      	ldr	r3, [pc, #220]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b42:	4a36      	ldr	r2, [pc, #216]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b44:	f043 0304 	orr.w	r3, r3, #4
 8002b48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b4a:	4b34      	ldr	r3, [pc, #208]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4e:	f003 0304 	and.w	r3, r3, #4
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b56:	4b31      	ldr	r3, [pc, #196]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b5a:	4a30      	ldr	r2, [pc, #192]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b5c:	f043 0302 	orr.w	r3, r3, #2
 8002b60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b62:	4b2e      	ldr	r3, [pc, #184]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	613b      	str	r3, [r7, #16]
 8002b6c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCOD_B2_Pin;
 8002b6e:	2340      	movs	r3, #64	@ 0x40
 8002b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b72:	2302      	movs	r3, #2
 8002b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCOD_B2_GPIO_Port, &GPIO_InitStruct);
 8002b82:	f107 031c 	add.w	r3, r7, #28
 8002b86:	4619      	mov	r1, r3
 8002b88:	4825      	ldr	r0, [pc, #148]	@ (8002c20 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b8a:	f001 f851 	bl	8003c30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCOD_A2_Pin;
 8002b8e:	2320      	movs	r3, #32
 8002b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b92:	2302      	movs	r3, #2
 8002b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b9e:	2302      	movs	r3, #2
 8002ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCOD_A2_GPIO_Port, &GPIO_InitStruct);
 8002ba2:	f107 031c 	add.w	r3, r7, #28
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	481e      	ldr	r0, [pc, #120]	@ (8002c24 <HAL_TIM_Encoder_MspInit+0x120>)
 8002baa:	f001 f841 	bl	8003c30 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002bae:	e02e      	b.n	8002c0e <HAL_TIM_Encoder_MspInit+0x10a>
  else if(tim_encoderHandle->Instance==TIM4)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c28 <HAL_TIM_Encoder_MspInit+0x124>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d129      	bne.n	8002c0e <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bba:	4b18      	ldr	r3, [pc, #96]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bbe:	4a17      	ldr	r2, [pc, #92]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002bc0:	f043 0304 	orr.w	r3, r3, #4
 8002bc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bc6:	4b15      	ldr	r3, [pc, #84]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bd2:	4b12      	ldr	r3, [pc, #72]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd6:	4a11      	ldr	r2, [pc, #68]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002bd8:	f043 0301 	orr.w	r3, r3, #1
 8002bdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002bde:	4b0f      	ldr	r3, [pc, #60]	@ (8002c1c <HAL_TIM_Encoder_MspInit+0x118>)
 8002be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	60bb      	str	r3, [r7, #8]
 8002be8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCOD_B1_Pin|ENCOD_A1_Pin;
 8002bea:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002bee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002bfc:	230a      	movs	r3, #10
 8002bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c00:	f107 031c 	add.w	r3, r7, #28
 8002c04:	4619      	mov	r1, r3
 8002c06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c0a:	f001 f811 	bl	8003c30 <HAL_GPIO_Init>
}
 8002c0e:	bf00      	nop
 8002c10:	3730      	adds	r7, #48	@ 0x30
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	40000400 	.word	0x40000400
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	48000800 	.word	0x48000800
 8002c24:	48000400 	.word	0x48000400
 8002c28:	40000800 	.word	0x40000800

08002c2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b08a      	sub	sp, #40	@ 0x28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c34:	f107 0314 	add.w	r3, r7, #20
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a32      	ldr	r2, [pc, #200]	@ (8002d14 <HAL_TIM_MspPostInit+0xe8>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d13b      	bne.n	8002cc6 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4e:	4b32      	ldr	r3, [pc, #200]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c52:	4a31      	ldr	r2, [pc, #196]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002c54:	f043 0302 	orr.w	r3, r3, #2
 8002c58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c5a:	4b2f      	ldr	r3, [pc, #188]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	4b2c      	ldr	r3, [pc, #176]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c72:	4b29      	ldr	r3, [pc, #164]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = REV2_Pin|REV1_Pin;
 8002c7e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	2302      	movs	r3, #2
 8002c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002c90:	2306      	movs	r3, #6
 8002c92:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4820      	ldr	r0, [pc, #128]	@ (8002d1c <HAL_TIM_MspPostInit+0xf0>)
 8002c9c:	f000 ffc8 	bl	8003c30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FWD2_Pin|FWD1_Pin;
 8002ca0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002cb2:	2306      	movs	r3, #6
 8002cb4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb6:	f107 0314 	add.w	r3, r7, #20
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cc0:	f000 ffb6 	bl	8003c30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002cc4:	e022      	b.n	8002d0c <HAL_TIM_MspPostInit+0xe0>
  else if(timHandle->Instance==TIM2)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cce:	d11d      	bne.n	8002d0c <HAL_TIM_MspPostInit+0xe0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd0:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002cd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cd4:	4a10      	ldr	r2, [pc, #64]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002cd6:	f043 0301 	orr.w	r3, r3, #1
 8002cda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <HAL_TIM_MspPostInit+0xec>)
 8002cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ce8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002cfa:	230a      	movs	r3, #10
 8002cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d08:	f000 ff92 	bl	8003c30 <HAL_GPIO_Init>
}
 8002d0c:	bf00      	nop
 8002d0e:	3728      	adds	r7, #40	@ 0x28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40012c00 	.word	0x40012c00
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	48000400 	.word	0x48000400

08002d20 <MX_UART4_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_usart2_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002d24:	4b22      	ldr	r3, [pc, #136]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d26:	4a23      	ldr	r2, [pc, #140]	@ (8002db4 <MX_UART4_Init+0x94>)
 8002d28:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002d2a:	4b21      	ldr	r3, [pc, #132]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d30:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002d32:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002d38:	4b1d      	ldr	r3, [pc, #116]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002d44:	4b1a      	ldr	r3, [pc, #104]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d46:	220c      	movs	r2, #12
 8002d48:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d4a:	4b19      	ldr	r3, [pc, #100]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d50:	4b17      	ldr	r3, [pc, #92]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d56:	4b16      	ldr	r3, [pc, #88]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d5c:	4b14      	ldr	r3, [pc, #80]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d62:	4b13      	ldr	r3, [pc, #76]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002d68:	4811      	ldr	r0, [pc, #68]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d6a:	f004 fb76 	bl	800745a <HAL_UART_Init>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002d74:	f7ff f8ea 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d78:	2100      	movs	r1, #0
 8002d7a:	480d      	ldr	r0, [pc, #52]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d7c:	f006 fde5 	bl	800994a <HAL_UARTEx_SetTxFifoThreshold>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d001      	beq.n	8002d8a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002d86:	f7ff f8e1 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	4808      	ldr	r0, [pc, #32]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d8e:	f006 fe1a 	bl	80099c6 <HAL_UARTEx_SetRxFifoThreshold>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d001      	beq.n	8002d9c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002d98:	f7ff f8d8 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002d9c:	4804      	ldr	r0, [pc, #16]	@ (8002db0 <MX_UART4_Init+0x90>)
 8002d9e:	f006 fd9b 	bl	80098d8 <HAL_UARTEx_DisableFifoMode>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002da8:	f7ff f8d0 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002dac:	bf00      	nop
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20001690 	.word	0x20001690
 8002db4:	40004c00 	.word	0x40004c00

08002db8 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dbc:	4b22      	ldr	r3, [pc, #136]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dbe:	4a23      	ldr	r2, [pc, #140]	@ (8002e4c <MX_USART1_UART_Init+0x94>)
 8002dc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002dc2:	4b21      	ldr	r3, [pc, #132]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002dc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002dca:	4b1f      	ldr	r3, [pc, #124]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dde:	220c      	movs	r2, #12
 8002de0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002de2:	4b19      	ldr	r3, [pc, #100]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de8:	4b17      	ldr	r3, [pc, #92]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dee:	4b16      	ldr	r3, [pc, #88]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002df4:	4b14      	ldr	r3, [pc, #80]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dfa:	4b13      	ldr	r3, [pc, #76]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e00:	4811      	ldr	r0, [pc, #68]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002e02:	f004 fb2a 	bl	800745a <HAL_UART_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002e0c:	f7ff f89e 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e10:	2100      	movs	r1, #0
 8002e12:	480d      	ldr	r0, [pc, #52]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002e14:	f006 fd99 	bl	800994a <HAL_UARTEx_SetTxFifoThreshold>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d001      	beq.n	8002e22 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002e1e:	f7ff f895 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e22:	2100      	movs	r1, #0
 8002e24:	4808      	ldr	r0, [pc, #32]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002e26:	f006 fdce 	bl	80099c6 <HAL_UARTEx_SetRxFifoThreshold>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d001      	beq.n	8002e34 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002e30:	f7ff f88c 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002e34:	4804      	ldr	r0, [pc, #16]	@ (8002e48 <MX_USART1_UART_Init+0x90>)
 8002e36:	f006 fd4f 	bl	80098d8 <HAL_UARTEx_DisableFifoMode>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002e40:	f7ff f884 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e44:	bf00      	nop
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	20001724 	.word	0x20001724
 8002e4c:	40013800 	.word	0x40013800

08002e50 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e54:	4b22      	ldr	r3, [pc, #136]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e56:	4a23      	ldr	r2, [pc, #140]	@ (8002ee4 <MX_USART2_UART_Init+0x94>)
 8002e58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e5a:	4b21      	ldr	r3, [pc, #132]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e62:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e68:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e74:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e76:	220c      	movs	r2, #12
 8002e78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e7a:	4b19      	ldr	r3, [pc, #100]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e80:	4b17      	ldr	r3, [pc, #92]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e86:	4b16      	ldr	r3, [pc, #88]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e92:	4b13      	ldr	r3, [pc, #76]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e98:	4811      	ldr	r0, [pc, #68]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002e9a:	f004 fade 	bl	800745a <HAL_UART_Init>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002ea4:	f7ff f852 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	480d      	ldr	r0, [pc, #52]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002eac:	f006 fd4d 	bl	800994a <HAL_UARTEx_SetTxFifoThreshold>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002eb6:	f7ff f849 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4808      	ldr	r0, [pc, #32]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002ebe:	f006 fd82 	bl	80099c6 <HAL_UARTEx_SetRxFifoThreshold>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002ec8:	f7ff f840 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002ecc:	4804      	ldr	r0, [pc, #16]	@ (8002ee0 <MX_USART2_UART_Init+0x90>)
 8002ece:	f006 fd03 	bl	80098d8 <HAL_UARTEx_DisableFifoMode>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002ed8:	f7ff f838 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	200017b8 	.word	0x200017b8
 8002ee4:	40004400 	.word	0x40004400

08002ee8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002eec:	4b22      	ldr	r3, [pc, #136]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002eee:	4a23      	ldr	r2, [pc, #140]	@ (8002f7c <MX_USART3_UART_Init+0x94>)
 8002ef0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002ef2:	4b21      	ldr	r3, [pc, #132]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002ef4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002ef8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002efa:	4b1f      	ldr	r3, [pc, #124]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f00:	4b1d      	ldr	r3, [pc, #116]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f06:	4b1c      	ldr	r3, [pc, #112]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f0e:	220c      	movs	r2, #12
 8002f10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f12:	4b19      	ldr	r3, [pc, #100]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f18:	4b17      	ldr	r3, [pc, #92]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f1e:	4b16      	ldr	r3, [pc, #88]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f24:	4b14      	ldr	r3, [pc, #80]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f2a:	4b13      	ldr	r3, [pc, #76]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f30:	4811      	ldr	r0, [pc, #68]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f32:	f004 fa92 	bl	800745a <HAL_UART_Init>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002f3c:	f7ff f806 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f40:	2100      	movs	r1, #0
 8002f42:	480d      	ldr	r0, [pc, #52]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f44:	f006 fd01 	bl	800994a <HAL_UARTEx_SetTxFifoThreshold>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002f4e:	f7fe fffd 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f52:	2100      	movs	r1, #0
 8002f54:	4808      	ldr	r0, [pc, #32]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f56:	f006 fd36 	bl	80099c6 <HAL_UARTEx_SetRxFifoThreshold>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002f60:	f7fe fff4 	bl	8001f4c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002f64:	4804      	ldr	r0, [pc, #16]	@ (8002f78 <MX_USART3_UART_Init+0x90>)
 8002f66:	f006 fcb7 	bl	80098d8 <HAL_UARTEx_DisableFifoMode>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002f70:	f7fe ffec 	bl	8001f4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f74:	bf00      	nop
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	2000184c 	.word	0x2000184c
 8002f7c:	40004800 	.word	0x40004800

08002f80 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b0a2      	sub	sp, #136	@ 0x88
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f88:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	60da      	str	r2, [r3, #12]
 8002f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f98:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f9c:	2244      	movs	r2, #68	@ 0x44
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f00a fc63 	bl	800d86c <memset>
  if(uartHandle->Instance==UART4)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4aaa      	ldr	r2, [pc, #680]	@ (8003254 <HAL_UART_MspInit+0x2d4>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d139      	bne.n	8003024 <HAL_UART_MspInit+0xa4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002fb0:	2308      	movs	r3, #8
 8002fb2:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fb8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f002 fbef 	bl	80057a0 <HAL_RCCEx_PeriphCLKConfig>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002fc8:	f7fe ffc0 	bl	8001f4c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002fcc:	4ba2      	ldr	r3, [pc, #648]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8002fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd0:	4aa1      	ldr	r2, [pc, #644]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8002fd2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002fd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fd8:	4b9f      	ldr	r3, [pc, #636]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8002fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fdc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fe4:	4b9c      	ldr	r3, [pc, #624]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8002fe6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe8:	4a9b      	ldr	r2, [pc, #620]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8002fea:	f043 0304 	orr.w	r3, r3, #4
 8002fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ff0:	4b99      	ldr	r3, [pc, #612]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8002ff2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = SWD_TX_Pin|SWD_RX_Pin;
 8002ffc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003000:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003002:	2302      	movs	r3, #2
 8003004:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	2300      	movs	r3, #0
 800300c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003010:	2305      	movs	r3, #5
 8003012:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003016:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800301a:	4619      	mov	r1, r3
 800301c:	488f      	ldr	r0, [pc, #572]	@ (800325c <HAL_UART_MspInit+0x2dc>)
 800301e:	f000 fe07 	bl	8003c30 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003022:	e112      	b.n	800324a <HAL_UART_MspInit+0x2ca>
  else if(uartHandle->Instance==USART1)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a8d      	ldr	r2, [pc, #564]	@ (8003260 <HAL_UART_MspInit+0x2e0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d156      	bne.n	80030dc <HAL_UART_MspInit+0x15c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800302e:	2301      	movs	r3, #1
 8003030:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003032:	2300      	movs	r3, #0
 8003034:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003036:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800303a:	4618      	mov	r0, r3
 800303c:	f002 fbb0 	bl	80057a0 <HAL_RCCEx_PeriphCLKConfig>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_UART_MspInit+0xca>
      Error_Handler();
 8003046:	f7fe ff81 	bl	8001f4c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800304a:	4b83      	ldr	r3, [pc, #524]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 800304c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800304e:	4a82      	ldr	r2, [pc, #520]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003050:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003054:	6613      	str	r3, [r2, #96]	@ 0x60
 8003056:	4b80      	ldr	r3, [pc, #512]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800305a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800305e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003062:	4b7d      	ldr	r3, [pc, #500]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003066:	4a7c      	ldr	r2, [pc, #496]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003068:	f043 0304 	orr.w	r3, r3, #4
 800306c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800306e:	4b7a      	ldr	r3, [pc, #488]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003070:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003072:	f003 0304 	and.w	r3, r3, #4
 8003076:	623b      	str	r3, [r7, #32]
 8003078:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800307a:	4b77      	ldr	r3, [pc, #476]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 800307c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800307e:	4a76      	ldr	r2, [pc, #472]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003080:	f043 0302 	orr.w	r3, r3, #2
 8003084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003086:	4b74      	ldr	r3, [pc, #464]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	61fb      	str	r3, [r7, #28]
 8003090:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003092:	2310      	movs	r3, #16
 8003094:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003096:	2302      	movs	r3, #2
 8003098:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309a:	2300      	movs	r3, #0
 800309c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800309e:	2300      	movs	r3, #0
 80030a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030a4:	2307      	movs	r3, #7
 80030a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030aa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80030ae:	4619      	mov	r1, r3
 80030b0:	486a      	ldr	r0, [pc, #424]	@ (800325c <HAL_UART_MspInit+0x2dc>)
 80030b2:	f000 fdbd 	bl	8003c30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80030b6:	2380      	movs	r3, #128	@ 0x80
 80030b8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ba:	2302      	movs	r3, #2
 80030bc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c2:	2300      	movs	r3, #0
 80030c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030c8:	2307      	movs	r3, #7
 80030ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ce:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80030d2:	4619      	mov	r1, r3
 80030d4:	4863      	ldr	r0, [pc, #396]	@ (8003264 <HAL_UART_MspInit+0x2e4>)
 80030d6:	f000 fdab 	bl	8003c30 <HAL_GPIO_Init>
}
 80030da:	e0b6      	b.n	800324a <HAL_UART_MspInit+0x2ca>
  else if(uartHandle->Instance==USART2)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a61      	ldr	r2, [pc, #388]	@ (8003268 <HAL_UART_MspInit+0x2e8>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d16b      	bne.n	80031be <HAL_UART_MspInit+0x23e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80030e6:	2302      	movs	r3, #2
 80030e8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030ea:	2300      	movs	r3, #0
 80030ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80030f2:	4618      	mov	r0, r3
 80030f4:	f002 fb54 	bl	80057a0 <HAL_RCCEx_PeriphCLKConfig>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_UART_MspInit+0x182>
      Error_Handler();
 80030fe:	f7fe ff25 	bl	8001f4c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003102:	4b55      	ldr	r3, [pc, #340]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003106:	4a54      	ldr	r2, [pc, #336]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003108:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800310c:	6593      	str	r3, [r2, #88]	@ 0x58
 800310e:	4b52      	ldr	r3, [pc, #328]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003116:	61bb      	str	r3, [r7, #24]
 8003118:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800311a:	4b4f      	ldr	r3, [pc, #316]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 800311c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800311e:	4a4e      	ldr	r2, [pc, #312]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003126:	4b4c      	ldr	r3, [pc, #304]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	617b      	str	r3, [r7, #20]
 8003130:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = LIDAR_TX_Pin|LIDAR_RX_Pin;
 8003132:	230c      	movs	r3, #12
 8003134:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003136:	2302      	movs	r3, #2
 8003138:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313a:	2300      	movs	r3, #0
 800313c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800313e:	2300      	movs	r3, #0
 8003140:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003144:	2307      	movs	r3, #7
 8003146:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800314e:	4619      	mov	r1, r3
 8003150:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003154:	f000 fd6c 	bl	8003c30 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003158:	4b44      	ldr	r3, [pc, #272]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 800315a:	4a45      	ldr	r2, [pc, #276]	@ (8003270 <HAL_UART_MspInit+0x2f0>)
 800315c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 800315e:	4b43      	ldr	r3, [pc, #268]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 8003160:	221a      	movs	r2, #26
 8003162:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003164:	4b41      	ldr	r3, [pc, #260]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 8003166:	2200      	movs	r2, #0
 8003168:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800316a:	4b40      	ldr	r3, [pc, #256]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 800316c:	2200      	movs	r2, #0
 800316e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003170:	4b3e      	ldr	r3, [pc, #248]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 8003172:	2280      	movs	r2, #128	@ 0x80
 8003174:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003176:	4b3d      	ldr	r3, [pc, #244]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 8003178:	2200      	movs	r2, #0
 800317a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800317c:	4b3b      	ldr	r3, [pc, #236]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 800317e:	2200      	movs	r2, #0
 8003180:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003182:	4b3a      	ldr	r3, [pc, #232]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 8003184:	2220      	movs	r2, #32
 8003186:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003188:	4b38      	ldr	r3, [pc, #224]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 800318a:	2200      	movs	r2, #0
 800318c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800318e:	4837      	ldr	r0, [pc, #220]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 8003190:	f000 fa1c 	bl	80035cc <HAL_DMA_Init>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_UART_MspInit+0x21e>
      Error_Handler();
 800319a:	f7fe fed7 	bl	8001f4c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a32      	ldr	r2, [pc, #200]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 80031a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80031a6:	4a31      	ldr	r2, [pc, #196]	@ (800326c <HAL_UART_MspInit+0x2ec>)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80031ac:	2200      	movs	r2, #0
 80031ae:	2105      	movs	r1, #5
 80031b0:	2026      	movs	r0, #38	@ 0x26
 80031b2:	f000 f9d6 	bl	8003562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031b6:	2026      	movs	r0, #38	@ 0x26
 80031b8:	f000 f9ed 	bl	8003596 <HAL_NVIC_EnableIRQ>
}
 80031bc:	e045      	b.n	800324a <HAL_UART_MspInit+0x2ca>
  else if(uartHandle->Instance==USART3)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003274 <HAL_UART_MspInit+0x2f4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d140      	bne.n	800324a <HAL_UART_MspInit+0x2ca>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80031c8:	2304      	movs	r3, #4
 80031ca:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80031cc:	2300      	movs	r3, #0
 80031ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031d0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80031d4:	4618      	mov	r0, r3
 80031d6:	f002 fae3 	bl	80057a0 <HAL_RCCEx_PeriphCLKConfig>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <HAL_UART_MspInit+0x264>
      Error_Handler();
 80031e0:	f7fe feb4 	bl	8001f4c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80031e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 80031e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 80031ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80031f0:	4b19      	ldr	r3, [pc, #100]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 80031f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031fc:	4b16      	ldr	r3, [pc, #88]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 80031fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003200:	4a15      	ldr	r2, [pc, #84]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 8003202:	f043 0302 	orr.w	r3, r3, #2
 8003206:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003208:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <HAL_UART_MspInit+0x2d8>)
 800320a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BLE_TX_Pin|BLE_RX_Pin;
 8003214:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003218:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800321a:	2302      	movs	r3, #2
 800321c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321e:	2300      	movs	r3, #0
 8003220:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003222:	2300      	movs	r3, #0
 8003224:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003228:	2307      	movs	r3, #7
 800322a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800322e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003232:	4619      	mov	r1, r3
 8003234:	480b      	ldr	r0, [pc, #44]	@ (8003264 <HAL_UART_MspInit+0x2e4>)
 8003236:	f000 fcfb 	bl	8003c30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800323a:	2200      	movs	r2, #0
 800323c:	2105      	movs	r1, #5
 800323e:	2027      	movs	r0, #39	@ 0x27
 8003240:	f000 f98f 	bl	8003562 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003244:	2027      	movs	r0, #39	@ 0x27
 8003246:	f000 f9a6 	bl	8003596 <HAL_NVIC_EnableIRQ>
}
 800324a:	bf00      	nop
 800324c:	3788      	adds	r7, #136	@ 0x88
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40004c00 	.word	0x40004c00
 8003258:	40021000 	.word	0x40021000
 800325c:	48000800 	.word	0x48000800
 8003260:	40013800 	.word	0x40013800
 8003264:	48000400 	.word	0x48000400
 8003268:	40004400 	.word	0x40004400
 800326c:	200018e0 	.word	0x200018e0
 8003270:	40020008 	.word	0x40020008
 8003274:	40004800 	.word	0x40004800

08003278 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003278:	480d      	ldr	r0, [pc, #52]	@ (80032b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800327a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800327c:	f7ff fa2e 	bl	80026dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003280:	480c      	ldr	r0, [pc, #48]	@ (80032b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003282:	490d      	ldr	r1, [pc, #52]	@ (80032b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003284:	4a0d      	ldr	r2, [pc, #52]	@ (80032bc <LoopForever+0xe>)
  movs r3, #0
 8003286:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003288:	e002      	b.n	8003290 <LoopCopyDataInit>

0800328a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800328a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800328c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800328e:	3304      	adds	r3, #4

08003290 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003290:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003292:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003294:	d3f9      	bcc.n	800328a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003296:	4a0a      	ldr	r2, [pc, #40]	@ (80032c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003298:	4c0a      	ldr	r4, [pc, #40]	@ (80032c4 <LoopForever+0x16>)
  movs r3, #0
 800329a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800329c:	e001      	b.n	80032a2 <LoopFillZerobss>

0800329e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800329e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032a0:	3204      	adds	r2, #4

080032a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032a4:	d3fb      	bcc.n	800329e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80032a6:	f00a fb39 	bl	800d91c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80032aa:	f7fe fd27 	bl	8001cfc <main>

080032ae <LoopForever>:

LoopForever:
    b LoopForever
 80032ae:	e7fe      	b.n	80032ae <LoopForever>
  ldr   r0, =_estack
 80032b0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80032b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032b8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80032bc:	0800fc04 	.word	0x0800fc04
  ldr r2, =_sbss
 80032c0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80032c4:	200033e0 	.word	0x200033e0

080032c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80032c8:	e7fe      	b.n	80032c8 <ADC1_2_IRQHandler>

080032ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b082      	sub	sp, #8
 80032ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032d4:	2003      	movs	r0, #3
 80032d6:	f000 f939 	bl	800354c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032da:	200f      	movs	r0, #15
 80032dc:	f000 f80e 	bl	80032fc <HAL_InitTick>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d002      	beq.n	80032ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	71fb      	strb	r3, [r7, #7]
 80032ea:	e001      	b.n	80032f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80032ec:	f7ff f8c0 	bl	8002470 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80032f0:	79fb      	ldrb	r3, [r7, #7]

}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
	...

080032fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003308:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <HAL_InitTick+0x68>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d022      	beq.n	8003356 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003310:	4b15      	ldr	r3, [pc, #84]	@ (8003368 <HAL_InitTick+0x6c>)
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	4b13      	ldr	r3, [pc, #76]	@ (8003364 <HAL_InitTick+0x68>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800331c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003320:	fbb2 f3f3 	udiv	r3, r2, r3
 8003324:	4618      	mov	r0, r3
 8003326:	f000 f944 	bl	80035b2 <HAL_SYSTICK_Config>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d10f      	bne.n	8003350 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b0f      	cmp	r3, #15
 8003334:	d809      	bhi.n	800334a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003336:	2200      	movs	r2, #0
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	f04f 30ff 	mov.w	r0, #4294967295
 800333e:	f000 f910 	bl	8003562 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003342:	4a0a      	ldr	r2, [pc, #40]	@ (800336c <HAL_InitTick+0x70>)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6013      	str	r3, [r2, #0]
 8003348:	e007      	b.n	800335a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	73fb      	strb	r3, [r7, #15]
 800334e:	e004      	b.n	800335a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	73fb      	strb	r3, [r7, #15]
 8003354:	e001      	b.n	800335a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800335a:	7bfb      	ldrb	r3, [r7, #15]
}
 800335c:	4618      	mov	r0, r3
 800335e:	3710      	adds	r7, #16
 8003360:	46bd      	mov	sp, r7
 8003362:	bd80      	pop	{r7, pc}
 8003364:	20000008 	.word	0x20000008
 8003368:	20000000 	.word	0x20000000
 800336c:	20000004 	.word	0x20000004

08003370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003374:	4b05      	ldr	r3, [pc, #20]	@ (800338c <HAL_IncTick+0x1c>)
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	4b05      	ldr	r3, [pc, #20]	@ (8003390 <HAL_IncTick+0x20>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4413      	add	r3, r2
 800337e:	4a03      	ldr	r2, [pc, #12]	@ (800338c <HAL_IncTick+0x1c>)
 8003380:	6013      	str	r3, [r2, #0]
}
 8003382:	bf00      	nop
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	20001940 	.word	0x20001940
 8003390:	20000008 	.word	0x20000008

08003394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0
  return uwTick;
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <HAL_GetTick+0x14>)
 800339a:	681b      	ldr	r3, [r3, #0]
}
 800339c:	4618      	mov	r0, r3
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	20001940 	.word	0x20001940

080033ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033bc:	4b0c      	ldr	r3, [pc, #48]	@ (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c8:	4013      	ands	r3, r2
 80033ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033de:	4a04      	ldr	r2, [pc, #16]	@ (80033f0 <__NVIC_SetPriorityGrouping+0x44>)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	60d3      	str	r3, [r2, #12]
}
 80033e4:	bf00      	nop
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr
 80033f0:	e000ed00 	.word	0xe000ed00

080033f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033f4:	b480      	push	{r7}
 80033f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f8:	4b04      	ldr	r3, [pc, #16]	@ (800340c <__NVIC_GetPriorityGrouping+0x18>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	0a1b      	lsrs	r3, r3, #8
 80033fe:	f003 0307 	and.w	r3, r3, #7
}
 8003402:	4618      	mov	r0, r3
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	e000ed00 	.word	0xe000ed00

08003410 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	4603      	mov	r3, r0
 8003418:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	2b00      	cmp	r3, #0
 8003420:	db0b      	blt.n	800343a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003422:	79fb      	ldrb	r3, [r7, #7]
 8003424:	f003 021f 	and.w	r2, r3, #31
 8003428:	4907      	ldr	r1, [pc, #28]	@ (8003448 <__NVIC_EnableIRQ+0x38>)
 800342a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	2001      	movs	r0, #1
 8003432:	fa00 f202 	lsl.w	r2, r0, r2
 8003436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	e000e100 	.word	0xe000e100

0800344c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345c:	2b00      	cmp	r3, #0
 800345e:	db0a      	blt.n	8003476 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	b2da      	uxtb	r2, r3
 8003464:	490c      	ldr	r1, [pc, #48]	@ (8003498 <__NVIC_SetPriority+0x4c>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	0112      	lsls	r2, r2, #4
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	440b      	add	r3, r1
 8003470:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003474:	e00a      	b.n	800348c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	b2da      	uxtb	r2, r3
 800347a:	4908      	ldr	r1, [pc, #32]	@ (800349c <__NVIC_SetPriority+0x50>)
 800347c:	79fb      	ldrb	r3, [r7, #7]
 800347e:	f003 030f 	and.w	r3, r3, #15
 8003482:	3b04      	subs	r3, #4
 8003484:	0112      	lsls	r2, r2, #4
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	440b      	add	r3, r1
 800348a:	761a      	strb	r2, [r3, #24]
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	e000e100 	.word	0xe000e100
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	@ 0x24
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	f1c3 0307 	rsb	r3, r3, #7
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf28      	it	cs
 80034be:	2304      	movcs	r3, #4
 80034c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3304      	adds	r3, #4
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d902      	bls.n	80034d0 <NVIC_EncodePriority+0x30>
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	3b03      	subs	r3, #3
 80034ce:	e000      	b.n	80034d2 <NVIC_EncodePriority+0x32>
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034d4:	f04f 32ff 	mov.w	r2, #4294967295
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43da      	mvns	r2, r3
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	401a      	ands	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e8:	f04f 31ff 	mov.w	r1, #4294967295
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa01 f303 	lsl.w	r3, r1, r3
 80034f2:	43d9      	mvns	r1, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f8:	4313      	orrs	r3, r2
         );
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
	...

08003508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003518:	d301      	bcc.n	800351e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800351a:	2301      	movs	r3, #1
 800351c:	e00f      	b.n	800353e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800351e:	4a0a      	ldr	r2, [pc, #40]	@ (8003548 <SysTick_Config+0x40>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	3b01      	subs	r3, #1
 8003524:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003526:	210f      	movs	r1, #15
 8003528:	f04f 30ff 	mov.w	r0, #4294967295
 800352c:	f7ff ff8e 	bl	800344c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003530:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <SysTick_Config+0x40>)
 8003532:	2200      	movs	r2, #0
 8003534:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003536:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <SysTick_Config+0x40>)
 8003538:	2207      	movs	r2, #7
 800353a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3708      	adds	r7, #8
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	e000e010 	.word	0xe000e010

0800354c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b082      	sub	sp, #8
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7ff ff29 	bl	80033ac <__NVIC_SetPriorityGrouping>
}
 800355a:	bf00      	nop
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003562:	b580      	push	{r7, lr}
 8003564:	b086      	sub	sp, #24
 8003566:	af00      	add	r7, sp, #0
 8003568:	4603      	mov	r3, r0
 800356a:	60b9      	str	r1, [r7, #8]
 800356c:	607a      	str	r2, [r7, #4]
 800356e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003570:	f7ff ff40 	bl	80033f4 <__NVIC_GetPriorityGrouping>
 8003574:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68b9      	ldr	r1, [r7, #8]
 800357a:	6978      	ldr	r0, [r7, #20]
 800357c:	f7ff ff90 	bl	80034a0 <NVIC_EncodePriority>
 8003580:	4602      	mov	r2, r0
 8003582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003586:	4611      	mov	r1, r2
 8003588:	4618      	mov	r0, r3
 800358a:	f7ff ff5f 	bl	800344c <__NVIC_SetPriority>
}
 800358e:	bf00      	nop
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b082      	sub	sp, #8
 800359a:	af00      	add	r7, sp, #0
 800359c:	4603      	mov	r3, r0
 800359e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff ff33 	bl	8003410 <__NVIC_EnableIRQ>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}

080035b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035b2:	b580      	push	{r7, lr}
 80035b4:	b082      	sub	sp, #8
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f7ff ffa4 	bl	8003508 <SysTick_Config>
 80035c0:	4603      	mov	r3, r0
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b084      	sub	sp, #16
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e08d      	b.n	80036fa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	461a      	mov	r2, r3
 80035e4:	4b47      	ldr	r3, [pc, #284]	@ (8003704 <HAL_DMA_Init+0x138>)
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d80f      	bhi.n	800360a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	4b45      	ldr	r3, [pc, #276]	@ (8003708 <HAL_DMA_Init+0x13c>)
 80035f2:	4413      	add	r3, r2
 80035f4:	4a45      	ldr	r2, [pc, #276]	@ (800370c <HAL_DMA_Init+0x140>)
 80035f6:	fba2 2303 	umull	r2, r3, r2, r3
 80035fa:	091b      	lsrs	r3, r3, #4
 80035fc:	009a      	lsls	r2, r3, #2
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a42      	ldr	r2, [pc, #264]	@ (8003710 <HAL_DMA_Init+0x144>)
 8003606:	641a      	str	r2, [r3, #64]	@ 0x40
 8003608:	e00e      	b.n	8003628 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	461a      	mov	r2, r3
 8003610:	4b40      	ldr	r3, [pc, #256]	@ (8003714 <HAL_DMA_Init+0x148>)
 8003612:	4413      	add	r3, r2
 8003614:	4a3d      	ldr	r2, [pc, #244]	@ (800370c <HAL_DMA_Init+0x140>)
 8003616:	fba2 2303 	umull	r2, r3, r2, r3
 800361a:	091b      	lsrs	r3, r3, #4
 800361c:	009a      	lsls	r2, r3, #2
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a3c      	ldr	r2, [pc, #240]	@ (8003718 <HAL_DMA_Init+0x14c>)
 8003626:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2202      	movs	r2, #2
 800362c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800363e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003642:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800364c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003658:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003664:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800366c:	68fa      	ldr	r2, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 fa76 	bl	8003b6c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003688:	d102      	bne.n	8003690 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003698:	b2d2      	uxtb	r2, r2
 800369a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036a4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d010      	beq.n	80036d0 <HAL_DMA_Init+0x104>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d80c      	bhi.n	80036d0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 fa96 	bl	8003be8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036cc:	605a      	str	r2, [r3, #4]
 80036ce:	e008      	b.n	80036e2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	40020407 	.word	0x40020407
 8003708:	bffdfff8 	.word	0xbffdfff8
 800370c:	cccccccd 	.word	0xcccccccd
 8003710:	40020000 	.word	0x40020000
 8003714:	bffdfbf8 	.word	0xbffdfbf8
 8003718:	40020400 	.word	0x40020400

0800371c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
 8003728:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800372a:	2300      	movs	r3, #0
 800372c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003734:	2b01      	cmp	r3, #1
 8003736:	d101      	bne.n	800373c <HAL_DMA_Start_IT+0x20>
 8003738:	2302      	movs	r3, #2
 800373a:	e066      	b.n	800380a <HAL_DMA_Start_IT+0xee>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b01      	cmp	r3, #1
 800374e:	d155      	bne.n	80037fc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2202      	movs	r2, #2
 8003754:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2200      	movs	r2, #0
 800375c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0201 	bic.w	r2, r2, #1
 800376c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	68b9      	ldr	r1, [r7, #8]
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 f9bb 	bl	8003af0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377e:	2b00      	cmp	r3, #0
 8003780:	d008      	beq.n	8003794 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f042 020e 	orr.w	r2, r2, #14
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	e00f      	b.n	80037b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 0204 	bic.w	r2, r2, #4
 80037a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f042 020a 	orr.w	r2, r2, #10
 80037b2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d007      	beq.n	80037d2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037d0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d007      	beq.n	80037ea <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037e8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f042 0201 	orr.w	r2, r2, #1
 80037f8:	601a      	str	r2, [r3, #0]
 80037fa:	e005      	b.n	8003808 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003804:	2302      	movs	r3, #2
 8003806:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003808:	7dfb      	ldrb	r3, [r7, #23]
}
 800380a:	4618      	mov	r0, r3
 800380c:	3718      	adds	r7, #24
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003812:	b480      	push	{r7}
 8003814:	b085      	sub	sp, #20
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800381a:	2300      	movs	r3, #0
 800381c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d005      	beq.n	8003836 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2204      	movs	r2, #4
 800382e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003830:	2301      	movs	r3, #1
 8003832:	73fb      	strb	r3, [r7, #15]
 8003834:	e037      	b.n	80038a6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 020e 	bic.w	r2, r2, #14
 8003844:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003850:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003854:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 0201 	bic.w	r2, r2, #1
 8003864:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386a:	f003 021f 	and.w	r2, r3, #31
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003872:	2101      	movs	r1, #1
 8003874:	fa01 f202 	lsl.w	r2, r1, r2
 8003878:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003882:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00c      	beq.n	80038a6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003896:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800389a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80038a4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr

080038c4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038cc:	2300      	movs	r3, #0
 80038ce:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d00d      	beq.n	80038f8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2204      	movs	r2, #4
 80038e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	73fb      	strb	r3, [r7, #15]
 80038f6:	e047      	b.n	8003988 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 020e 	bic.w	r2, r2, #14
 8003906:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003922:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003926:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392c:	f003 021f 	and.w	r2, r3, #31
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003934:	2101      	movs	r1, #1
 8003936:	fa01 f202 	lsl.w	r2, r1, r2
 800393a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003940:	687a      	ldr	r2, [r7, #4]
 8003942:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003944:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00c      	beq.n	8003968 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003958:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800395c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003966:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4798      	blx	r3
    }
  }
  return status;
 8003988:	7bfb      	ldrb	r3, [r7, #15]
}
 800398a:	4618      	mov	r0, r3
 800398c:	3710      	adds	r7, #16
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}

08003992 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b084      	sub	sp, #16
 8003996:	af00      	add	r7, sp, #0
 8003998:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ae:	f003 031f 	and.w	r3, r3, #31
 80039b2:	2204      	movs	r2, #4
 80039b4:	409a      	lsls	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	4013      	ands	r3, r2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d026      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x7a>
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d021      	beq.n	8003a0c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0320 	and.w	r3, r3, #32
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d107      	bne.n	80039e6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0204 	bic.w	r2, r2, #4
 80039e4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ea:	f003 021f 	and.w	r2, r3, #31
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f2:	2104      	movs	r1, #4
 80039f4:	fa01 f202 	lsl.w	r2, r1, r2
 80039f8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d071      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003a0a:	e06c      	b.n	8003ae6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a10:	f003 031f 	and.w	r3, r3, #31
 8003a14:	2202      	movs	r2, #2
 8003a16:	409a      	lsls	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d02e      	beq.n	8003a7e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d029      	beq.n	8003a7e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0320 	and.w	r3, r3, #32
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10b      	bne.n	8003a50 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 020a 	bic.w	r2, r2, #10
 8003a46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a54:	f003 021f 	and.w	r2, r3, #31
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5c:	2102      	movs	r1, #2
 8003a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d038      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003a7c:	e033      	b.n	8003ae6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a82:	f003 031f 	and.w	r3, r3, #31
 8003a86:	2208      	movs	r2, #8
 8003a88:	409a      	lsls	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d02a      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f003 0308 	and.w	r3, r3, #8
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d025      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 020e 	bic.w	r2, r2, #14
 8003aaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab0:	f003 021f 	and.w	r2, r3, #31
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab8:	2101      	movs	r1, #1
 8003aba:	fa01 f202 	lsl.w	r2, r1, r2
 8003abe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d004      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003ae6:	bf00      	nop
 8003ae8:	bf00      	nop
}
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
 8003afc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b06:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d004      	beq.n	8003b1a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b14:	68fa      	ldr	r2, [r7, #12]
 8003b16:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b18:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1e:	f003 021f 	and.w	r2, r3, #31
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	2101      	movs	r1, #1
 8003b28:	fa01 f202 	lsl.w	r2, r1, r2
 8003b2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	2b10      	cmp	r3, #16
 8003b3c:	d108      	bne.n	8003b50 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b4e:	e007      	b.n	8003b60 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	60da      	str	r2, [r3, #12]
}
 8003b60:	bf00      	nop
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	461a      	mov	r2, r3
 8003b7a:	4b16      	ldr	r3, [pc, #88]	@ (8003bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d802      	bhi.n	8003b86 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003b80:	4b15      	ldr	r3, [pc, #84]	@ (8003bd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	e001      	b.n	8003b8a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003b86:	4b15      	ldr	r3, [pc, #84]	@ (8003bdc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003b88:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	3b08      	subs	r3, #8
 8003b96:	4a12      	ldr	r2, [pc, #72]	@ (8003be0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003b98:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9c:	091b      	lsrs	r3, r3, #4
 8003b9e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba4:	089b      	lsrs	r3, r3, #2
 8003ba6:	009a      	lsls	r2, r3, #2
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	4413      	add	r3, r2
 8003bac:	461a      	mov	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8003be4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003bb6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 031f 	and.w	r3, r3, #31
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	409a      	lsls	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bc6:	bf00      	nop
 8003bc8:	371c      	adds	r7, #28
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	40020407 	.word	0x40020407
 8003bd8:	40020800 	.word	0x40020800
 8003bdc:	40020820 	.word	0x40020820
 8003be0:	cccccccd 	.word	0xcccccccd
 8003be4:	40020880 	.word	0x40020880

08003be8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	461a      	mov	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a08      	ldr	r2, [pc, #32]	@ (8003c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003c0a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	2201      	movs	r2, #1
 8003c16:	409a      	lsls	r2, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003c1c:	bf00      	nop
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr
 8003c28:	1000823f 	.word	0x1000823f
 8003c2c:	40020940 	.word	0x40020940

08003c30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c30:	b480      	push	{r7}
 8003c32:	b087      	sub	sp, #28
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c3e:	e15a      	b.n	8003ef6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	2101      	movs	r1, #1
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	fa01 f303 	lsl.w	r3, r1, r3
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 814c 	beq.w	8003ef0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0303 	and.w	r3, r3, #3
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d005      	beq.n	8003c70 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d130      	bne.n	8003cd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	2203      	movs	r2, #3
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	43db      	mvns	r3, r3
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	4013      	ands	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	68da      	ldr	r2, [r3, #12]
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cae:	43db      	mvns	r3, r3
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	091b      	lsrs	r3, r3, #4
 8003cbc:	f003 0201 	and.w	r2, r3, #1
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	2b03      	cmp	r3, #3
 8003cdc:	d017      	beq.n	8003d0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	2203      	movs	r2, #3
 8003cea:	fa02 f303 	lsl.w	r3, r2, r3
 8003cee:	43db      	mvns	r3, r3
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	689a      	ldr	r2, [r3, #8]
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	4313      	orrs	r3, r2
 8003d06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d123      	bne.n	8003d62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	08da      	lsrs	r2, r3, #3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3208      	adds	r2, #8
 8003d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	220f      	movs	r2, #15
 8003d32:	fa02 f303 	lsl.w	r3, r2, r3
 8003d36:	43db      	mvns	r3, r3
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	691a      	ldr	r2, [r3, #16]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	f003 0307 	and.w	r3, r3, #7
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	08da      	lsrs	r2, r3, #3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3208      	adds	r2, #8
 8003d5c:	6939      	ldr	r1, [r7, #16]
 8003d5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43db      	mvns	r3, r3
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	4013      	ands	r3, r2
 8003d78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f003 0203 	and.w	r2, r3, #3
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	693a      	ldr	r2, [r7, #16]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 80a6 	beq.w	8003ef0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003da4:	4b5b      	ldr	r3, [pc, #364]	@ (8003f14 <HAL_GPIO_Init+0x2e4>)
 8003da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003da8:	4a5a      	ldr	r2, [pc, #360]	@ (8003f14 <HAL_GPIO_Init+0x2e4>)
 8003daa:	f043 0301 	orr.w	r3, r3, #1
 8003dae:	6613      	str	r3, [r2, #96]	@ 0x60
 8003db0:	4b58      	ldr	r3, [pc, #352]	@ (8003f14 <HAL_GPIO_Init+0x2e4>)
 8003db2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	60bb      	str	r3, [r7, #8]
 8003dba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dbc:	4a56      	ldr	r2, [pc, #344]	@ (8003f18 <HAL_GPIO_Init+0x2e8>)
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	089b      	lsrs	r3, r3, #2
 8003dc2:	3302      	adds	r3, #2
 8003dc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f003 0303 	and.w	r3, r3, #3
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	220f      	movs	r2, #15
 8003dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd8:	43db      	mvns	r3, r3
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	4013      	ands	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003de6:	d01f      	beq.n	8003e28 <HAL_GPIO_Init+0x1f8>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a4c      	ldr	r2, [pc, #304]	@ (8003f1c <HAL_GPIO_Init+0x2ec>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d019      	beq.n	8003e24 <HAL_GPIO_Init+0x1f4>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a4b      	ldr	r2, [pc, #300]	@ (8003f20 <HAL_GPIO_Init+0x2f0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d013      	beq.n	8003e20 <HAL_GPIO_Init+0x1f0>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a4a      	ldr	r2, [pc, #296]	@ (8003f24 <HAL_GPIO_Init+0x2f4>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d00d      	beq.n	8003e1c <HAL_GPIO_Init+0x1ec>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a49      	ldr	r2, [pc, #292]	@ (8003f28 <HAL_GPIO_Init+0x2f8>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d007      	beq.n	8003e18 <HAL_GPIO_Init+0x1e8>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a48      	ldr	r2, [pc, #288]	@ (8003f2c <HAL_GPIO_Init+0x2fc>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d101      	bne.n	8003e14 <HAL_GPIO_Init+0x1e4>
 8003e10:	2305      	movs	r3, #5
 8003e12:	e00a      	b.n	8003e2a <HAL_GPIO_Init+0x1fa>
 8003e14:	2306      	movs	r3, #6
 8003e16:	e008      	b.n	8003e2a <HAL_GPIO_Init+0x1fa>
 8003e18:	2304      	movs	r3, #4
 8003e1a:	e006      	b.n	8003e2a <HAL_GPIO_Init+0x1fa>
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e004      	b.n	8003e2a <HAL_GPIO_Init+0x1fa>
 8003e20:	2302      	movs	r3, #2
 8003e22:	e002      	b.n	8003e2a <HAL_GPIO_Init+0x1fa>
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <HAL_GPIO_Init+0x1fa>
 8003e28:	2300      	movs	r3, #0
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	f002 0203 	and.w	r2, r2, #3
 8003e30:	0092      	lsls	r2, r2, #2
 8003e32:	4093      	lsls	r3, r2
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e3a:	4937      	ldr	r1, [pc, #220]	@ (8003f18 <HAL_GPIO_Init+0x2e8>)
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	089b      	lsrs	r3, r3, #2
 8003e40:	3302      	adds	r3, #2
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e48:	4b39      	ldr	r3, [pc, #228]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	43db      	mvns	r3, r3
 8003e52:	693a      	ldr	r2, [r7, #16]
 8003e54:	4013      	ands	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e6c:	4a30      	ldr	r2, [pc, #192]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e72:	4b2f      	ldr	r3, [pc, #188]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	43db      	mvns	r3, r3
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d003      	beq.n	8003e96 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003e8e:	693a      	ldr	r2, [r7, #16]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e96:	4a26      	ldr	r2, [pc, #152]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003e9c:	4b24      	ldr	r3, [pc, #144]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	43db      	mvns	r3, r3
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d003      	beq.n	8003ec0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003eb8:	693a      	ldr	r2, [r7, #16]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ec0:	4a1b      	ldr	r2, [pc, #108]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d003      	beq.n	8003eea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003eea:	4a11      	ldr	r2, [pc, #68]	@ (8003f30 <HAL_GPIO_Init+0x300>)
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	fa22 f303 	lsr.w	r3, r2, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f47f ae9d 	bne.w	8003c40 <HAL_GPIO_Init+0x10>
  }
}
 8003f06:	bf00      	nop
 8003f08:	bf00      	nop
 8003f0a:	371c      	adds	r7, #28
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	40021000 	.word	0x40021000
 8003f18:	40010000 	.word	0x40010000
 8003f1c:	48000400 	.word	0x48000400
 8003f20:	48000800 	.word	0x48000800
 8003f24:	48000c00 	.word	0x48000c00
 8003f28:	48001000 	.word	0x48001000
 8003f2c:	48001400 	.word	0x48001400
 8003f30:	40010400 	.word	0x40010400

08003f34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b085      	sub	sp, #20
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691a      	ldr	r2, [r3, #16]
 8003f44:	887b      	ldrh	r3, [r7, #2]
 8003f46:	4013      	ands	r3, r2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d002      	beq.n	8003f52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	73fb      	strb	r3, [r7, #15]
 8003f50:	e001      	b.n	8003f56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f52:	2300      	movs	r3, #0
 8003f54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3714      	adds	r7, #20
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr

08003f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b083      	sub	sp, #12
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	807b      	strh	r3, [r7, #2]
 8003f70:	4613      	mov	r3, r2
 8003f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f74:	787b      	ldrb	r3, [r7, #1]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f7a:	887a      	ldrh	r2, [r7, #2]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f80:	e002      	b.n	8003f88 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f82:	887a      	ldrh	r2, [r7, #2]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e08d      	b.n	80040c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7fd fe32 	bl	8001c24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2224      	movs	r2, #36	@ 0x24
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0201 	bic.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003fe4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	689a      	ldr	r2, [r3, #8]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ff4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d107      	bne.n	800400e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800400a:	609a      	str	r2, [r3, #8]
 800400c:	e006      	b.n	800401c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	689a      	ldr	r2, [r3, #8]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800401a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	2b02      	cmp	r3, #2
 8004022:	d108      	bne.n	8004036 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004032:	605a      	str	r2, [r3, #4]
 8004034:	e007      	b.n	8004046 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	685a      	ldr	r2, [r3, #4]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004044:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6812      	ldr	r2, [r2, #0]
 8004050:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004054:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004058:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68da      	ldr	r2, [r3, #12]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004068:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	695b      	ldr	r3, [r3, #20]
 8004072:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	430a      	orrs	r2, r1
 8004082:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69d9      	ldr	r1, [r3, #28]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a1a      	ldr	r2, [r3, #32]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	430a      	orrs	r2, r1
 8004092:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f042 0201 	orr.w	r2, r2, #1
 80040a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2220      	movs	r2, #32
 80040ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
	...

080040cc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b088      	sub	sp, #32
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	4608      	mov	r0, r1
 80040d6:	4611      	mov	r1, r2
 80040d8:	461a      	mov	r2, r3
 80040da:	4603      	mov	r3, r0
 80040dc:	817b      	strh	r3, [r7, #10]
 80040de:	460b      	mov	r3, r1
 80040e0:	813b      	strh	r3, [r7, #8]
 80040e2:	4613      	mov	r3, r2
 80040e4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b20      	cmp	r3, #32
 80040f0:	f040 80f9 	bne.w	80042e6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <HAL_I2C_Mem_Write+0x34>
 80040fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d105      	bne.n	800410c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004106:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004108:	2301      	movs	r3, #1
 800410a:	e0ed      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004112:	2b01      	cmp	r3, #1
 8004114:	d101      	bne.n	800411a <HAL_I2C_Mem_Write+0x4e>
 8004116:	2302      	movs	r3, #2
 8004118:	e0e6      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004122:	f7ff f937 	bl	8003394 <HAL_GetTick>
 8004126:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	2319      	movs	r3, #25
 800412e:	2201      	movs	r2, #1
 8004130:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004134:	68f8      	ldr	r0, [r7, #12]
 8004136:	f000 fac3 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e0d1      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2221      	movs	r2, #33	@ 0x21
 8004148:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2240      	movs	r2, #64	@ 0x40
 8004150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a3a      	ldr	r2, [r7, #32]
 800415e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004164:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2200      	movs	r2, #0
 800416a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800416c:	88f8      	ldrh	r0, [r7, #6]
 800416e:	893a      	ldrh	r2, [r7, #8]
 8004170:	8979      	ldrh	r1, [r7, #10]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	9301      	str	r3, [sp, #4]
 8004176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004178:	9300      	str	r3, [sp, #0]
 800417a:	4603      	mov	r3, r0
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 f9d3 	bl	8004528 <I2C_RequestMemoryWrite>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d005      	beq.n	8004194 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0a9      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004198:	b29b      	uxth	r3, r3
 800419a:	2bff      	cmp	r3, #255	@ 0xff
 800419c:	d90e      	bls.n	80041bc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	22ff      	movs	r2, #255	@ 0xff
 80041a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	8979      	ldrh	r1, [r7, #10]
 80041ac:	2300      	movs	r3, #0
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f000 fc47 	bl	8004a48 <I2C_TransferConfig>
 80041ba:	e00f      	b.n	80041dc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	8979      	ldrh	r1, [r7, #10]
 80041ce:	2300      	movs	r3, #0
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f000 fc36 	bl	8004a48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041e0:	68f8      	ldr	r0, [r7, #12]
 80041e2:	f000 fac6 	bl	8004772 <I2C_WaitOnTXISFlagUntilTimeout>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e07b      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f4:	781a      	ldrb	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004224:	b29b      	uxth	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d034      	beq.n	8004294 <HAL_I2C_Mem_Write+0x1c8>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800422e:	2b00      	cmp	r3, #0
 8004230:	d130      	bne.n	8004294 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004238:	2200      	movs	r2, #0
 800423a:	2180      	movs	r1, #128	@ 0x80
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f000 fa3f 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e04d      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004250:	b29b      	uxth	r3, r3
 8004252:	2bff      	cmp	r3, #255	@ 0xff
 8004254:	d90e      	bls.n	8004274 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	22ff      	movs	r2, #255	@ 0xff
 800425a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004260:	b2da      	uxtb	r2, r3
 8004262:	8979      	ldrh	r1, [r7, #10]
 8004264:	2300      	movs	r3, #0
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 fbeb 	bl	8004a48 <I2C_TransferConfig>
 8004272:	e00f      	b.n	8004294 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004282:	b2da      	uxtb	r2, r3
 8004284:	8979      	ldrh	r1, [r7, #10]
 8004286:	2300      	movs	r3, #0
 8004288:	9300      	str	r3, [sp, #0]
 800428a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800428e:	68f8      	ldr	r0, [r7, #12]
 8004290:	f000 fbda 	bl	8004a48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004298:	b29b      	uxth	r3, r3
 800429a:	2b00      	cmp	r3, #0
 800429c:	d19e      	bne.n	80041dc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f000 faac 	bl	8004800 <I2C_WaitOnSTOPFlagUntilTimeout>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e01a      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2220      	movs	r2, #32
 80042b8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6859      	ldr	r1, [r3, #4]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	4b0a      	ldr	r3, [pc, #40]	@ (80042f0 <HAL_I2C_Mem_Write+0x224>)
 80042c6:	400b      	ands	r3, r1
 80042c8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2220      	movs	r2, #32
 80042ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	e000      	b.n	80042e8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80042e6:	2302      	movs	r3, #2
  }
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3718      	adds	r7, #24
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	fe00e800 	.word	0xfe00e800

080042f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b088      	sub	sp, #32
 80042f8:	af02      	add	r7, sp, #8
 80042fa:	60f8      	str	r0, [r7, #12]
 80042fc:	4608      	mov	r0, r1
 80042fe:	4611      	mov	r1, r2
 8004300:	461a      	mov	r2, r3
 8004302:	4603      	mov	r3, r0
 8004304:	817b      	strh	r3, [r7, #10]
 8004306:	460b      	mov	r3, r1
 8004308:	813b      	strh	r3, [r7, #8]
 800430a:	4613      	mov	r3, r2
 800430c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b20      	cmp	r3, #32
 8004318:	f040 80fd 	bne.w	8004516 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800431c:	6a3b      	ldr	r3, [r7, #32]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d002      	beq.n	8004328 <HAL_I2C_Mem_Read+0x34>
 8004322:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004324:	2b00      	cmp	r3, #0
 8004326:	d105      	bne.n	8004334 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800432e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e0f1      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800433a:	2b01      	cmp	r3, #1
 800433c:	d101      	bne.n	8004342 <HAL_I2C_Mem_Read+0x4e>
 800433e:	2302      	movs	r3, #2
 8004340:	e0ea      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800434a:	f7ff f823 	bl	8003394 <HAL_GetTick>
 800434e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	2319      	movs	r3, #25
 8004356:	2201      	movs	r2, #1
 8004358:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 f9af 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e0d5      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2222      	movs	r2, #34	@ 0x22
 8004370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2240      	movs	r2, #64	@ 0x40
 8004378:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6a3a      	ldr	r2, [r7, #32]
 8004386:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800438c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004394:	88f8      	ldrh	r0, [r7, #6]
 8004396:	893a      	ldrh	r2, [r7, #8]
 8004398:	8979      	ldrh	r1, [r7, #10]
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	9301      	str	r3, [sp, #4]
 800439e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	4603      	mov	r3, r0
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 f913 	bl	80045d0 <I2C_RequestMemoryRead>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d005      	beq.n	80043bc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e0ad      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	2bff      	cmp	r3, #255	@ 0xff
 80043c4:	d90e      	bls.n	80043e4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	22ff      	movs	r2, #255	@ 0xff
 80043ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	8979      	ldrh	r1, [r7, #10]
 80043d4:	4b52      	ldr	r3, [pc, #328]	@ (8004520 <HAL_I2C_Mem_Read+0x22c>)
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 fb33 	bl	8004a48 <I2C_TransferConfig>
 80043e2:	e00f      	b.n	8004404 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f2:	b2da      	uxtb	r2, r3
 80043f4:	8979      	ldrh	r1, [r7, #10]
 80043f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004520 <HAL_I2C_Mem_Read+0x22c>)
 80043f8:	9300      	str	r3, [sp, #0]
 80043fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 fb22 	bl	8004a48 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440a:	2200      	movs	r2, #0
 800440c:	2104      	movs	r1, #4
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f956 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e07c      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004446:	b29b      	uxth	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	b29a      	uxth	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004454:	b29b      	uxth	r3, r3
 8004456:	2b00      	cmp	r3, #0
 8004458:	d034      	beq.n	80044c4 <HAL_I2C_Mem_Read+0x1d0>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445e:	2b00      	cmp	r3, #0
 8004460:	d130      	bne.n	80044c4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004468:	2200      	movs	r2, #0
 800446a:	2180      	movs	r1, #128	@ 0x80
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f000 f927 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d001      	beq.n	800447c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	e04d      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004480:	b29b      	uxth	r3, r3
 8004482:	2bff      	cmp	r3, #255	@ 0xff
 8004484:	d90e      	bls.n	80044a4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	22ff      	movs	r2, #255	@ 0xff
 800448a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004490:	b2da      	uxtb	r2, r3
 8004492:	8979      	ldrh	r1, [r7, #10]
 8004494:	2300      	movs	r3, #0
 8004496:	9300      	str	r3, [sp, #0]
 8004498:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 fad3 	bl	8004a48 <I2C_TransferConfig>
 80044a2:	e00f      	b.n	80044c4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a8:	b29a      	uxth	r2, r3
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	8979      	ldrh	r1, [r7, #10]
 80044b6:	2300      	movs	r3, #0
 80044b8:	9300      	str	r3, [sp, #0]
 80044ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 fac2 	bl	8004a48 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d19a      	bne.n	8004404 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	f000 f994 	bl	8004800 <I2C_WaitOnSTOPFlagUntilTimeout>
 80044d8:	4603      	mov	r3, r0
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e01a      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2220      	movs	r2, #32
 80044e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6859      	ldr	r1, [r3, #4]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004524 <HAL_I2C_Mem_Read+0x230>)
 80044f6:	400b      	ands	r3, r1
 80044f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	e000      	b.n	8004518 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004516:	2302      	movs	r3, #2
  }
}
 8004518:	4618      	mov	r0, r3
 800451a:	3718      	adds	r7, #24
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	80002400 	.word	0x80002400
 8004524:	fe00e800 	.word	0xfe00e800

08004528 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af02      	add	r7, sp, #8
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	4608      	mov	r0, r1
 8004532:	4611      	mov	r1, r2
 8004534:	461a      	mov	r2, r3
 8004536:	4603      	mov	r3, r0
 8004538:	817b      	strh	r3, [r7, #10]
 800453a:	460b      	mov	r3, r1
 800453c:	813b      	strh	r3, [r7, #8]
 800453e:	4613      	mov	r3, r2
 8004540:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004542:	88fb      	ldrh	r3, [r7, #6]
 8004544:	b2da      	uxtb	r2, r3
 8004546:	8979      	ldrh	r1, [r7, #10]
 8004548:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <I2C_RequestMemoryWrite+0xa4>)
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f000 fa79 	bl	8004a48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004556:	69fa      	ldr	r2, [r7, #28]
 8004558:	69b9      	ldr	r1, [r7, #24]
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 f909 	bl	8004772 <I2C_WaitOnTXISFlagUntilTimeout>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d001      	beq.n	800456a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e02c      	b.n	80045c4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800456a:	88fb      	ldrh	r3, [r7, #6]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d105      	bne.n	800457c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004570:	893b      	ldrh	r3, [r7, #8]
 8004572:	b2da      	uxtb	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	629a      	str	r2, [r3, #40]	@ 0x28
 800457a:	e015      	b.n	80045a8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800457c:	893b      	ldrh	r3, [r7, #8]
 800457e:	0a1b      	lsrs	r3, r3, #8
 8004580:	b29b      	uxth	r3, r3
 8004582:	b2da      	uxtb	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800458a:	69fa      	ldr	r2, [r7, #28]
 800458c:	69b9      	ldr	r1, [r7, #24]
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 f8ef 	bl	8004772 <I2C_WaitOnTXISFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e012      	b.n	80045c4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800459e:	893b      	ldrh	r3, [r7, #8]
 80045a0:	b2da      	uxtb	r2, r3
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	2200      	movs	r2, #0
 80045b0:	2180      	movs	r1, #128	@ 0x80
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 f884 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3710      	adds	r7, #16
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	80002000 	.word	0x80002000

080045d0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af02      	add	r7, sp, #8
 80045d6:	60f8      	str	r0, [r7, #12]
 80045d8:	4608      	mov	r0, r1
 80045da:	4611      	mov	r1, r2
 80045dc:	461a      	mov	r2, r3
 80045de:	4603      	mov	r3, r0
 80045e0:	817b      	strh	r3, [r7, #10]
 80045e2:	460b      	mov	r3, r1
 80045e4:	813b      	strh	r3, [r7, #8]
 80045e6:	4613      	mov	r3, r2
 80045e8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80045ea:	88fb      	ldrh	r3, [r7, #6]
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	8979      	ldrh	r1, [r7, #10]
 80045f0:	4b20      	ldr	r3, [pc, #128]	@ (8004674 <I2C_RequestMemoryRead+0xa4>)
 80045f2:	9300      	str	r3, [sp, #0]
 80045f4:	2300      	movs	r3, #0
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 fa26 	bl	8004a48 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045fc:	69fa      	ldr	r2, [r7, #28]
 80045fe:	69b9      	ldr	r1, [r7, #24]
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f000 f8b6 	bl	8004772 <I2C_WaitOnTXISFlagUntilTimeout>
 8004606:	4603      	mov	r3, r0
 8004608:	2b00      	cmp	r3, #0
 800460a:	d001      	beq.n	8004610 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e02c      	b.n	800466a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004610:	88fb      	ldrh	r3, [r7, #6]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d105      	bne.n	8004622 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004616:	893b      	ldrh	r3, [r7, #8]
 8004618:	b2da      	uxtb	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004620:	e015      	b.n	800464e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004622:	893b      	ldrh	r3, [r7, #8]
 8004624:	0a1b      	lsrs	r3, r3, #8
 8004626:	b29b      	uxth	r3, r3
 8004628:	b2da      	uxtb	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004630:	69fa      	ldr	r2, [r7, #28]
 8004632:	69b9      	ldr	r1, [r7, #24]
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f000 f89c 	bl	8004772 <I2C_WaitOnTXISFlagUntilTimeout>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d001      	beq.n	8004644 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e012      	b.n	800466a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004644:	893b      	ldrh	r3, [r7, #8]
 8004646:	b2da      	uxtb	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800464e:	69fb      	ldr	r3, [r7, #28]
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	69bb      	ldr	r3, [r7, #24]
 8004654:	2200      	movs	r2, #0
 8004656:	2140      	movs	r1, #64	@ 0x40
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f000 f831 	bl	80046c0 <I2C_WaitOnFlagUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e000      	b.n	800466a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	80002000 	.word	0x80002000

08004678 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699b      	ldr	r3, [r3, #24]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b02      	cmp	r3, #2
 800468c:	d103      	bne.n	8004696 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2200      	movs	r2, #0
 8004694:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	699b      	ldr	r3, [r3, #24]
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d007      	beq.n	80046b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0201 	orr.w	r2, r2, #1
 80046b2:	619a      	str	r2, [r3, #24]
  }
}
 80046b4:	bf00      	nop
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	603b      	str	r3, [r7, #0]
 80046cc:	4613      	mov	r3, r2
 80046ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046d0:	e03b      	b.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	6839      	ldr	r1, [r7, #0]
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 f8d6 	bl	8004888 <I2C_IsErrorOccurred>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e041      	b.n	800476a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ec:	d02d      	beq.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ee:	f7fe fe51 	bl	8003394 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	429a      	cmp	r2, r3
 80046fc:	d302      	bcc.n	8004704 <I2C_WaitOnFlagUntilTimeout+0x44>
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d122      	bne.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699a      	ldr	r2, [r3, #24]
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	4013      	ands	r3, r2
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	429a      	cmp	r2, r3
 8004712:	bf0c      	ite	eq
 8004714:	2301      	moveq	r3, #1
 8004716:	2300      	movne	r3, #0
 8004718:	b2db      	uxtb	r3, r3
 800471a:	461a      	mov	r2, r3
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	429a      	cmp	r2, r3
 8004720:	d113      	bne.n	800474a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004726:	f043 0220 	orr.w	r2, r3, #32
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2220      	movs	r2, #32
 8004732:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e00f      	b.n	800476a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	699a      	ldr	r2, [r3, #24]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	4013      	ands	r3, r2
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	429a      	cmp	r2, r3
 8004758:	bf0c      	ite	eq
 800475a:	2301      	moveq	r3, #1
 800475c:	2300      	movne	r3, #0
 800475e:	b2db      	uxtb	r3, r3
 8004760:	461a      	mov	r2, r3
 8004762:	79fb      	ldrb	r3, [r7, #7]
 8004764:	429a      	cmp	r2, r3
 8004766:	d0b4      	beq.n	80046d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}

08004772 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b084      	sub	sp, #16
 8004776:	af00      	add	r7, sp, #0
 8004778:	60f8      	str	r0, [r7, #12]
 800477a:	60b9      	str	r1, [r7, #8]
 800477c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800477e:	e033      	b.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	68b9      	ldr	r1, [r7, #8]
 8004784:	68f8      	ldr	r0, [r7, #12]
 8004786:	f000 f87f 	bl	8004888 <I2C_IsErrorOccurred>
 800478a:	4603      	mov	r3, r0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d001      	beq.n	8004794 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e031      	b.n	80047f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800479a:	d025      	beq.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479c:	f7fe fdfa 	bl	8003394 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	68ba      	ldr	r2, [r7, #8]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d302      	bcc.n	80047b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d11a      	bne.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d013      	beq.n	80047e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c4:	f043 0220 	orr.w	r2, r3, #32
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2220      	movs	r2, #32
 80047d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2200      	movs	r2, #0
 80047d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e007      	b.n	80047f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d1c4      	bne.n	8004780 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3710      	adds	r7, #16
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800480c:	e02f      	b.n	800486e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	68b9      	ldr	r1, [r7, #8]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f838 	bl	8004888 <I2C_IsErrorOccurred>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e02d      	b.n	800487e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004822:	f7fe fdb7 	bl	8003394 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	429a      	cmp	r2, r3
 8004830:	d302      	bcc.n	8004838 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d11a      	bne.n	800486e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f003 0320 	and.w	r3, r3, #32
 8004842:	2b20      	cmp	r3, #32
 8004844:	d013      	beq.n	800486e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800484a:	f043 0220 	orr.w	r2, r3, #32
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2200      	movs	r2, #0
 800485e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e007      	b.n	800487e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	f003 0320 	and.w	r3, r3, #32
 8004878:	2b20      	cmp	r3, #32
 800487a:	d1c8      	bne.n	800480e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3710      	adds	r7, #16
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b08a      	sub	sp, #40	@ 0x28
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004894:	2300      	movs	r3, #0
 8004896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048a2:	2300      	movs	r3, #0
 80048a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	f003 0310 	and.w	r3, r3, #16
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d068      	beq.n	8004986 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2210      	movs	r2, #16
 80048ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048bc:	e049      	b.n	8004952 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c4:	d045      	beq.n	8004952 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80048c6:	f7fe fd65 	bl	8003394 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d302      	bcc.n	80048dc <I2C_IsErrorOccurred+0x54>
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d13a      	bne.n	8004952 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048fe:	d121      	bne.n	8004944 <I2C_IsErrorOccurred+0xbc>
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004906:	d01d      	beq.n	8004944 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004908:	7cfb      	ldrb	r3, [r7, #19]
 800490a:	2b20      	cmp	r3, #32
 800490c:	d01a      	beq.n	8004944 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800491c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800491e:	f7fe fd39 	bl	8003394 <HAL_GetTick>
 8004922:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004924:	e00e      	b.n	8004944 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004926:	f7fe fd35 	bl	8003394 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b19      	cmp	r3, #25
 8004932:	d907      	bls.n	8004944 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004934:	6a3b      	ldr	r3, [r7, #32]
 8004936:	f043 0320 	orr.w	r3, r3, #32
 800493a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004942:	e006      	b.n	8004952 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	f003 0320 	and.w	r3, r3, #32
 800494e:	2b20      	cmp	r3, #32
 8004950:	d1e9      	bne.n	8004926 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	f003 0320 	and.w	r3, r3, #32
 800495c:	2b20      	cmp	r3, #32
 800495e:	d003      	beq.n	8004968 <I2C_IsErrorOccurred+0xe0>
 8004960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0aa      	beq.n	80048be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004968:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800496c:	2b00      	cmp	r3, #0
 800496e:	d103      	bne.n	8004978 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2220      	movs	r2, #32
 8004976:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	f043 0304 	orr.w	r3, r3, #4
 800497e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00b      	beq.n	80049b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	f043 0301 	orr.w	r3, r3, #1
 800499e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00b      	beq.n	80049d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049ba:	6a3b      	ldr	r3, [r7, #32]
 80049bc:	f043 0308 	orr.w	r3, r3, #8
 80049c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80049ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00b      	beq.n	80049f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	f043 0302 	orr.w	r3, r3, #2
 80049e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80049ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80049f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01c      	beq.n	8004a36 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f7ff fe3b 	bl	8004678 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6859      	ldr	r1, [r3, #4]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a44 <I2C_IsErrorOccurred+0x1bc>)
 8004a0e:	400b      	ands	r3, r1
 8004a10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a16:	6a3b      	ldr	r3, [r7, #32]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004a36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3728      	adds	r7, #40	@ 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	fe00e800 	.word	0xfe00e800

08004a48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	607b      	str	r3, [r7, #4]
 8004a52:	460b      	mov	r3, r1
 8004a54:	817b      	strh	r3, [r7, #10]
 8004a56:	4613      	mov	r3, r2
 8004a58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a5a:	897b      	ldrh	r3, [r7, #10]
 8004a5c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a60:	7a7b      	ldrb	r3, [r7, #9]
 8004a62:	041b      	lsls	r3, r3, #16
 8004a64:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a68:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a6e:	6a3b      	ldr	r3, [r7, #32]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a76:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	0d5b      	lsrs	r3, r3, #21
 8004a82:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004a86:	4b08      	ldr	r3, [pc, #32]	@ (8004aa8 <I2C_TransferConfig+0x60>)
 8004a88:	430b      	orrs	r3, r1
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	ea02 0103 	and.w	r1, r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004a9a:	bf00      	nop
 8004a9c:	371c      	adds	r7, #28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	03ff63ff 	.word	0x03ff63ff

08004aac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	d138      	bne.n	8004b34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d101      	bne.n	8004ad0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004acc:	2302      	movs	r3, #2
 8004ace:	e032      	b.n	8004b36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2224      	movs	r2, #36	@ 0x24
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 0201 	bic.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004afe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6819      	ldr	r1, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	683a      	ldr	r2, [r7, #0]
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2220      	movs	r2, #32
 8004b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b30:	2300      	movs	r3, #0
 8004b32:	e000      	b.n	8004b36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b34:	2302      	movs	r3, #2
  }
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b085      	sub	sp, #20
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b20      	cmp	r3, #32
 8004b56:	d139      	bne.n	8004bcc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d101      	bne.n	8004b66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b62:	2302      	movs	r3, #2
 8004b64:	e033      	b.n	8004bce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2224      	movs	r2, #36	@ 0x24
 8004b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 0201 	bic.w	r2, r2, #1
 8004b84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	021b      	lsls	r3, r3, #8
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f042 0201 	orr.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e000      	b.n	8004bce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004bcc:	2302      	movs	r3, #2
  }
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3714      	adds	r7, #20
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
	...

08004bdc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d141      	bne.n	8004c6e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004bea:	4b4b      	ldr	r3, [pc, #300]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004bf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bf6:	d131      	bne.n	8004c5c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004bf8:	4b47      	ldr	r3, [pc, #284]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bfe:	4a46      	ldr	r2, [pc, #280]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c08:	4b43      	ldr	r3, [pc, #268]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c10:	4a41      	ldr	r2, [pc, #260]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c16:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c18:	4b40      	ldr	r3, [pc, #256]	@ (8004d1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2232      	movs	r2, #50	@ 0x32
 8004c1e:	fb02 f303 	mul.w	r3, r2, r3
 8004c22:	4a3f      	ldr	r2, [pc, #252]	@ (8004d20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004c24:	fba2 2303 	umull	r2, r3, r2, r3
 8004c28:	0c9b      	lsrs	r3, r3, #18
 8004c2a:	3301      	adds	r3, #1
 8004c2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c2e:	e002      	b.n	8004c36 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3b01      	subs	r3, #1
 8004c34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004c36:	4b38      	ldr	r3, [pc, #224]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c42:	d102      	bne.n	8004c4a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1f2      	bne.n	8004c30 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004c4a:	4b33      	ldr	r3, [pc, #204]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c56:	d158      	bne.n	8004d0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e057      	b.n	8004d0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c62:	4a2d      	ldr	r2, [pc, #180]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004c6c:	e04d      	b.n	8004d0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c74:	d141      	bne.n	8004cfa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c76:	4b28      	ldr	r3, [pc, #160]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c82:	d131      	bne.n	8004ce8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c84:	4b24      	ldr	r3, [pc, #144]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c8a:	4a23      	ldr	r2, [pc, #140]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c94:	4b20      	ldr	r3, [pc, #128]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004c9c:	4a1e      	ldr	r2, [pc, #120]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ca2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2232      	movs	r2, #50	@ 0x32
 8004caa:	fb02 f303 	mul.w	r3, r2, r3
 8004cae:	4a1c      	ldr	r2, [pc, #112]	@ (8004d20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb4:	0c9b      	lsrs	r3, r3, #18
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cba:	e002      	b.n	8004cc2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cc2:	4b15      	ldr	r3, [pc, #84]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cce:	d102      	bne.n	8004cd6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f2      	bne.n	8004cbc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cd6:	4b10      	ldr	r3, [pc, #64]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce2:	d112      	bne.n	8004d0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e011      	b.n	8004d0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cee:	4a0a      	ldr	r2, [pc, #40]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004cf8:	e007      	b.n	8004d0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004cfa:	4b07      	ldr	r3, [pc, #28]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d02:	4a05      	ldr	r2, [pc, #20]	@ (8004d18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d08:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	40007000 	.word	0x40007000
 8004d1c:	20000000 	.word	0x20000000
 8004d20:	431bde83 	.word	0x431bde83

08004d24 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004d28:	4b05      	ldr	r3, [pc, #20]	@ (8004d40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	4a04      	ldr	r2, [pc, #16]	@ (8004d40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004d2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d32:	6093      	str	r3, [r2, #8]
}
 8004d34:	bf00      	nop
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40007000 	.word	0x40007000

08004d44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b088      	sub	sp, #32
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e2fe      	b.n	8005354 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0301 	and.w	r3, r3, #1
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d075      	beq.n	8004e4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d62:	4b97      	ldr	r3, [pc, #604]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	f003 030c 	and.w	r3, r3, #12
 8004d6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004d6c:	4b94      	ldr	r3, [pc, #592]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f003 0303 	and.w	r3, r3, #3
 8004d74:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	2b0c      	cmp	r3, #12
 8004d7a:	d102      	bne.n	8004d82 <HAL_RCC_OscConfig+0x3e>
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2b03      	cmp	r3, #3
 8004d80:	d002      	beq.n	8004d88 <HAL_RCC_OscConfig+0x44>
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	2b08      	cmp	r3, #8
 8004d86:	d10b      	bne.n	8004da0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d88:	4b8d      	ldr	r3, [pc, #564]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d05b      	beq.n	8004e4c <HAL_RCC_OscConfig+0x108>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d157      	bne.n	8004e4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e2d9      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da8:	d106      	bne.n	8004db8 <HAL_RCC_OscConfig+0x74>
 8004daa:	4b85      	ldr	r3, [pc, #532]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a84      	ldr	r2, [pc, #528]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	e01d      	b.n	8004df4 <HAL_RCC_OscConfig+0xb0>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dc0:	d10c      	bne.n	8004ddc <HAL_RCC_OscConfig+0x98>
 8004dc2:	4b7f      	ldr	r3, [pc, #508]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a7e      	ldr	r2, [pc, #504]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	4b7c      	ldr	r3, [pc, #496]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a7b      	ldr	r2, [pc, #492]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd8:	6013      	str	r3, [r2, #0]
 8004dda:	e00b      	b.n	8004df4 <HAL_RCC_OscConfig+0xb0>
 8004ddc:	4b78      	ldr	r3, [pc, #480]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a77      	ldr	r2, [pc, #476]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004de6:	6013      	str	r3, [r2, #0]
 8004de8:	4b75      	ldr	r3, [pc, #468]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a74      	ldr	r2, [pc, #464]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d013      	beq.n	8004e24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfc:	f7fe faca 	bl	8003394 <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e04:	f7fe fac6 	bl	8003394 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b64      	cmp	r3, #100	@ 0x64
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e29e      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e16:	4b6a      	ldr	r3, [pc, #424]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0f0      	beq.n	8004e04 <HAL_RCC_OscConfig+0xc0>
 8004e22:	e014      	b.n	8004e4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e24:	f7fe fab6 	bl	8003394 <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e2c:	f7fe fab2 	bl	8003394 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b64      	cmp	r3, #100	@ 0x64
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e28a      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e3e:	4b60      	ldr	r3, [pc, #384]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1f0      	bne.n	8004e2c <HAL_RCC_OscConfig+0xe8>
 8004e4a:	e000      	b.n	8004e4e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0302 	and.w	r3, r3, #2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d075      	beq.n	8004f46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e5a:	4b59      	ldr	r3, [pc, #356]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 030c 	and.w	r3, r3, #12
 8004e62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e64:	4b56      	ldr	r3, [pc, #344]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	f003 0303 	and.w	r3, r3, #3
 8004e6c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004e6e:	69bb      	ldr	r3, [r7, #24]
 8004e70:	2b0c      	cmp	r3, #12
 8004e72:	d102      	bne.n	8004e7a <HAL_RCC_OscConfig+0x136>
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d002      	beq.n	8004e80 <HAL_RCC_OscConfig+0x13c>
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	2b04      	cmp	r3, #4
 8004e7e:	d11f      	bne.n	8004ec0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e80:	4b4f      	ldr	r3, [pc, #316]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_OscConfig+0x154>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e25d      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e98:	4b49      	ldr	r3, [pc, #292]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	061b      	lsls	r3, r3, #24
 8004ea6:	4946      	ldr	r1, [pc, #280]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004eac:	4b45      	ldr	r3, [pc, #276]	@ (8004fc4 <HAL_RCC_OscConfig+0x280>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f7fe fa23 	bl	80032fc <HAL_InitTick>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d043      	beq.n	8004f44 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e249      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d023      	beq.n	8004f10 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ec8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a3c      	ldr	r2, [pc, #240]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004ece:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ed2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed4:	f7fe fa5e 	bl	8003394 <HAL_GetTick>
 8004ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004eda:	e008      	b.n	8004eee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004edc:	f7fe fa5a 	bl	8003394 <HAL_GetTick>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	1ad3      	subs	r3, r2, r3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e232      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004eee:	4b34      	ldr	r3, [pc, #208]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d0f0      	beq.n	8004edc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004efa:	4b31      	ldr	r3, [pc, #196]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	061b      	lsls	r3, r3, #24
 8004f08:	492d      	ldr	r1, [pc, #180]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	604b      	str	r3, [r1, #4]
 8004f0e:	e01a      	b.n	8004f46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f10:	4b2b      	ldr	r3, [pc, #172]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a2a      	ldr	r2, [pc, #168]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f1c:	f7fe fa3a 	bl	8003394 <HAL_GetTick>
 8004f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f22:	e008      	b.n	8004f36 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f24:	f7fe fa36 	bl	8003394 <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e20e      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f36:	4b22      	ldr	r3, [pc, #136]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f0      	bne.n	8004f24 <HAL_RCC_OscConfig+0x1e0>
 8004f42:	e000      	b.n	8004f46 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004f44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0308 	and.w	r3, r3, #8
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d041      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d01c      	beq.n	8004f94 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f5a:	4b19      	ldr	r3, [pc, #100]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f60:	4a17      	ldr	r2, [pc, #92]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f62:	f043 0301 	orr.w	r3, r3, #1
 8004f66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f6a:	f7fe fa13 	bl	8003394 <HAL_GetTick>
 8004f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f70:	e008      	b.n	8004f84 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f72:	f7fe fa0f 	bl	8003394 <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	2b02      	cmp	r3, #2
 8004f7e:	d901      	bls.n	8004f84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e1e7      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f84:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d0ef      	beq.n	8004f72 <HAL_RCC_OscConfig+0x22e>
 8004f92:	e020      	b.n	8004fd6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f94:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9a:	4a09      	ldr	r2, [pc, #36]	@ (8004fc0 <HAL_RCC_OscConfig+0x27c>)
 8004f9c:	f023 0301 	bic.w	r3, r3, #1
 8004fa0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fa4:	f7fe f9f6 	bl	8003394 <HAL_GetTick>
 8004fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004faa:	e00d      	b.n	8004fc8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fac:	f7fe f9f2 	bl	8003394 <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d906      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e1ca      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
 8004fbe:	bf00      	nop
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fc8:	4b8c      	ldr	r3, [pc, #560]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8004fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fce:	f003 0302 	and.w	r3, r3, #2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d1ea      	bne.n	8004fac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0304 	and.w	r3, r3, #4
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f000 80a6 	beq.w	8005130 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fe8:	4b84      	ldr	r3, [pc, #528]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8004fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d101      	bne.n	8004ff8 <HAL_RCC_OscConfig+0x2b4>
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e000      	b.n	8004ffa <HAL_RCC_OscConfig+0x2b6>
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00d      	beq.n	800501a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ffe:	4b7f      	ldr	r3, [pc, #508]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005002:	4a7e      	ldr	r2, [pc, #504]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005004:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005008:	6593      	str	r3, [r2, #88]	@ 0x58
 800500a:	4b7c      	ldr	r3, [pc, #496]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 800500c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800500e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005016:	2301      	movs	r3, #1
 8005018:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800501a:	4b79      	ldr	r3, [pc, #484]	@ (8005200 <HAL_RCC_OscConfig+0x4bc>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005022:	2b00      	cmp	r3, #0
 8005024:	d118      	bne.n	8005058 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005026:	4b76      	ldr	r3, [pc, #472]	@ (8005200 <HAL_RCC_OscConfig+0x4bc>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a75      	ldr	r2, [pc, #468]	@ (8005200 <HAL_RCC_OscConfig+0x4bc>)
 800502c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005030:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005032:	f7fe f9af 	bl	8003394 <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800503a:	f7fe f9ab 	bl	8003394 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e183      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800504c:	4b6c      	ldr	r3, [pc, #432]	@ (8005200 <HAL_RCC_OscConfig+0x4bc>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d108      	bne.n	8005072 <HAL_RCC_OscConfig+0x32e>
 8005060:	4b66      	ldr	r3, [pc, #408]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005066:	4a65      	ldr	r2, [pc, #404]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005068:	f043 0301 	orr.w	r3, r3, #1
 800506c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005070:	e024      	b.n	80050bc <HAL_RCC_OscConfig+0x378>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	2b05      	cmp	r3, #5
 8005078:	d110      	bne.n	800509c <HAL_RCC_OscConfig+0x358>
 800507a:	4b60      	ldr	r3, [pc, #384]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 800507c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005080:	4a5e      	ldr	r2, [pc, #376]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005082:	f043 0304 	orr.w	r3, r3, #4
 8005086:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800508a:	4b5c      	ldr	r3, [pc, #368]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 800508c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005090:	4a5a      	ldr	r2, [pc, #360]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005092:	f043 0301 	orr.w	r3, r3, #1
 8005096:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800509a:	e00f      	b.n	80050bc <HAL_RCC_OscConfig+0x378>
 800509c:	4b57      	ldr	r3, [pc, #348]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 800509e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a2:	4a56      	ldr	r2, [pc, #344]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80050a4:	f023 0301 	bic.w	r3, r3, #1
 80050a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80050ac:	4b53      	ldr	r3, [pc, #332]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80050ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b2:	4a52      	ldr	r2, [pc, #328]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80050b4:	f023 0304 	bic.w	r3, r3, #4
 80050b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d016      	beq.n	80050f2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050c4:	f7fe f966 	bl	8003394 <HAL_GetTick>
 80050c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050ca:	e00a      	b.n	80050e2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050cc:	f7fe f962 	bl	8003394 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050da:	4293      	cmp	r3, r2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e138      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050e2:	4b46      	ldr	r3, [pc, #280]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80050e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d0ed      	beq.n	80050cc <HAL_RCC_OscConfig+0x388>
 80050f0:	e015      	b.n	800511e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050f2:	f7fe f94f 	bl	8003394 <HAL_GetTick>
 80050f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050f8:	e00a      	b.n	8005110 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050fa:	f7fe f94b 	bl	8003394 <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005108:	4293      	cmp	r3, r2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e121      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005110:	4b3a      	ldr	r3, [pc, #232]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005112:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005116:	f003 0302 	and.w	r3, r3, #2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1ed      	bne.n	80050fa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800511e:	7ffb      	ldrb	r3, [r7, #31]
 8005120:	2b01      	cmp	r3, #1
 8005122:	d105      	bne.n	8005130 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005124:	4b35      	ldr	r3, [pc, #212]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005128:	4a34      	ldr	r2, [pc, #208]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 800512a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800512e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0320 	and.w	r3, r3, #32
 8005138:	2b00      	cmp	r3, #0
 800513a:	d03c      	beq.n	80051b6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d01c      	beq.n	800517e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005144:	4b2d      	ldr	r3, [pc, #180]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005146:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800514a:	4a2c      	ldr	r2, [pc, #176]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 800514c:	f043 0301 	orr.w	r3, r3, #1
 8005150:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005154:	f7fe f91e 	bl	8003394 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800515c:	f7fe f91a 	bl	8003394 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e0f2      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800516e:	4b23      	ldr	r3, [pc, #140]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005170:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d0ef      	beq.n	800515c <HAL_RCC_OscConfig+0x418>
 800517c:	e01b      	b.n	80051b6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800517e:	4b1f      	ldr	r3, [pc, #124]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005180:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005184:	4a1d      	ldr	r2, [pc, #116]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 8005186:	f023 0301 	bic.w	r3, r3, #1
 800518a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800518e:	f7fe f901 	bl	8003394 <HAL_GetTick>
 8005192:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005194:	e008      	b.n	80051a8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005196:	f7fe f8fd 	bl	8003394 <HAL_GetTick>
 800519a:	4602      	mov	r2, r0
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	1ad3      	subs	r3, r2, r3
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d901      	bls.n	80051a8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e0d5      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80051a8:	4b14      	ldr	r3, [pc, #80]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80051aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1ef      	bne.n	8005196 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f000 80c9 	beq.w	8005352 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051c0:	4b0e      	ldr	r3, [pc, #56]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 030c 	and.w	r3, r3, #12
 80051c8:	2b0c      	cmp	r3, #12
 80051ca:	f000 8083 	beq.w	80052d4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d15e      	bne.n	8005294 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d6:	4b09      	ldr	r3, [pc, #36]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a08      	ldr	r2, [pc, #32]	@ (80051fc <HAL_RCC_OscConfig+0x4b8>)
 80051dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e2:	f7fe f8d7 	bl	8003394 <HAL_GetTick>
 80051e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051e8:	e00c      	b.n	8005204 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ea:	f7fe f8d3 	bl	8003394 <HAL_GetTick>
 80051ee:	4602      	mov	r2, r0
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	1ad3      	subs	r3, r2, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d905      	bls.n	8005204 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e0ab      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
 80051fc:	40021000 	.word	0x40021000
 8005200:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005204:	4b55      	ldr	r3, [pc, #340]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d1ec      	bne.n	80051ea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005210:	4b52      	ldr	r3, [pc, #328]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005212:	68da      	ldr	r2, [r3, #12]
 8005214:	4b52      	ldr	r3, [pc, #328]	@ (8005360 <HAL_RCC_OscConfig+0x61c>)
 8005216:	4013      	ands	r3, r2
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	6a11      	ldr	r1, [r2, #32]
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005220:	3a01      	subs	r2, #1
 8005222:	0112      	lsls	r2, r2, #4
 8005224:	4311      	orrs	r1, r2
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800522a:	0212      	lsls	r2, r2, #8
 800522c:	4311      	orrs	r1, r2
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005232:	0852      	lsrs	r2, r2, #1
 8005234:	3a01      	subs	r2, #1
 8005236:	0552      	lsls	r2, r2, #21
 8005238:	4311      	orrs	r1, r2
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800523e:	0852      	lsrs	r2, r2, #1
 8005240:	3a01      	subs	r2, #1
 8005242:	0652      	lsls	r2, r2, #25
 8005244:	4311      	orrs	r1, r2
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800524a:	06d2      	lsls	r2, r2, #27
 800524c:	430a      	orrs	r2, r1
 800524e:	4943      	ldr	r1, [pc, #268]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005250:	4313      	orrs	r3, r2
 8005252:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005254:	4b41      	ldr	r3, [pc, #260]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a40      	ldr	r2, [pc, #256]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 800525a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800525e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005260:	4b3e      	ldr	r3, [pc, #248]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	4a3d      	ldr	r2, [pc, #244]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005266:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800526a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800526c:	f7fe f892 	bl	8003394 <HAL_GetTick>
 8005270:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005272:	e008      	b.n	8005286 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005274:	f7fe f88e 	bl	8003394 <HAL_GetTick>
 8005278:	4602      	mov	r2, r0
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	1ad3      	subs	r3, r2, r3
 800527e:	2b02      	cmp	r3, #2
 8005280:	d901      	bls.n	8005286 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e066      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005286:	4b35      	ldr	r3, [pc, #212]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0f0      	beq.n	8005274 <HAL_RCC_OscConfig+0x530>
 8005292:	e05e      	b.n	8005352 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005294:	4b31      	ldr	r3, [pc, #196]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a30      	ldr	r2, [pc, #192]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 800529a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800529e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a0:	f7fe f878 	bl	8003394 <HAL_GetTick>
 80052a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052a6:	e008      	b.n	80052ba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a8:	f7fe f874 	bl	8003394 <HAL_GetTick>
 80052ac:	4602      	mov	r2, r0
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d901      	bls.n	80052ba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e04c      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052ba:	4b28      	ldr	r3, [pc, #160]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d1f0      	bne.n	80052a8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80052c6:	4b25      	ldr	r3, [pc, #148]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 80052c8:	68da      	ldr	r2, [r3, #12]
 80052ca:	4924      	ldr	r1, [pc, #144]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 80052cc:	4b25      	ldr	r3, [pc, #148]	@ (8005364 <HAL_RCC_OscConfig+0x620>)
 80052ce:	4013      	ands	r3, r2
 80052d0:	60cb      	str	r3, [r1, #12]
 80052d2:	e03e      	b.n	8005352 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	69db      	ldr	r3, [r3, #28]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d101      	bne.n	80052e0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e039      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80052e0:	4b1e      	ldr	r3, [pc, #120]	@ (800535c <HAL_RCC_OscConfig+0x618>)
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f003 0203 	and.w	r2, r3, #3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d12c      	bne.n	800534e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	3b01      	subs	r3, #1
 8005300:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005302:	429a      	cmp	r2, r3
 8005304:	d123      	bne.n	800534e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005310:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005312:	429a      	cmp	r2, r3
 8005314:	d11b      	bne.n	800534e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005320:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005322:	429a      	cmp	r2, r3
 8005324:	d113      	bne.n	800534e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005330:	085b      	lsrs	r3, r3, #1
 8005332:	3b01      	subs	r3, #1
 8005334:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005336:	429a      	cmp	r2, r3
 8005338:	d109      	bne.n	800534e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005344:	085b      	lsrs	r3, r3, #1
 8005346:	3b01      	subs	r3, #1
 8005348:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800534a:	429a      	cmp	r2, r3
 800534c:	d001      	beq.n	8005352 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e000      	b.n	8005354 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3720      	adds	r7, #32
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	40021000 	.word	0x40021000
 8005360:	019f800c 	.word	0x019f800c
 8005364:	feeefffc 	.word	0xfeeefffc

08005368 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005372:	2300      	movs	r3, #0
 8005374:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e11e      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005380:	4b91      	ldr	r3, [pc, #580]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 030f 	and.w	r3, r3, #15
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d910      	bls.n	80053b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800538e:	4b8e      	ldr	r3, [pc, #568]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f023 020f 	bic.w	r2, r3, #15
 8005396:	498c      	ldr	r1, [pc, #560]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	4313      	orrs	r3, r2
 800539c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800539e:	4b8a      	ldr	r3, [pc, #552]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d001      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e106      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d073      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	2b03      	cmp	r3, #3
 80053c2:	d129      	bne.n	8005418 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053c4:	4b81      	ldr	r3, [pc, #516]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	e0f4      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80053d4:	f000 f99e 	bl	8005714 <RCC_GetSysClockFreqFromPLLSource>
 80053d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	4a7c      	ldr	r2, [pc, #496]	@ (80055d0 <HAL_RCC_ClockConfig+0x268>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d93f      	bls.n	8005462 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053e2:	4b7a      	ldr	r3, [pc, #488]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d009      	beq.n	8005402 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d033      	beq.n	8005462 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d12f      	bne.n	8005462 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005402:	4b72      	ldr	r3, [pc, #456]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800540a:	4a70      	ldr	r2, [pc, #448]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 800540c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005410:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005412:	2380      	movs	r3, #128	@ 0x80
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	e024      	b.n	8005462 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	2b02      	cmp	r3, #2
 800541e:	d107      	bne.n	8005430 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005420:	4b6a      	ldr	r3, [pc, #424]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d109      	bne.n	8005440 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e0c6      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005430:	4b66      	ldr	r3, [pc, #408]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e0be      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005440:	f000 f8ce 	bl	80055e0 <HAL_RCC_GetSysClockFreq>
 8005444:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	4a61      	ldr	r2, [pc, #388]	@ (80055d0 <HAL_RCC_ClockConfig+0x268>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d909      	bls.n	8005462 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800544e:	4b5f      	ldr	r3, [pc, #380]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005456:	4a5d      	ldr	r2, [pc, #372]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005458:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800545c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800545e:	2380      	movs	r3, #128	@ 0x80
 8005460:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005462:	4b5a      	ldr	r3, [pc, #360]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	f023 0203 	bic.w	r2, r3, #3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	4957      	ldr	r1, [pc, #348]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005470:	4313      	orrs	r3, r2
 8005472:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005474:	f7fd ff8e 	bl	8003394 <HAL_GetTick>
 8005478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800547a:	e00a      	b.n	8005492 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800547c:	f7fd ff8a 	bl	8003394 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548a:	4293      	cmp	r3, r2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e095      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005492:	4b4e      	ldr	r3, [pc, #312]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 020c 	and.w	r2, r3, #12
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d1eb      	bne.n	800547c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d023      	beq.n	80054f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d005      	beq.n	80054c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054bc:	4b43      	ldr	r3, [pc, #268]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	4a42      	ldr	r2, [pc, #264]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80054c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80054c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0308 	and.w	r3, r3, #8
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d007      	beq.n	80054e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80054d4:	4b3d      	ldr	r3, [pc, #244]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80054dc:	4a3b      	ldr	r2, [pc, #236]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80054de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80054e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e4:	4b39      	ldr	r3, [pc, #228]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	689b      	ldr	r3, [r3, #8]
 80054f0:	4936      	ldr	r1, [pc, #216]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	608b      	str	r3, [r1, #8]
 80054f6:	e008      	b.n	800550a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	2b80      	cmp	r3, #128	@ 0x80
 80054fc:	d105      	bne.n	800550a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80054fe:	4b33      	ldr	r3, [pc, #204]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	4a32      	ldr	r2, [pc, #200]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005504:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005508:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800550a:	4b2f      	ldr	r3, [pc, #188]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	429a      	cmp	r2, r3
 8005516:	d21d      	bcs.n	8005554 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005518:	4b2b      	ldr	r3, [pc, #172]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f023 020f 	bic.w	r2, r3, #15
 8005520:	4929      	ldr	r1, [pc, #164]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	4313      	orrs	r3, r2
 8005526:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005528:	f7fd ff34 	bl	8003394 <HAL_GetTick>
 800552c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800552e:	e00a      	b.n	8005546 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005530:	f7fd ff30 	bl	8003394 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800553e:	4293      	cmp	r3, r2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e03b      	b.n	80055be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005546:	4b20      	ldr	r3, [pc, #128]	@ (80055c8 <HAL_RCC_ClockConfig+0x260>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 030f 	and.w	r3, r3, #15
 800554e:	683a      	ldr	r2, [r7, #0]
 8005550:	429a      	cmp	r2, r3
 8005552:	d1ed      	bne.n	8005530 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f003 0304 	and.w	r3, r3, #4
 800555c:	2b00      	cmp	r3, #0
 800555e:	d008      	beq.n	8005572 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005560:	4b1a      	ldr	r3, [pc, #104]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	4917      	ldr	r1, [pc, #92]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 800556e:	4313      	orrs	r3, r2
 8005570:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0308 	and.w	r3, r3, #8
 800557a:	2b00      	cmp	r3, #0
 800557c:	d009      	beq.n	8005592 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800557e:	4b13      	ldr	r3, [pc, #76]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	490f      	ldr	r1, [pc, #60]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 800558e:	4313      	orrs	r3, r2
 8005590:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005592:	f000 f825 	bl	80055e0 <HAL_RCC_GetSysClockFreq>
 8005596:	4602      	mov	r2, r0
 8005598:	4b0c      	ldr	r3, [pc, #48]	@ (80055cc <HAL_RCC_ClockConfig+0x264>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	091b      	lsrs	r3, r3, #4
 800559e:	f003 030f 	and.w	r3, r3, #15
 80055a2:	490c      	ldr	r1, [pc, #48]	@ (80055d4 <HAL_RCC_ClockConfig+0x26c>)
 80055a4:	5ccb      	ldrb	r3, [r1, r3]
 80055a6:	f003 031f 	and.w	r3, r3, #31
 80055aa:	fa22 f303 	lsr.w	r3, r2, r3
 80055ae:	4a0a      	ldr	r2, [pc, #40]	@ (80055d8 <HAL_RCC_ClockConfig+0x270>)
 80055b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80055b2:	4b0a      	ldr	r3, [pc, #40]	@ (80055dc <HAL_RCC_ClockConfig+0x274>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f7fd fea0 	bl	80032fc <HAL_InitTick>
 80055bc:	4603      	mov	r3, r0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
 80055c6:	bf00      	nop
 80055c8:	40022000 	.word	0x40022000
 80055cc:	40021000 	.word	0x40021000
 80055d0:	04c4b400 	.word	0x04c4b400
 80055d4:	0800f840 	.word	0x0800f840
 80055d8:	20000000 	.word	0x20000000
 80055dc:	20000004 	.word	0x20000004

080055e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80055e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f003 030c 	and.w	r3, r3, #12
 80055ee:	2b04      	cmp	r3, #4
 80055f0:	d102      	bne.n	80055f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80055f2:	4b2a      	ldr	r3, [pc, #168]	@ (800569c <HAL_RCC_GetSysClockFreq+0xbc>)
 80055f4:	613b      	str	r3, [r7, #16]
 80055f6:	e047      	b.n	8005688 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80055f8:	4b27      	ldr	r3, [pc, #156]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f003 030c 	and.w	r3, r3, #12
 8005600:	2b08      	cmp	r3, #8
 8005602:	d102      	bne.n	800560a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005604:	4b26      	ldr	r3, [pc, #152]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005606:	613b      	str	r3, [r7, #16]
 8005608:	e03e      	b.n	8005688 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800560a:	4b23      	ldr	r3, [pc, #140]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f003 030c 	and.w	r3, r3, #12
 8005612:	2b0c      	cmp	r3, #12
 8005614:	d136      	bne.n	8005684 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005616:	4b20      	ldr	r3, [pc, #128]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f003 0303 	and.w	r3, r3, #3
 800561e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005620:	4b1d      	ldr	r3, [pc, #116]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	091b      	lsrs	r3, r3, #4
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	3301      	adds	r3, #1
 800562c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2b03      	cmp	r3, #3
 8005632:	d10c      	bne.n	800564e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005634:	4a1a      	ldr	r2, [pc, #104]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	fbb2 f3f3 	udiv	r3, r2, r3
 800563c:	4a16      	ldr	r2, [pc, #88]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 800563e:	68d2      	ldr	r2, [r2, #12]
 8005640:	0a12      	lsrs	r2, r2, #8
 8005642:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005646:	fb02 f303 	mul.w	r3, r2, r3
 800564a:	617b      	str	r3, [r7, #20]
      break;
 800564c:	e00c      	b.n	8005668 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800564e:	4a13      	ldr	r2, [pc, #76]	@ (800569c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	fbb2 f3f3 	udiv	r3, r2, r3
 8005656:	4a10      	ldr	r2, [pc, #64]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005658:	68d2      	ldr	r2, [r2, #12]
 800565a:	0a12      	lsrs	r2, r2, #8
 800565c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005660:	fb02 f303 	mul.w	r3, r2, r3
 8005664:	617b      	str	r3, [r7, #20]
      break;
 8005666:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005668:	4b0b      	ldr	r3, [pc, #44]	@ (8005698 <HAL_RCC_GetSysClockFreq+0xb8>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	0e5b      	lsrs	r3, r3, #25
 800566e:	f003 0303 	and.w	r3, r3, #3
 8005672:	3301      	adds	r3, #1
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005680:	613b      	str	r3, [r7, #16]
 8005682:	e001      	b.n	8005688 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005688:	693b      	ldr	r3, [r7, #16]
}
 800568a:	4618      	mov	r0, r3
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000
 800569c:	00f42400 	.word	0x00f42400
 80056a0:	007a1200 	.word	0x007a1200

080056a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056a4:	b480      	push	{r7}
 80056a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056a8:	4b03      	ldr	r3, [pc, #12]	@ (80056b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056aa:	681b      	ldr	r3, [r3, #0]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20000000 	.word	0x20000000

080056bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80056c0:	f7ff fff0 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 80056c4:	4602      	mov	r2, r0
 80056c6:	4b06      	ldr	r3, [pc, #24]	@ (80056e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	4904      	ldr	r1, [pc, #16]	@ (80056e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80056d2:	5ccb      	ldrb	r3, [r1, r3]
 80056d4:	f003 031f 	and.w	r3, r3, #31
 80056d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056dc:	4618      	mov	r0, r3
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	40021000 	.word	0x40021000
 80056e4:	0800f850 	.word	0x0800f850

080056e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80056ec:	f7ff ffda 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 80056f0:	4602      	mov	r2, r0
 80056f2:	4b06      	ldr	r3, [pc, #24]	@ (800570c <HAL_RCC_GetPCLK2Freq+0x24>)
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	0adb      	lsrs	r3, r3, #11
 80056f8:	f003 0307 	and.w	r3, r3, #7
 80056fc:	4904      	ldr	r1, [pc, #16]	@ (8005710 <HAL_RCC_GetPCLK2Freq+0x28>)
 80056fe:	5ccb      	ldrb	r3, [r1, r3]
 8005700:	f003 031f 	and.w	r3, r3, #31
 8005704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005708:	4618      	mov	r0, r3
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40021000 	.word	0x40021000
 8005710:	0800f850 	.word	0x0800f850

08005714 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800571a:	4b1e      	ldr	r3, [pc, #120]	@ (8005794 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f003 0303 	and.w	r3, r3, #3
 8005722:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005724:	4b1b      	ldr	r3, [pc, #108]	@ (8005794 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	091b      	lsrs	r3, r3, #4
 800572a:	f003 030f 	and.w	r3, r3, #15
 800572e:	3301      	adds	r3, #1
 8005730:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	2b03      	cmp	r3, #3
 8005736:	d10c      	bne.n	8005752 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005738:	4a17      	ldr	r2, [pc, #92]	@ (8005798 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005740:	4a14      	ldr	r2, [pc, #80]	@ (8005794 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005742:	68d2      	ldr	r2, [r2, #12]
 8005744:	0a12      	lsrs	r2, r2, #8
 8005746:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800574a:	fb02 f303 	mul.w	r3, r2, r3
 800574e:	617b      	str	r3, [r7, #20]
    break;
 8005750:	e00c      	b.n	800576c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005752:	4a12      	ldr	r2, [pc, #72]	@ (800579c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	fbb2 f3f3 	udiv	r3, r2, r3
 800575a:	4a0e      	ldr	r2, [pc, #56]	@ (8005794 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800575c:	68d2      	ldr	r2, [r2, #12]
 800575e:	0a12      	lsrs	r2, r2, #8
 8005760:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005764:	fb02 f303 	mul.w	r3, r2, r3
 8005768:	617b      	str	r3, [r7, #20]
    break;
 800576a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800576c:	4b09      	ldr	r3, [pc, #36]	@ (8005794 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	0e5b      	lsrs	r3, r3, #25
 8005772:	f003 0303 	and.w	r3, r3, #3
 8005776:	3301      	adds	r3, #1
 8005778:	005b      	lsls	r3, r3, #1
 800577a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	fbb2 f3f3 	udiv	r3, r2, r3
 8005784:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005786:	687b      	ldr	r3, [r7, #4]
}
 8005788:	4618      	mov	r0, r3
 800578a:	371c      	adds	r7, #28
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr
 8005794:	40021000 	.word	0x40021000
 8005798:	007a1200 	.word	0x007a1200
 800579c:	00f42400 	.word	0x00f42400

080057a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80057a8:	2300      	movs	r3, #0
 80057aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80057ac:	2300      	movs	r3, #0
 80057ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 8098 	beq.w	80058ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057be:	2300      	movs	r3, #0
 80057c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057c2:	4b43      	ldr	r3, [pc, #268]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10d      	bne.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ce:	4b40      	ldr	r3, [pc, #256]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057d2:	4a3f      	ldr	r2, [pc, #252]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80057da:	4b3d      	ldr	r3, [pc, #244]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80057dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057e2:	60bb      	str	r3, [r7, #8]
 80057e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057e6:	2301      	movs	r3, #1
 80057e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057ea:	4b3a      	ldr	r3, [pc, #232]	@ (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a39      	ldr	r2, [pc, #228]	@ (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80057f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057f6:	f7fd fdcd 	bl	8003394 <HAL_GetTick>
 80057fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057fc:	e009      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057fe:	f7fd fdc9 	bl	8003394 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d902      	bls.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	74fb      	strb	r3, [r7, #19]
        break;
 8005810:	e005      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005812:	4b30      	ldr	r3, [pc, #192]	@ (80058d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0ef      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800581e:	7cfb      	ldrb	r3, [r7, #19]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d159      	bne.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005824:	4b2a      	ldr	r3, [pc, #168]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800582a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800582e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d01e      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	429a      	cmp	r2, r3
 800583e:	d019      	beq.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005840:	4b23      	ldr	r3, [pc, #140]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800584a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800584c:	4b20      	ldr	r3, [pc, #128]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005852:	4a1f      	ldr	r2, [pc, #124]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005854:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005858:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800585c:	4b1c      	ldr	r3, [pc, #112]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800585e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005862:	4a1b      	ldr	r2, [pc, #108]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005868:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800586c:	4a18      	ldr	r2, [pc, #96]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d016      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800587e:	f7fd fd89 	bl	8003394 <HAL_GetTick>
 8005882:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005884:	e00b      	b.n	800589e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005886:	f7fd fd85 	bl	8003394 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005894:	4293      	cmp	r3, r2
 8005896:	d902      	bls.n	800589e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	74fb      	strb	r3, [r7, #19]
            break;
 800589c:	e006      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800589e:	4b0c      	ldr	r3, [pc, #48]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0ec      	beq.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80058ac:	7cfb      	ldrb	r3, [r7, #19]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d10b      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058b2:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c0:	4903      	ldr	r1, [pc, #12]	@ (80058d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80058c8:	e008      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80058ca:	7cfb      	ldrb	r3, [r7, #19]
 80058cc:	74bb      	strb	r3, [r7, #18]
 80058ce:	e005      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80058d0:	40021000 	.word	0x40021000
 80058d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058d8:	7cfb      	ldrb	r3, [r7, #19]
 80058da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80058dc:	7c7b      	ldrb	r3, [r7, #17]
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d105      	bne.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058e2:	4ba6      	ldr	r3, [pc, #664]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058e6:	4aa5      	ldr	r2, [pc, #660]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00a      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058fa:	4ba0      	ldr	r3, [pc, #640]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80058fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005900:	f023 0203 	bic.w	r2, r3, #3
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	499c      	ldr	r1, [pc, #624]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800590a:	4313      	orrs	r3, r2
 800590c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0302 	and.w	r3, r3, #2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00a      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800591c:	4b97      	ldr	r3, [pc, #604]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800591e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005922:	f023 020c 	bic.w	r2, r3, #12
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	4994      	ldr	r1, [pc, #592]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800592c:	4313      	orrs	r3, r2
 800592e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0304 	and.w	r3, r3, #4
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800593e:	4b8f      	ldr	r3, [pc, #572]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005940:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005944:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	498b      	ldr	r1, [pc, #556]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800594e:	4313      	orrs	r3, r2
 8005950:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0308 	and.w	r3, r3, #8
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00a      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005960:	4b86      	ldr	r3, [pc, #536]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005962:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005966:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	4983      	ldr	r1, [pc, #524]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005970:	4313      	orrs	r3, r2
 8005972:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0320 	and.w	r3, r3, #32
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005982:	4b7e      	ldr	r3, [pc, #504]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005988:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	497a      	ldr	r1, [pc, #488]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005992:	4313      	orrs	r3, r2
 8005994:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d00a      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059a4:	4b75      	ldr	r3, [pc, #468]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	4972      	ldr	r1, [pc, #456]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059c6:	4b6d      	ldr	r3, [pc, #436]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	69db      	ldr	r3, [r3, #28]
 80059d4:	4969      	ldr	r1, [pc, #420]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d00a      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059e8:	4b64      	ldr	r3, [pc, #400]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059ee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	4961      	ldr	r1, [pc, #388]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80059f8:	4313      	orrs	r3, r2
 80059fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00a      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a0a:	4b5c      	ldr	r3, [pc, #368]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a10:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a18:	4958      	ldr	r1, [pc, #352]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d015      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005a2c:	4b53      	ldr	r3, [pc, #332]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a32:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3a:	4950      	ldr	r1, [pc, #320]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a4a:	d105      	bne.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a4c:	4b4b      	ldr	r3, [pc, #300]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	4a4a      	ldr	r2, [pc, #296]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a56:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d015      	beq.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005a64:	4b45      	ldr	r3, [pc, #276]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a6a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a72:	4942      	ldr	r1, [pc, #264]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a74:	4313      	orrs	r3, r2
 8005a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a82:	d105      	bne.n	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a84:	4b3d      	ldr	r3, [pc, #244]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	4a3c      	ldr	r2, [pc, #240]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a8e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d015      	beq.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005a9c:	4b37      	ldr	r3, [pc, #220]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aaa:	4934      	ldr	r1, [pc, #208]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005aac:	4313      	orrs	r3, r2
 8005aae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005aba:	d105      	bne.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005abc:	4b2f      	ldr	r3, [pc, #188]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	4a2e      	ldr	r2, [pc, #184]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ac2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ac6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d015      	beq.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ad4:	4b29      	ldr	r3, [pc, #164]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ada:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae2:	4926      	ldr	r1, [pc, #152]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005af2:	d105      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005af4:	4b21      	ldr	r3, [pc, #132]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	4a20      	ldr	r2, [pc, #128]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005afa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005afe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d015      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b12:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b1a:	4918      	ldr	r1, [pc, #96]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b2a:	d105      	bne.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b2c:	4b13      	ldr	r3, [pc, #76]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	4a12      	ldr	r2, [pc, #72]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b36:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d015      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005b44:	4b0d      	ldr	r3, [pc, #52]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b4a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b52:	490a      	ldr	r1, [pc, #40]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b54:	4313      	orrs	r3, r2
 8005b56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b62:	d105      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005b64:	4b05      	ldr	r3, [pc, #20]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	4a04      	ldr	r2, [pc, #16]	@ (8005b7c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005b6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b6e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005b70:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3718      	adds	r7, #24
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	40021000 	.word	0x40021000

08005b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b082      	sub	sp, #8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d101      	bne.n	8005b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e049      	b.n	8005c26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d106      	bne.n	8005bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f7fc ff8e 	bl	8002ac8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2202      	movs	r2, #2
 8005bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	3304      	adds	r3, #4
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	4610      	mov	r0, r2
 8005bc0:	f000 fdb2 	bl	8006728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}

08005c2e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b082      	sub	sp, #8
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e049      	b.n	8005cd4 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d106      	bne.n	8005c5a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 f841 	bl	8005cdc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	4610      	mov	r0, r2
 8005c6e:	f000 fd5b 	bl	8006728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3708      	adds	r7, #8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e049      	b.n	8005d96 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d106      	bne.n	8005d1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fc feb6 	bl	8002a88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	3304      	adds	r3, #4
 8005d2c:	4619      	mov	r1, r3
 8005d2e:	4610      	mov	r0, r2
 8005d30:	f000 fcfa 	bl	8006728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2201      	movs	r2, #1
 8005d38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3708      	adds	r7, #8
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
	...

08005da0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d109      	bne.n	8005dc4 <HAL_TIM_PWM_Start+0x24>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005db6:	b2db      	uxtb	r3, r3
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	bf14      	ite	ne
 8005dbc:	2301      	movne	r3, #1
 8005dbe:	2300      	moveq	r3, #0
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	e03c      	b.n	8005e3e <HAL_TIM_PWM_Start+0x9e>
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	2b04      	cmp	r3, #4
 8005dc8:	d109      	bne.n	8005dde <HAL_TIM_PWM_Start+0x3e>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	bf14      	ite	ne
 8005dd6:	2301      	movne	r3, #1
 8005dd8:	2300      	moveq	r3, #0
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	e02f      	b.n	8005e3e <HAL_TIM_PWM_Start+0x9e>
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	2b08      	cmp	r3, #8
 8005de2:	d109      	bne.n	8005df8 <HAL_TIM_PWM_Start+0x58>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	bf14      	ite	ne
 8005df0:	2301      	movne	r3, #1
 8005df2:	2300      	moveq	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	e022      	b.n	8005e3e <HAL_TIM_PWM_Start+0x9e>
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	2b0c      	cmp	r3, #12
 8005dfc:	d109      	bne.n	8005e12 <HAL_TIM_PWM_Start+0x72>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	bf14      	ite	ne
 8005e0a:	2301      	movne	r3, #1
 8005e0c:	2300      	moveq	r3, #0
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	e015      	b.n	8005e3e <HAL_TIM_PWM_Start+0x9e>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b10      	cmp	r3, #16
 8005e16:	d109      	bne.n	8005e2c <HAL_TIM_PWM_Start+0x8c>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	bf14      	ite	ne
 8005e24:	2301      	movne	r3, #1
 8005e26:	2300      	moveq	r3, #0
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	e008      	b.n	8005e3e <HAL_TIM_PWM_Start+0x9e>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	bf14      	ite	ne
 8005e38:	2301      	movne	r3, #1
 8005e3a:	2300      	moveq	r3, #0
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d001      	beq.n	8005e46 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e097      	b.n	8005f76 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d104      	bne.n	8005e56 <HAL_TIM_PWM_Start+0xb6>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e54:	e023      	b.n	8005e9e <HAL_TIM_PWM_Start+0xfe>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d104      	bne.n	8005e66 <HAL_TIM_PWM_Start+0xc6>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e64:	e01b      	b.n	8005e9e <HAL_TIM_PWM_Start+0xfe>
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b08      	cmp	r3, #8
 8005e6a:	d104      	bne.n	8005e76 <HAL_TIM_PWM_Start+0xd6>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e74:	e013      	b.n	8005e9e <HAL_TIM_PWM_Start+0xfe>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b0c      	cmp	r3, #12
 8005e7a:	d104      	bne.n	8005e86 <HAL_TIM_PWM_Start+0xe6>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e84:	e00b      	b.n	8005e9e <HAL_TIM_PWM_Start+0xfe>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b10      	cmp	r3, #16
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_PWM_Start+0xf6>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e94:	e003      	b.n	8005e9e <HAL_TIM_PWM_Start+0xfe>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2202      	movs	r2, #2
 8005e9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	6839      	ldr	r1, [r7, #0]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f001 f86c 	bl	8006f84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a33      	ldr	r2, [pc, #204]	@ (8005f80 <HAL_TIM_PWM_Start+0x1e0>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d013      	beq.n	8005ede <HAL_TIM_PWM_Start+0x13e>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a32      	ldr	r2, [pc, #200]	@ (8005f84 <HAL_TIM_PWM_Start+0x1e4>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d00e      	beq.n	8005ede <HAL_TIM_PWM_Start+0x13e>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a30      	ldr	r2, [pc, #192]	@ (8005f88 <HAL_TIM_PWM_Start+0x1e8>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d009      	beq.n	8005ede <HAL_TIM_PWM_Start+0x13e>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a2f      	ldr	r2, [pc, #188]	@ (8005f8c <HAL_TIM_PWM_Start+0x1ec>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d004      	beq.n	8005ede <HAL_TIM_PWM_Start+0x13e>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a2d      	ldr	r2, [pc, #180]	@ (8005f90 <HAL_TIM_PWM_Start+0x1f0>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d101      	bne.n	8005ee2 <HAL_TIM_PWM_Start+0x142>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e000      	b.n	8005ee4 <HAL_TIM_PWM_Start+0x144>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d007      	beq.n	8005ef8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ef6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a20      	ldr	r2, [pc, #128]	@ (8005f80 <HAL_TIM_PWM_Start+0x1e0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d018      	beq.n	8005f34 <HAL_TIM_PWM_Start+0x194>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f0a:	d013      	beq.n	8005f34 <HAL_TIM_PWM_Start+0x194>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a20      	ldr	r2, [pc, #128]	@ (8005f94 <HAL_TIM_PWM_Start+0x1f4>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00e      	beq.n	8005f34 <HAL_TIM_PWM_Start+0x194>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005f98 <HAL_TIM_PWM_Start+0x1f8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d009      	beq.n	8005f34 <HAL_TIM_PWM_Start+0x194>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a17      	ldr	r2, [pc, #92]	@ (8005f84 <HAL_TIM_PWM_Start+0x1e4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d004      	beq.n	8005f34 <HAL_TIM_PWM_Start+0x194>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a16      	ldr	r2, [pc, #88]	@ (8005f88 <HAL_TIM_PWM_Start+0x1e8>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d115      	bne.n	8005f60 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	689a      	ldr	r2, [r3, #8]
 8005f3a:	4b18      	ldr	r3, [pc, #96]	@ (8005f9c <HAL_TIM_PWM_Start+0x1fc>)
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b06      	cmp	r3, #6
 8005f44:	d015      	beq.n	8005f72 <HAL_TIM_PWM_Start+0x1d2>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f4c:	d011      	beq.n	8005f72 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f042 0201 	orr.w	r2, r2, #1
 8005f5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f5e:	e008      	b.n	8005f72 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f042 0201 	orr.w	r2, r2, #1
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	e000      	b.n	8005f74 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f72:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	40012c00 	.word	0x40012c00
 8005f84:	40013400 	.word	0x40013400
 8005f88:	40014000 	.word	0x40014000
 8005f8c:	40014400 	.word	0x40014400
 8005f90:	40014800 	.word	0x40014800
 8005f94:	40000400 	.word	0x40000400
 8005f98:	40000800 	.word	0x40000800
 8005f9c:	00010007 	.word	0x00010007

08005fa0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	6839      	ldr	r1, [r7, #0]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 ffe6 	bl	8006f84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a3e      	ldr	r2, [pc, #248]	@ (80060b8 <HAL_TIM_PWM_Stop+0x118>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d013      	beq.n	8005fea <HAL_TIM_PWM_Stop+0x4a>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a3d      	ldr	r2, [pc, #244]	@ (80060bc <HAL_TIM_PWM_Stop+0x11c>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d00e      	beq.n	8005fea <HAL_TIM_PWM_Stop+0x4a>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a3b      	ldr	r2, [pc, #236]	@ (80060c0 <HAL_TIM_PWM_Stop+0x120>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d009      	beq.n	8005fea <HAL_TIM_PWM_Stop+0x4a>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a3a      	ldr	r2, [pc, #232]	@ (80060c4 <HAL_TIM_PWM_Stop+0x124>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d004      	beq.n	8005fea <HAL_TIM_PWM_Stop+0x4a>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a38      	ldr	r2, [pc, #224]	@ (80060c8 <HAL_TIM_PWM_Stop+0x128>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d101      	bne.n	8005fee <HAL_TIM_PWM_Stop+0x4e>
 8005fea:	2301      	movs	r3, #1
 8005fec:	e000      	b.n	8005ff0 <HAL_TIM_PWM_Stop+0x50>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d017      	beq.n	8006024 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6a1a      	ldr	r2, [r3, #32]
 8005ffa:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005ffe:	4013      	ands	r3, r2
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10f      	bne.n	8006024 <HAL_TIM_PWM_Stop+0x84>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6a1a      	ldr	r2, [r3, #32]
 800600a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800600e:	4013      	ands	r3, r2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d107      	bne.n	8006024 <HAL_TIM_PWM_Stop+0x84>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006022:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	6a1a      	ldr	r2, [r3, #32]
 800602a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800602e:	4013      	ands	r3, r2
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10f      	bne.n	8006054 <HAL_TIM_PWM_Stop+0xb4>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6a1a      	ldr	r2, [r3, #32]
 800603a:	f244 4344 	movw	r3, #17476	@ 0x4444
 800603e:	4013      	ands	r3, r2
 8006040:	2b00      	cmp	r3, #0
 8006042:	d107      	bne.n	8006054 <HAL_TIM_PWM_Stop+0xb4>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 0201 	bic.w	r2, r2, #1
 8006052:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d104      	bne.n	8006064 <HAL_TIM_PWM_Stop+0xc4>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006062:	e023      	b.n	80060ac <HAL_TIM_PWM_Stop+0x10c>
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	2b04      	cmp	r3, #4
 8006068:	d104      	bne.n	8006074 <HAL_TIM_PWM_Stop+0xd4>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2201      	movs	r2, #1
 800606e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006072:	e01b      	b.n	80060ac <HAL_TIM_PWM_Stop+0x10c>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	2b08      	cmp	r3, #8
 8006078:	d104      	bne.n	8006084 <HAL_TIM_PWM_Stop+0xe4>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006082:	e013      	b.n	80060ac <HAL_TIM_PWM_Stop+0x10c>
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b0c      	cmp	r3, #12
 8006088:	d104      	bne.n	8006094 <HAL_TIM_PWM_Stop+0xf4>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006092:	e00b      	b.n	80060ac <HAL_TIM_PWM_Stop+0x10c>
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	2b10      	cmp	r3, #16
 8006098:	d104      	bne.n	80060a4 <HAL_TIM_PWM_Stop+0x104>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80060a2:	e003      	b.n	80060ac <HAL_TIM_PWM_Stop+0x10c>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3708      	adds	r7, #8
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
 80060b6:	bf00      	nop
 80060b8:	40012c00 	.word	0x40012c00
 80060bc:	40013400 	.word	0x40013400
 80060c0:	40014000 	.word	0x40014000
 80060c4:	40014400 	.word	0x40014400
 80060c8:	40014800 	.word	0x40014800

080060cc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e097      	b.n	8006210 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d106      	bne.n	80060fa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f7fc fd05 	bl	8002b04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2202      	movs	r2, #2
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	687a      	ldr	r2, [r7, #4]
 800610a:	6812      	ldr	r2, [r2, #0]
 800610c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8006110:	f023 0307 	bic.w	r3, r3, #7
 8006114:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	3304      	adds	r3, #4
 800611e:	4619      	mov	r1, r3
 8006120:	4610      	mov	r0, r2
 8006122:	f000 fb01 	bl	8006728 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6a1b      	ldr	r3, [r3, #32]
 800613c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	4313      	orrs	r3, r2
 8006146:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800614e:	f023 0303 	bic.w	r3, r3, #3
 8006152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	689a      	ldr	r2, [r3, #8]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	699b      	ldr	r3, [r3, #24]
 800615c:	021b      	lsls	r3, r3, #8
 800615e:	4313      	orrs	r3, r2
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	4313      	orrs	r3, r2
 8006164:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800616c:	f023 030c 	bic.w	r3, r3, #12
 8006170:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006178:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800617c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	68da      	ldr	r2, [r3, #12]
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	021b      	lsls	r3, r3, #8
 8006188:	4313      	orrs	r3, r2
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	4313      	orrs	r3, r2
 800618e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	011a      	lsls	r2, r3, #4
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	6a1b      	ldr	r3, [r3, #32]
 800619a:	031b      	lsls	r3, r3, #12
 800619c:	4313      	orrs	r3, r2
 800619e:	693a      	ldr	r2, [r7, #16]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80061aa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80061b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	685a      	ldr	r2, [r3, #4]
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	011b      	lsls	r3, r3, #4
 80061be:	4313      	orrs	r3, r2
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006224:	2300      	movs	r3, #0
 8006226:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800622e:	2b01      	cmp	r3, #1
 8006230:	d101      	bne.n	8006236 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006232:	2302      	movs	r3, #2
 8006234:	e066      	b.n	8006304 <HAL_TIM_OC_ConfigChannel+0xec>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2201      	movs	r2, #1
 800623a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b14      	cmp	r3, #20
 8006242:	d857      	bhi.n	80062f4 <HAL_TIM_OC_ConfigChannel+0xdc>
 8006244:	a201      	add	r2, pc, #4	@ (adr r2, 800624c <HAL_TIM_OC_ConfigChannel+0x34>)
 8006246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800624a:	bf00      	nop
 800624c:	080062a1 	.word	0x080062a1
 8006250:	080062f5 	.word	0x080062f5
 8006254:	080062f5 	.word	0x080062f5
 8006258:	080062f5 	.word	0x080062f5
 800625c:	080062af 	.word	0x080062af
 8006260:	080062f5 	.word	0x080062f5
 8006264:	080062f5 	.word	0x080062f5
 8006268:	080062f5 	.word	0x080062f5
 800626c:	080062bd 	.word	0x080062bd
 8006270:	080062f5 	.word	0x080062f5
 8006274:	080062f5 	.word	0x080062f5
 8006278:	080062f5 	.word	0x080062f5
 800627c:	080062cb 	.word	0x080062cb
 8006280:	080062f5 	.word	0x080062f5
 8006284:	080062f5 	.word	0x080062f5
 8006288:	080062f5 	.word	0x080062f5
 800628c:	080062d9 	.word	0x080062d9
 8006290:	080062f5 	.word	0x080062f5
 8006294:	080062f5 	.word	0x080062f5
 8006298:	080062f5 	.word	0x080062f5
 800629c:	080062e7 	.word	0x080062e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68b9      	ldr	r1, [r7, #8]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fada 	bl	8006860 <TIM_OC1_SetConfig>
      break;
 80062ac:	e025      	b.n	80062fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 fb63 	bl	8006980 <TIM_OC2_SetConfig>
      break;
 80062ba:	e01e      	b.n	80062fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68b9      	ldr	r1, [r7, #8]
 80062c2:	4618      	mov	r0, r3
 80062c4:	f000 fbe6 	bl	8006a94 <TIM_OC3_SetConfig>
      break;
 80062c8:	e017      	b.n	80062fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68b9      	ldr	r1, [r7, #8]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f000 fc67 	bl	8006ba4 <TIM_OC4_SetConfig>
      break;
 80062d6:	e010      	b.n	80062fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 fcea 	bl	8006cb8 <TIM_OC5_SetConfig>
      break;
 80062e4:	e009      	b.n	80062fa <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68b9      	ldr	r1, [r7, #8]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 fd47 	bl	8006d80 <TIM_OC6_SetConfig>
      break;
 80062f2:	e002      	b.n	80062fa <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	75fb      	strb	r3, [r7, #23]
      break;
 80062f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006302:	7dfb      	ldrb	r3, [r7, #23]
}
 8006304:	4618      	mov	r0, r3
 8006306:	3718      	adds	r7, #24
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b086      	sub	sp, #24
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006318:	2300      	movs	r3, #0
 800631a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006322:	2b01      	cmp	r3, #1
 8006324:	d101      	bne.n	800632a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006326:	2302      	movs	r3, #2
 8006328:	e0ff      	b.n	800652a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2b14      	cmp	r3, #20
 8006336:	f200 80f0 	bhi.w	800651a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800633a:	a201      	add	r2, pc, #4	@ (adr r2, 8006340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800633c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006340:	08006395 	.word	0x08006395
 8006344:	0800651b 	.word	0x0800651b
 8006348:	0800651b 	.word	0x0800651b
 800634c:	0800651b 	.word	0x0800651b
 8006350:	080063d5 	.word	0x080063d5
 8006354:	0800651b 	.word	0x0800651b
 8006358:	0800651b 	.word	0x0800651b
 800635c:	0800651b 	.word	0x0800651b
 8006360:	08006417 	.word	0x08006417
 8006364:	0800651b 	.word	0x0800651b
 8006368:	0800651b 	.word	0x0800651b
 800636c:	0800651b 	.word	0x0800651b
 8006370:	08006457 	.word	0x08006457
 8006374:	0800651b 	.word	0x0800651b
 8006378:	0800651b 	.word	0x0800651b
 800637c:	0800651b 	.word	0x0800651b
 8006380:	08006499 	.word	0x08006499
 8006384:	0800651b 	.word	0x0800651b
 8006388:	0800651b 	.word	0x0800651b
 800638c:	0800651b 	.word	0x0800651b
 8006390:	080064d9 	.word	0x080064d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68b9      	ldr	r1, [r7, #8]
 800639a:	4618      	mov	r0, r3
 800639c:	f000 fa60 	bl	8006860 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699a      	ldr	r2, [r3, #24]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f042 0208 	orr.w	r2, r2, #8
 80063ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	699a      	ldr	r2, [r3, #24]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f022 0204 	bic.w	r2, r2, #4
 80063be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	6999      	ldr	r1, [r3, #24]
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	691a      	ldr	r2, [r3, #16]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	619a      	str	r2, [r3, #24]
      break;
 80063d2:	e0a5      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68b9      	ldr	r1, [r7, #8]
 80063da:	4618      	mov	r0, r3
 80063dc:	f000 fad0 	bl	8006980 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699a      	ldr	r2, [r3, #24]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	699a      	ldr	r2, [r3, #24]
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6999      	ldr	r1, [r3, #24]
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	021a      	lsls	r2, r3, #8
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	619a      	str	r2, [r3, #24]
      break;
 8006414:	e084      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68b9      	ldr	r1, [r7, #8]
 800641c:	4618      	mov	r0, r3
 800641e:	f000 fb39 	bl	8006a94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	69da      	ldr	r2, [r3, #28]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f042 0208 	orr.w	r2, r2, #8
 8006430:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	69da      	ldr	r2, [r3, #28]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f022 0204 	bic.w	r2, r2, #4
 8006440:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	69d9      	ldr	r1, [r3, #28]
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	691a      	ldr	r2, [r3, #16]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	430a      	orrs	r2, r1
 8006452:	61da      	str	r2, [r3, #28]
      break;
 8006454:	e064      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68b9      	ldr	r1, [r7, #8]
 800645c:	4618      	mov	r0, r3
 800645e:	f000 fba1 	bl	8006ba4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	69da      	ldr	r2, [r3, #28]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006470:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	69da      	ldr	r2, [r3, #28]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006480:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	69d9      	ldr	r1, [r3, #28]
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	021a      	lsls	r2, r3, #8
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	430a      	orrs	r2, r1
 8006494:	61da      	str	r2, [r3, #28]
      break;
 8006496:	e043      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 fc0a 	bl	8006cb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f042 0208 	orr.w	r2, r2, #8
 80064b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f022 0204 	bic.w	r2, r2, #4
 80064c2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	691a      	ldr	r2, [r3, #16]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	430a      	orrs	r2, r1
 80064d4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80064d6:	e023      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68b9      	ldr	r1, [r7, #8]
 80064de:	4618      	mov	r0, r3
 80064e0:	f000 fc4e 	bl	8006d80 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064f2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006502:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	021a      	lsls	r2, r3, #8
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	430a      	orrs	r2, r1
 8006516:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006518:	e002      	b.n	8006520 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	75fb      	strb	r3, [r7, #23]
      break;
 800651e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006528:	7dfb      	ldrb	r3, [r7, #23]
}
 800652a:	4618      	mov	r0, r3
 800652c:	3718      	adds	r7, #24
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop

08006534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006548:	2b01      	cmp	r3, #1
 800654a:	d101      	bne.n	8006550 <HAL_TIM_ConfigClockSource+0x1c>
 800654c:	2302      	movs	r3, #2
 800654e:	e0de      	b.n	800670e <HAL_TIM_ConfigClockSource+0x1da>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2202      	movs	r2, #2
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800656e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006572:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800657a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a63      	ldr	r2, [pc, #396]	@ (8006718 <HAL_TIM_ConfigClockSource+0x1e4>)
 800658a:	4293      	cmp	r3, r2
 800658c:	f000 80a9 	beq.w	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006590:	4a61      	ldr	r2, [pc, #388]	@ (8006718 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006592:	4293      	cmp	r3, r2
 8006594:	f200 80ae 	bhi.w	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006598:	4a60      	ldr	r2, [pc, #384]	@ (800671c <HAL_TIM_ConfigClockSource+0x1e8>)
 800659a:	4293      	cmp	r3, r2
 800659c:	f000 80a1 	beq.w	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80065a0:	4a5e      	ldr	r2, [pc, #376]	@ (800671c <HAL_TIM_ConfigClockSource+0x1e8>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	f200 80a6 	bhi.w	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065a8:	4a5d      	ldr	r2, [pc, #372]	@ (8006720 <HAL_TIM_ConfigClockSource+0x1ec>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	f000 8099 	beq.w	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80065b0:	4a5b      	ldr	r2, [pc, #364]	@ (8006720 <HAL_TIM_ConfigClockSource+0x1ec>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	f200 809e 	bhi.w	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065b8:	4a5a      	ldr	r2, [pc, #360]	@ (8006724 <HAL_TIM_ConfigClockSource+0x1f0>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	f000 8091 	beq.w	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80065c0:	4a58      	ldr	r2, [pc, #352]	@ (8006724 <HAL_TIM_ConfigClockSource+0x1f0>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	f200 8096 	bhi.w	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065c8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065cc:	f000 8089 	beq.w	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 80065d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80065d4:	f200 808e 	bhi.w	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065dc:	d03e      	beq.n	800665c <HAL_TIM_ConfigClockSource+0x128>
 80065de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80065e2:	f200 8087 	bhi.w	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ea:	f000 8086 	beq.w	80066fa <HAL_TIM_ConfigClockSource+0x1c6>
 80065ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f2:	d87f      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065f4:	2b70      	cmp	r3, #112	@ 0x70
 80065f6:	d01a      	beq.n	800662e <HAL_TIM_ConfigClockSource+0xfa>
 80065f8:	2b70      	cmp	r3, #112	@ 0x70
 80065fa:	d87b      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 80065fc:	2b60      	cmp	r3, #96	@ 0x60
 80065fe:	d050      	beq.n	80066a2 <HAL_TIM_ConfigClockSource+0x16e>
 8006600:	2b60      	cmp	r3, #96	@ 0x60
 8006602:	d877      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006604:	2b50      	cmp	r3, #80	@ 0x50
 8006606:	d03c      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0x14e>
 8006608:	2b50      	cmp	r3, #80	@ 0x50
 800660a:	d873      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 800660c:	2b40      	cmp	r3, #64	@ 0x40
 800660e:	d058      	beq.n	80066c2 <HAL_TIM_ConfigClockSource+0x18e>
 8006610:	2b40      	cmp	r3, #64	@ 0x40
 8006612:	d86f      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006614:	2b30      	cmp	r3, #48	@ 0x30
 8006616:	d064      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006618:	2b30      	cmp	r3, #48	@ 0x30
 800661a:	d86b      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 800661c:	2b20      	cmp	r3, #32
 800661e:	d060      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006620:	2b20      	cmp	r3, #32
 8006622:	d867      	bhi.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
 8006624:	2b00      	cmp	r3, #0
 8006626:	d05c      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 8006628:	2b10      	cmp	r3, #16
 800662a:	d05a      	beq.n	80066e2 <HAL_TIM_ConfigClockSource+0x1ae>
 800662c:	e062      	b.n	80066f4 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800663e:	f000 fc81 	bl	8006f44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006650:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68ba      	ldr	r2, [r7, #8]
 8006658:	609a      	str	r2, [r3, #8]
      break;
 800665a:	e04f      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800666c:	f000 fc6a 	bl	8006f44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	689a      	ldr	r2, [r3, #8]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800667e:	609a      	str	r2, [r3, #8]
      break;
 8006680:	e03c      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800668e:	461a      	mov	r2, r3
 8006690:	f000 fbdc 	bl	8006e4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2150      	movs	r1, #80	@ 0x50
 800669a:	4618      	mov	r0, r3
 800669c:	f000 fc35 	bl	8006f0a <TIM_ITRx_SetConfig>
      break;
 80066a0:	e02c      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066ae:	461a      	mov	r2, r3
 80066b0:	f000 fbfb 	bl	8006eaa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2160      	movs	r1, #96	@ 0x60
 80066ba:	4618      	mov	r0, r3
 80066bc:	f000 fc25 	bl	8006f0a <TIM_ITRx_SetConfig>
      break;
 80066c0:	e01c      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066ce:	461a      	mov	r2, r3
 80066d0:	f000 fbbc 	bl	8006e4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2140      	movs	r1, #64	@ 0x40
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 fc15 	bl	8006f0a <TIM_ITRx_SetConfig>
      break;
 80066e0:	e00c      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4619      	mov	r1, r3
 80066ec:	4610      	mov	r0, r2
 80066ee:	f000 fc0c 	bl	8006f0a <TIM_ITRx_SetConfig>
      break;
 80066f2:	e003      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	73fb      	strb	r3, [r7, #15]
      break;
 80066f8:	e000      	b.n	80066fc <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80066fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2201      	movs	r2, #1
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800670c:	7bfb      	ldrb	r3, [r7, #15]
}
 800670e:	4618      	mov	r0, r3
 8006710:	3710      	adds	r7, #16
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
 8006716:	bf00      	nop
 8006718:	00100070 	.word	0x00100070
 800671c:	00100040 	.word	0x00100040
 8006720:	00100030 	.word	0x00100030
 8006724:	00100020 	.word	0x00100020

08006728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a42      	ldr	r2, [pc, #264]	@ (8006844 <TIM_Base_SetConfig+0x11c>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d00f      	beq.n	8006760 <TIM_Base_SetConfig+0x38>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006746:	d00b      	beq.n	8006760 <TIM_Base_SetConfig+0x38>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a3f      	ldr	r2, [pc, #252]	@ (8006848 <TIM_Base_SetConfig+0x120>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d007      	beq.n	8006760 <TIM_Base_SetConfig+0x38>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a3e      	ldr	r2, [pc, #248]	@ (800684c <TIM_Base_SetConfig+0x124>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d003      	beq.n	8006760 <TIM_Base_SetConfig+0x38>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a3d      	ldr	r2, [pc, #244]	@ (8006850 <TIM_Base_SetConfig+0x128>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d108      	bne.n	8006772 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006766:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	4313      	orrs	r3, r2
 8006770:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a33      	ldr	r2, [pc, #204]	@ (8006844 <TIM_Base_SetConfig+0x11c>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d01b      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006780:	d017      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a30      	ldr	r2, [pc, #192]	@ (8006848 <TIM_Base_SetConfig+0x120>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d013      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a2f      	ldr	r2, [pc, #188]	@ (800684c <TIM_Base_SetConfig+0x124>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d00f      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a2e      	ldr	r2, [pc, #184]	@ (8006850 <TIM_Base_SetConfig+0x128>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d00b      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a2d      	ldr	r2, [pc, #180]	@ (8006854 <TIM_Base_SetConfig+0x12c>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d007      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006858 <TIM_Base_SetConfig+0x130>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d003      	beq.n	80067b2 <TIM_Base_SetConfig+0x8a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a2b      	ldr	r2, [pc, #172]	@ (800685c <TIM_Base_SetConfig+0x134>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d108      	bne.n	80067c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689a      	ldr	r2, [r3, #8]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a16      	ldr	r2, [pc, #88]	@ (8006844 <TIM_Base_SetConfig+0x11c>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d00f      	beq.n	8006810 <TIM_Base_SetConfig+0xe8>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a17      	ldr	r2, [pc, #92]	@ (8006850 <TIM_Base_SetConfig+0x128>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d00b      	beq.n	8006810 <TIM_Base_SetConfig+0xe8>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a16      	ldr	r2, [pc, #88]	@ (8006854 <TIM_Base_SetConfig+0x12c>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d007      	beq.n	8006810 <TIM_Base_SetConfig+0xe8>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a15      	ldr	r2, [pc, #84]	@ (8006858 <TIM_Base_SetConfig+0x130>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d003      	beq.n	8006810 <TIM_Base_SetConfig+0xe8>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a14      	ldr	r2, [pc, #80]	@ (800685c <TIM_Base_SetConfig+0x134>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d103      	bne.n	8006818 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	691a      	ldr	r2, [r3, #16]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b01      	cmp	r3, #1
 8006828:	d105      	bne.n	8006836 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f023 0201 	bic.w	r2, r3, #1
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	611a      	str	r2, [r3, #16]
  }
}
 8006836:	bf00      	nop
 8006838:	3714      	adds	r7, #20
 800683a:	46bd      	mov	sp, r7
 800683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	40012c00 	.word	0x40012c00
 8006848:	40000400 	.word	0x40000400
 800684c:	40000800 	.word	0x40000800
 8006850:	40013400 	.word	0x40013400
 8006854:	40014000 	.word	0x40014000
 8006858:	40014400 	.word	0x40014400
 800685c:	40014800 	.word	0x40014800

08006860 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006860:	b480      	push	{r7}
 8006862:	b087      	sub	sp, #28
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a1b      	ldr	r3, [r3, #32]
 8006874:	f023 0201 	bic.w	r2, r3, #1
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800688e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f023 0303 	bic.w	r3, r3, #3
 800689a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068a6:	697b      	ldr	r3, [r7, #20]
 80068a8:	f023 0302 	bic.w	r3, r3, #2
 80068ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	697a      	ldr	r2, [r7, #20]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a2c      	ldr	r2, [pc, #176]	@ (800696c <TIM_OC1_SetConfig+0x10c>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d00f      	beq.n	80068e0 <TIM_OC1_SetConfig+0x80>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a2b      	ldr	r2, [pc, #172]	@ (8006970 <TIM_OC1_SetConfig+0x110>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d00b      	beq.n	80068e0 <TIM_OC1_SetConfig+0x80>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a2a      	ldr	r2, [pc, #168]	@ (8006974 <TIM_OC1_SetConfig+0x114>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d007      	beq.n	80068e0 <TIM_OC1_SetConfig+0x80>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a29      	ldr	r2, [pc, #164]	@ (8006978 <TIM_OC1_SetConfig+0x118>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d003      	beq.n	80068e0 <TIM_OC1_SetConfig+0x80>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a28      	ldr	r2, [pc, #160]	@ (800697c <TIM_OC1_SetConfig+0x11c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d10c      	bne.n	80068fa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f023 0308 	bic.w	r3, r3, #8
 80068e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	697a      	ldr	r2, [r7, #20]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f023 0304 	bic.w	r3, r3, #4
 80068f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a1b      	ldr	r2, [pc, #108]	@ (800696c <TIM_OC1_SetConfig+0x10c>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d00f      	beq.n	8006922 <TIM_OC1_SetConfig+0xc2>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a1a      	ldr	r2, [pc, #104]	@ (8006970 <TIM_OC1_SetConfig+0x110>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d00b      	beq.n	8006922 <TIM_OC1_SetConfig+0xc2>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a19      	ldr	r2, [pc, #100]	@ (8006974 <TIM_OC1_SetConfig+0x114>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d007      	beq.n	8006922 <TIM_OC1_SetConfig+0xc2>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a18      	ldr	r2, [pc, #96]	@ (8006978 <TIM_OC1_SetConfig+0x118>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d003      	beq.n	8006922 <TIM_OC1_SetConfig+0xc2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a17      	ldr	r2, [pc, #92]	@ (800697c <TIM_OC1_SetConfig+0x11c>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d111      	bne.n	8006946 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006928:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006930:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	695b      	ldr	r3, [r3, #20]
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	4313      	orrs	r3, r2
 800693a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	4313      	orrs	r3, r2
 8006944:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	693a      	ldr	r2, [r7, #16]
 800694a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	685a      	ldr	r2, [r3, #4]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	697a      	ldr	r2, [r7, #20]
 800695e:	621a      	str	r2, [r3, #32]
}
 8006960:	bf00      	nop
 8006962:	371c      	adds	r7, #28
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr
 800696c:	40012c00 	.word	0x40012c00
 8006970:	40013400 	.word	0x40013400
 8006974:	40014000 	.word	0x40014000
 8006978:	40014400 	.word	0x40014400
 800697c:	40014800 	.word	0x40014800

08006980 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006980:	b480      	push	{r7}
 8006982:	b087      	sub	sp, #28
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a1b      	ldr	r3, [r3, #32]
 8006994:	f023 0210 	bic.w	r2, r3, #16
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	021b      	lsls	r3, r3, #8
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f023 0320 	bic.w	r3, r3, #32
 80069ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	011b      	lsls	r3, r3, #4
 80069d6:	697a      	ldr	r2, [r7, #20]
 80069d8:	4313      	orrs	r3, r2
 80069da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	4a28      	ldr	r2, [pc, #160]	@ (8006a80 <TIM_OC2_SetConfig+0x100>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d003      	beq.n	80069ec <TIM_OC2_SetConfig+0x6c>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a27      	ldr	r2, [pc, #156]	@ (8006a84 <TIM_OC2_SetConfig+0x104>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d10d      	bne.n	8006a08 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a1d      	ldr	r2, [pc, #116]	@ (8006a80 <TIM_OC2_SetConfig+0x100>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d00f      	beq.n	8006a30 <TIM_OC2_SetConfig+0xb0>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a1c      	ldr	r2, [pc, #112]	@ (8006a84 <TIM_OC2_SetConfig+0x104>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d00b      	beq.n	8006a30 <TIM_OC2_SetConfig+0xb0>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006a88 <TIM_OC2_SetConfig+0x108>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d007      	beq.n	8006a30 <TIM_OC2_SetConfig+0xb0>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a1a      	ldr	r2, [pc, #104]	@ (8006a8c <TIM_OC2_SetConfig+0x10c>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <TIM_OC2_SetConfig+0xb0>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a19      	ldr	r2, [pc, #100]	@ (8006a90 <TIM_OC2_SetConfig+0x110>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d113      	bne.n	8006a58 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	695b      	ldr	r3, [r3, #20]
 8006a44:	009b      	lsls	r3, r3, #2
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	693a      	ldr	r2, [r7, #16]
 8006a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	621a      	str	r2, [r3, #32]
}
 8006a72:	bf00      	nop
 8006a74:	371c      	adds	r7, #28
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	40014400 	.word	0x40014400
 8006a90:	40014800 	.word	0x40014800

08006a94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b087      	sub	sp, #28
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f023 0303 	bic.w	r3, r3, #3
 8006ace:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ada:	697b      	ldr	r3, [r7, #20]
 8006adc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ae0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	021b      	lsls	r3, r3, #8
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a27      	ldr	r2, [pc, #156]	@ (8006b90 <TIM_OC3_SetConfig+0xfc>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d003      	beq.n	8006afe <TIM_OC3_SetConfig+0x6a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a26      	ldr	r2, [pc, #152]	@ (8006b94 <TIM_OC3_SetConfig+0x100>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d10d      	bne.n	8006b1a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	68db      	ldr	r3, [r3, #12]
 8006b0a:	021b      	lsls	r3, r3, #8
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8006b90 <TIM_OC3_SetConfig+0xfc>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d00f      	beq.n	8006b42 <TIM_OC3_SetConfig+0xae>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a1b      	ldr	r2, [pc, #108]	@ (8006b94 <TIM_OC3_SetConfig+0x100>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00b      	beq.n	8006b42 <TIM_OC3_SetConfig+0xae>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8006b98 <TIM_OC3_SetConfig+0x104>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d007      	beq.n	8006b42 <TIM_OC3_SetConfig+0xae>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a19      	ldr	r2, [pc, #100]	@ (8006b9c <TIM_OC3_SetConfig+0x108>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d003      	beq.n	8006b42 <TIM_OC3_SetConfig+0xae>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a18      	ldr	r2, [pc, #96]	@ (8006ba0 <TIM_OC3_SetConfig+0x10c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d113      	bne.n	8006b6a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006b48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	695b      	ldr	r3, [r3, #20]
 8006b56:	011b      	lsls	r3, r3, #4
 8006b58:	693a      	ldr	r2, [r7, #16]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	685a      	ldr	r2, [r3, #4]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	697a      	ldr	r2, [r7, #20]
 8006b82:	621a      	str	r2, [r3, #32]
}
 8006b84:	bf00      	nop
 8006b86:	371c      	adds	r7, #28
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr
 8006b90:	40012c00 	.word	0x40012c00
 8006b94:	40013400 	.word	0x40013400
 8006b98:	40014000 	.word	0x40014000
 8006b9c:	40014400 	.word	0x40014400
 8006ba0:	40014800 	.word	0x40014800

08006ba4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b087      	sub	sp, #28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bd2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	021b      	lsls	r3, r3, #8
 8006be6:	68fa      	ldr	r2, [r7, #12]
 8006be8:	4313      	orrs	r3, r2
 8006bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	689b      	ldr	r3, [r3, #8]
 8006bf8:	031b      	lsls	r3, r3, #12
 8006bfa:	697a      	ldr	r2, [r7, #20]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	4a28      	ldr	r2, [pc, #160]	@ (8006ca4 <TIM_OC4_SetConfig+0x100>)
 8006c04:	4293      	cmp	r3, r2
 8006c06:	d003      	beq.n	8006c10 <TIM_OC4_SetConfig+0x6c>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	4a27      	ldr	r2, [pc, #156]	@ (8006ca8 <TIM_OC4_SetConfig+0x104>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d10d      	bne.n	8006c2c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	031b      	lsls	r3, r3, #12
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8006ca4 <TIM_OC4_SetConfig+0x100>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d00f      	beq.n	8006c54 <TIM_OC4_SetConfig+0xb0>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a1c      	ldr	r2, [pc, #112]	@ (8006ca8 <TIM_OC4_SetConfig+0x104>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d00b      	beq.n	8006c54 <TIM_OC4_SetConfig+0xb0>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8006cac <TIM_OC4_SetConfig+0x108>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d007      	beq.n	8006c54 <TIM_OC4_SetConfig+0xb0>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a1a      	ldr	r2, [pc, #104]	@ (8006cb0 <TIM_OC4_SetConfig+0x10c>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d003      	beq.n	8006c54 <TIM_OC4_SetConfig+0xb0>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a19      	ldr	r2, [pc, #100]	@ (8006cb4 <TIM_OC4_SetConfig+0x110>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d113      	bne.n	8006c7c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c5a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c62:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	695b      	ldr	r3, [r3, #20]
 8006c68:	019b      	lsls	r3, r3, #6
 8006c6a:	693a      	ldr	r2, [r7, #16]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	019b      	lsls	r3, r3, #6
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	693a      	ldr	r2, [r7, #16]
 8006c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	621a      	str	r2, [r3, #32]
}
 8006c96:	bf00      	nop
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	40012c00 	.word	0x40012c00
 8006ca8:	40013400 	.word	0x40013400
 8006cac:	40014000 	.word	0x40014000
 8006cb0:	40014400 	.word	0x40014400
 8006cb4:	40014800 	.word	0x40014800

08006cb8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b087      	sub	sp, #28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006cfc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	041b      	lsls	r3, r3, #16
 8006d04:	693a      	ldr	r2, [r7, #16]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a17      	ldr	r2, [pc, #92]	@ (8006d6c <TIM_OC5_SetConfig+0xb4>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d00f      	beq.n	8006d32 <TIM_OC5_SetConfig+0x7a>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	4a16      	ldr	r2, [pc, #88]	@ (8006d70 <TIM_OC5_SetConfig+0xb8>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d00b      	beq.n	8006d32 <TIM_OC5_SetConfig+0x7a>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4a15      	ldr	r2, [pc, #84]	@ (8006d74 <TIM_OC5_SetConfig+0xbc>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d007      	beq.n	8006d32 <TIM_OC5_SetConfig+0x7a>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a14      	ldr	r2, [pc, #80]	@ (8006d78 <TIM_OC5_SetConfig+0xc0>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d003      	beq.n	8006d32 <TIM_OC5_SetConfig+0x7a>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	4a13      	ldr	r2, [pc, #76]	@ (8006d7c <TIM_OC5_SetConfig+0xc4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d109      	bne.n	8006d46 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d38:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	695b      	ldr	r3, [r3, #20]
 8006d3e:	021b      	lsls	r3, r3, #8
 8006d40:	697a      	ldr	r2, [r7, #20]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	697a      	ldr	r2, [r7, #20]
 8006d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	621a      	str	r2, [r3, #32]
}
 8006d60:	bf00      	nop
 8006d62:	371c      	adds	r7, #28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	40012c00 	.word	0x40012c00
 8006d70:	40013400 	.word	0x40013400
 8006d74:	40014000 	.word	0x40014000
 8006d78:	40014400 	.word	0x40014400
 8006d7c:	40014800 	.word	0x40014800

08006d80 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	021b      	lsls	r3, r3, #8
 8006dba:	68fa      	ldr	r2, [r7, #12]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	051b      	lsls	r3, r3, #20
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	4a18      	ldr	r2, [pc, #96]	@ (8006e38 <TIM_OC6_SetConfig+0xb8>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d00f      	beq.n	8006dfc <TIM_OC6_SetConfig+0x7c>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a17      	ldr	r2, [pc, #92]	@ (8006e3c <TIM_OC6_SetConfig+0xbc>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d00b      	beq.n	8006dfc <TIM_OC6_SetConfig+0x7c>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a16      	ldr	r2, [pc, #88]	@ (8006e40 <TIM_OC6_SetConfig+0xc0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d007      	beq.n	8006dfc <TIM_OC6_SetConfig+0x7c>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a15      	ldr	r2, [pc, #84]	@ (8006e44 <TIM_OC6_SetConfig+0xc4>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d003      	beq.n	8006dfc <TIM_OC6_SetConfig+0x7c>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a14      	ldr	r2, [pc, #80]	@ (8006e48 <TIM_OC6_SetConfig+0xc8>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d109      	bne.n	8006e10 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	695b      	ldr	r3, [r3, #20]
 8006e08:	029b      	lsls	r3, r3, #10
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685a      	ldr	r2, [r3, #4]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	693a      	ldr	r2, [r7, #16]
 8006e28:	621a      	str	r2, [r3, #32]
}
 8006e2a:	bf00      	nop
 8006e2c:	371c      	adds	r7, #28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop
 8006e38:	40012c00 	.word	0x40012c00
 8006e3c:	40013400 	.word	0x40013400
 8006e40:	40014000 	.word	0x40014000
 8006e44:	40014400 	.word	0x40014400
 8006e48:	40014800 	.word	0x40014800

08006e4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b087      	sub	sp, #28
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6a1b      	ldr	r3, [r3, #32]
 8006e5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6a1b      	ldr	r3, [r3, #32]
 8006e62:	f023 0201 	bic.w	r2, r3, #1
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	011b      	lsls	r3, r3, #4
 8006e7c:	693a      	ldr	r2, [r7, #16]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f023 030a 	bic.w	r3, r3, #10
 8006e88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	621a      	str	r2, [r3, #32]
}
 8006e9e:	bf00      	nop
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr

08006eaa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eaa:	b480      	push	{r7}
 8006eac:	b087      	sub	sp, #28
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	60f8      	str	r0, [r7, #12]
 8006eb2:	60b9      	str	r1, [r7, #8]
 8006eb4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6a1b      	ldr	r3, [r3, #32]
 8006ec0:	f023 0210 	bic.w	r2, r3, #16
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006ed4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	031b      	lsls	r3, r3, #12
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ee0:	697b      	ldr	r3, [r7, #20]
 8006ee2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006ee6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	011b      	lsls	r3, r3, #4
 8006eec:	697a      	ldr	r2, [r7, #20]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	697a      	ldr	r2, [r7, #20]
 8006efc:	621a      	str	r2, [r3, #32]
}
 8006efe:	bf00      	nop
 8006f00:	371c      	adds	r7, #28
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b085      	sub	sp, #20
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006f20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f26:	683a      	ldr	r2, [r7, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	f043 0307 	orr.w	r3, r3, #7
 8006f30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	609a      	str	r2, [r3, #8]
}
 8006f38:	bf00      	nop
 8006f3a:	3714      	adds	r7, #20
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f42:	4770      	bx	lr

08006f44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b087      	sub	sp, #28
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
 8006f50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006f5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	021a      	lsls	r2, r3, #8
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	431a      	orrs	r2, r3
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	609a      	str	r2, [r3, #8]
}
 8006f78:	bf00      	nop
 8006f7a:	371c      	adds	r7, #28
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	60f8      	str	r0, [r7, #12]
 8006f8c:	60b9      	str	r1, [r7, #8]
 8006f8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f003 031f 	and.w	r3, r3, #31
 8006f96:	2201      	movs	r2, #1
 8006f98:	fa02 f303 	lsl.w	r3, r2, r3
 8006f9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6a1a      	ldr	r2, [r3, #32]
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	43db      	mvns	r3, r3
 8006fa6:	401a      	ands	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6a1a      	ldr	r2, [r3, #32]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	f003 031f 	and.w	r3, r3, #31
 8006fb6:	6879      	ldr	r1, [r7, #4]
 8006fb8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fbc:	431a      	orrs	r2, r3
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	621a      	str	r2, [r3, #32]
}
 8006fc2:	bf00      	nop
 8006fc4:	371c      	adds	r7, #28
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
	...

08006fd0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d109      	bne.n	8006ff4 <HAL_TIMEx_PWMN_Start+0x24>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	bf14      	ite	ne
 8006fec:	2301      	movne	r3, #1
 8006fee:	2300      	moveq	r3, #0
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	e022      	b.n	800703a <HAL_TIMEx_PWMN_Start+0x6a>
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	2b04      	cmp	r3, #4
 8006ff8:	d109      	bne.n	800700e <HAL_TIMEx_PWMN_Start+0x3e>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b01      	cmp	r3, #1
 8007004:	bf14      	ite	ne
 8007006:	2301      	movne	r3, #1
 8007008:	2300      	moveq	r3, #0
 800700a:	b2db      	uxtb	r3, r3
 800700c:	e015      	b.n	800703a <HAL_TIMEx_PWMN_Start+0x6a>
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2b08      	cmp	r3, #8
 8007012:	d109      	bne.n	8007028 <HAL_TIMEx_PWMN_Start+0x58>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800701a:	b2db      	uxtb	r3, r3
 800701c:	2b01      	cmp	r3, #1
 800701e:	bf14      	ite	ne
 8007020:	2301      	movne	r3, #1
 8007022:	2300      	moveq	r3, #0
 8007024:	b2db      	uxtb	r3, r3
 8007026:	e008      	b.n	800703a <HAL_TIMEx_PWMN_Start+0x6a>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	bf14      	ite	ne
 8007034:	2301      	movne	r3, #1
 8007036:	2300      	moveq	r3, #0
 8007038:	b2db      	uxtb	r3, r3
 800703a:	2b00      	cmp	r3, #0
 800703c:	d001      	beq.n	8007042 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800703e:	2301      	movs	r3, #1
 8007040:	e069      	b.n	8007116 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d104      	bne.n	8007052 <HAL_TIMEx_PWMN_Start+0x82>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007050:	e013      	b.n	800707a <HAL_TIMEx_PWMN_Start+0xaa>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b04      	cmp	r3, #4
 8007056:	d104      	bne.n	8007062 <HAL_TIMEx_PWMN_Start+0x92>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007060:	e00b      	b.n	800707a <HAL_TIMEx_PWMN_Start+0xaa>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b08      	cmp	r3, #8
 8007066:	d104      	bne.n	8007072 <HAL_TIMEx_PWMN_Start+0xa2>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2202      	movs	r2, #2
 800706c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007070:	e003      	b.n	800707a <HAL_TIMEx_PWMN_Start+0xaa>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2202      	movs	r2, #2
 8007076:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2204      	movs	r2, #4
 8007080:	6839      	ldr	r1, [r7, #0]
 8007082:	4618      	mov	r0, r3
 8007084:	f000 f9c4 	bl	8007410 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007096:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a20      	ldr	r2, [pc, #128]	@ (8007120 <HAL_TIMEx_PWMN_Start+0x150>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d018      	beq.n	80070d4 <HAL_TIMEx_PWMN_Start+0x104>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070aa:	d013      	beq.n	80070d4 <HAL_TIMEx_PWMN_Start+0x104>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a1c      	ldr	r2, [pc, #112]	@ (8007124 <HAL_TIMEx_PWMN_Start+0x154>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d00e      	beq.n	80070d4 <HAL_TIMEx_PWMN_Start+0x104>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007128 <HAL_TIMEx_PWMN_Start+0x158>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d009      	beq.n	80070d4 <HAL_TIMEx_PWMN_Start+0x104>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a19      	ldr	r2, [pc, #100]	@ (800712c <HAL_TIMEx_PWMN_Start+0x15c>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d004      	beq.n	80070d4 <HAL_TIMEx_PWMN_Start+0x104>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a18      	ldr	r2, [pc, #96]	@ (8007130 <HAL_TIMEx_PWMN_Start+0x160>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d115      	bne.n	8007100 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689a      	ldr	r2, [r3, #8]
 80070da:	4b16      	ldr	r3, [pc, #88]	@ (8007134 <HAL_TIMEx_PWMN_Start+0x164>)
 80070dc:	4013      	ands	r3, r2
 80070de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2b06      	cmp	r3, #6
 80070e4:	d015      	beq.n	8007112 <HAL_TIMEx_PWMN_Start+0x142>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070ec:	d011      	beq.n	8007112 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f042 0201 	orr.w	r2, r2, #1
 80070fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070fe:	e008      	b.n	8007112 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f042 0201 	orr.w	r2, r2, #1
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	e000      	b.n	8007114 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007112:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	40012c00 	.word	0x40012c00
 8007124:	40000400 	.word	0x40000400
 8007128:	40000800 	.word	0x40000800
 800712c:	40013400 	.word	0x40013400
 8007130:	40014000 	.word	0x40014000
 8007134:	00010007 	.word	0x00010007

08007138 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2200      	movs	r2, #0
 8007148:	6839      	ldr	r1, [r7, #0]
 800714a:	4618      	mov	r0, r3
 800714c:	f000 f960 	bl	8007410 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	6a1a      	ldr	r2, [r3, #32]
 8007156:	f241 1311 	movw	r3, #4369	@ 0x1111
 800715a:	4013      	ands	r3, r2
 800715c:	2b00      	cmp	r3, #0
 800715e:	d10f      	bne.n	8007180 <HAL_TIMEx_PWMN_Stop+0x48>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	6a1a      	ldr	r2, [r3, #32]
 8007166:	f244 4344 	movw	r3, #17476	@ 0x4444
 800716a:	4013      	ands	r3, r2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d107      	bne.n	8007180 <HAL_TIMEx_PWMN_Stop+0x48>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800717e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6a1a      	ldr	r2, [r3, #32]
 8007186:	f241 1311 	movw	r3, #4369	@ 0x1111
 800718a:	4013      	ands	r3, r2
 800718c:	2b00      	cmp	r3, #0
 800718e:	d10f      	bne.n	80071b0 <HAL_TIMEx_PWMN_Stop+0x78>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	6a1a      	ldr	r2, [r3, #32]
 8007196:	f244 4344 	movw	r3, #17476	@ 0x4444
 800719a:	4013      	ands	r3, r2
 800719c:	2b00      	cmp	r3, #0
 800719e:	d107      	bne.n	80071b0 <HAL_TIMEx_PWMN_Stop+0x78>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f022 0201 	bic.w	r2, r2, #1
 80071ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d104      	bne.n	80071c0 <HAL_TIMEx_PWMN_Stop+0x88>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2201      	movs	r2, #1
 80071ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071be:	e013      	b.n	80071e8 <HAL_TIMEx_PWMN_Stop+0xb0>
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	2b04      	cmp	r3, #4
 80071c4:	d104      	bne.n	80071d0 <HAL_TIMEx_PWMN_Stop+0x98>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071ce:	e00b      	b.n	80071e8 <HAL_TIMEx_PWMN_Stop+0xb0>
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	2b08      	cmp	r3, #8
 80071d4:	d104      	bne.n	80071e0 <HAL_TIMEx_PWMN_Stop+0xa8>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80071de:	e003      	b.n	80071e8 <HAL_TIMEx_PWMN_Stop+0xb0>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2201      	movs	r2, #1
 80071e4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
	...

080071f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007204:	2b01      	cmp	r3, #1
 8007206:	d101      	bne.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007208:	2302      	movs	r3, #2
 800720a:	e065      	b.n	80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2202      	movs	r2, #2
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a2c      	ldr	r2, [pc, #176]	@ (80072e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d004      	beq.n	8007240 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a2b      	ldr	r2, [pc, #172]	@ (80072e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d108      	bne.n	8007252 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007246:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	4313      	orrs	r3, r2
 8007250:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007258:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800725c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	4313      	orrs	r3, r2
 8007266:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a1b      	ldr	r2, [pc, #108]	@ (80072e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d018      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007282:	d013      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a18      	ldr	r2, [pc, #96]	@ (80072ec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00e      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a17      	ldr	r2, [pc, #92]	@ (80072f0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d009      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4a12      	ldr	r2, [pc, #72]	@ (80072e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d004      	beq.n	80072ac <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a13      	ldr	r2, [pc, #76]	@ (80072f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d10c      	bne.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	4313      	orrs	r3, r2
 80072bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e2:	4770      	bx	lr
 80072e4:	40012c00 	.word	0x40012c00
 80072e8:	40013400 	.word	0x40013400
 80072ec:	40000400 	.word	0x40000400
 80072f0:	40000800 	.word	0x40000800
 80072f4:	40014000 	.word	0x40014000

080072f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007302:	2300      	movs	r3, #0
 8007304:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800730c:	2b01      	cmp	r3, #1
 800730e:	d101      	bne.n	8007314 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007310:	2302      	movs	r3, #2
 8007312:	e073      	b.n	80073fc <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	4313      	orrs	r3, r2
 8007328:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	4313      	orrs	r3, r2
 8007336:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	4313      	orrs	r3, r2
 8007344:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4313      	orrs	r3, r2
 8007352:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	4313      	orrs	r3, r2
 8007360:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	695b      	ldr	r3, [r3, #20]
 800736c:	4313      	orrs	r3, r2
 800736e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800737a:	4313      	orrs	r3, r2
 800737c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	699b      	ldr	r3, [r3, #24]
 8007388:	041b      	lsls	r3, r3, #16
 800738a:	4313      	orrs	r3, r2
 800738c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	69db      	ldr	r3, [r3, #28]
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a19      	ldr	r2, [pc, #100]	@ (8007408 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d004      	beq.n	80073b0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a18      	ldr	r2, [pc, #96]	@ (800740c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d11c      	bne.n	80073ea <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073ba:	051b      	lsls	r3, r3, #20
 80073bc:	4313      	orrs	r3, r2
 80073be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6a1b      	ldr	r3, [r3, #32]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d8:	4313      	orrs	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e6:	4313      	orrs	r3, r2
 80073e8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	68fa      	ldr	r2, [r7, #12]
 80073f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80073fa:	2300      	movs	r3, #0
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3714      	adds	r7, #20
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr
 8007408:	40012c00 	.word	0x40012c00
 800740c:	40013400 	.word	0x40013400

08007410 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007410:	b480      	push	{r7}
 8007412:	b087      	sub	sp, #28
 8007414:	af00      	add	r7, sp, #0
 8007416:	60f8      	str	r0, [r7, #12]
 8007418:	60b9      	str	r1, [r7, #8]
 800741a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	f003 030f 	and.w	r3, r3, #15
 8007422:	2204      	movs	r2, #4
 8007424:	fa02 f303 	lsl.w	r3, r2, r3
 8007428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	6a1a      	ldr	r2, [r3, #32]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	43db      	mvns	r3, r3
 8007432:	401a      	ands	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6a1a      	ldr	r2, [r3, #32]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	f003 030f 	and.w	r3, r3, #15
 8007442:	6879      	ldr	r1, [r7, #4]
 8007444:	fa01 f303 	lsl.w	r3, r1, r3
 8007448:	431a      	orrs	r2, r3
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	621a      	str	r2, [r3, #32]
}
 800744e:	bf00      	nop
 8007450:	371c      	adds	r7, #28
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr

0800745a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800745a:	b580      	push	{r7, lr}
 800745c:	b082      	sub	sp, #8
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d101      	bne.n	800746c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e042      	b.n	80074f2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007472:	2b00      	cmp	r3, #0
 8007474:	d106      	bne.n	8007484 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2200      	movs	r2, #0
 800747a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7fb fd7e 	bl	8002f80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2224      	movs	r2, #36	@ 0x24
 8007488:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 0201 	bic.w	r2, r2, #1
 800749a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d002      	beq.n	80074aa <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 ff7d 	bl	80083a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 fcae 	bl	8007e0c <UART_SetConfig>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d101      	bne.n	80074ba <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e01b      	b.n	80074f2 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	685a      	ldr	r2, [r3, #4]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	689a      	ldr	r2, [r3, #8]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f042 0201 	orr.w	r2, r2, #1
 80074e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fffc 	bl	80084e8 <UART_CheckIdleState>
 80074f0:	4603      	mov	r3, r0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3708      	adds	r7, #8
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b08a      	sub	sp, #40	@ 0x28
 80074fe:	af02      	add	r7, sp, #8
 8007500:	60f8      	str	r0, [r7, #12]
 8007502:	60b9      	str	r1, [r7, #8]
 8007504:	603b      	str	r3, [r7, #0]
 8007506:	4613      	mov	r3, r2
 8007508:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007510:	2b20      	cmp	r3, #32
 8007512:	d17b      	bne.n	800760c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d002      	beq.n	8007520 <HAL_UART_Transmit+0x26>
 800751a:	88fb      	ldrh	r3, [r7, #6]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d101      	bne.n	8007524 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007520:	2301      	movs	r3, #1
 8007522:	e074      	b.n	800760e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2221      	movs	r2, #33	@ 0x21
 8007530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007534:	f7fb ff2e 	bl	8003394 <HAL_GetTick>
 8007538:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	88fa      	ldrh	r2, [r7, #6]
 800753e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	88fa      	ldrh	r2, [r7, #6]
 8007546:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007552:	d108      	bne.n	8007566 <HAL_UART_Transmit+0x6c>
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	691b      	ldr	r3, [r3, #16]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d104      	bne.n	8007566 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800755c:	2300      	movs	r3, #0
 800755e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	61bb      	str	r3, [r7, #24]
 8007564:	e003      	b.n	800756e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800756a:	2300      	movs	r3, #0
 800756c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800756e:	e030      	b.n	80075d2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	2200      	movs	r2, #0
 8007578:	2180      	movs	r1, #128	@ 0x80
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f001 f85e 	bl	800863c <UART_WaitOnFlagUntilTimeout>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d005      	beq.n	8007592 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2220      	movs	r2, #32
 800758a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e03d      	b.n	800760e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10b      	bne.n	80075b0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	881b      	ldrh	r3, [r3, #0]
 800759c:	461a      	mov	r2, r3
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075a6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	3302      	adds	r3, #2
 80075ac:	61bb      	str	r3, [r7, #24]
 80075ae:	e007      	b.n	80075c0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	781a      	ldrb	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	3301      	adds	r3, #1
 80075be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	3b01      	subs	r3, #1
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80075d8:	b29b      	uxth	r3, r3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1c8      	bne.n	8007570 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	2200      	movs	r2, #0
 80075e6:	2140      	movs	r1, #64	@ 0x40
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f001 f827 	bl	800863c <UART_WaitOnFlagUntilTimeout>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d005      	beq.n	8007600 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2220      	movs	r2, #32
 80075f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e006      	b.n	800760e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2220      	movs	r2, #32
 8007604:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007608:	2300      	movs	r3, #0
 800760a:	e000      	b.n	800760e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800760c:	2302      	movs	r3, #2
  }
}
 800760e:	4618      	mov	r0, r3
 8007610:	3720      	adds	r7, #32
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}
	...

08007618 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b08a      	sub	sp, #40	@ 0x28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	4613      	mov	r3, r2
 8007624:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800762c:	2b20      	cmp	r3, #32
 800762e:	d137      	bne.n	80076a0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d002      	beq.n	800763c <HAL_UART_Receive_IT+0x24>
 8007636:	88fb      	ldrh	r3, [r7, #6]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d101      	bne.n	8007640 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e030      	b.n	80076a2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a18      	ldr	r2, [pc, #96]	@ (80076ac <HAL_UART_Receive_IT+0x94>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d01f      	beq.n	8007690 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d018      	beq.n	8007690 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	e853 3f00 	ldrex	r3, [r3]
 800766a:	613b      	str	r3, [r7, #16]
   return(result);
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007672:	627b      	str	r3, [r7, #36]	@ 0x24
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	461a      	mov	r2, r3
 800767a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767c:	623b      	str	r3, [r7, #32]
 800767e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007680:	69f9      	ldr	r1, [r7, #28]
 8007682:	6a3a      	ldr	r2, [r7, #32]
 8007684:	e841 2300 	strex	r3, r2, [r1]
 8007688:	61bb      	str	r3, [r7, #24]
   return(result);
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1e6      	bne.n	800765e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007690:	88fb      	ldrh	r3, [r7, #6]
 8007692:	461a      	mov	r2, r3
 8007694:	68b9      	ldr	r1, [r7, #8]
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f001 f83e 	bl	8008718 <UART_Start_Receive_IT>
 800769c:	4603      	mov	r3, r0
 800769e:	e000      	b.n	80076a2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3728      	adds	r7, #40	@ 0x28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	40008000 	.word	0x40008000

080076b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b08a      	sub	sp, #40	@ 0x28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	4613      	mov	r3, r2
 80076bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80076c4:	2b20      	cmp	r3, #32
 80076c6:	d137      	bne.n	8007738 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d002      	beq.n	80076d4 <HAL_UART_Receive_DMA+0x24>
 80076ce:	88fb      	ldrh	r3, [r7, #6]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d101      	bne.n	80076d8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	e030      	b.n	800773a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	2200      	movs	r2, #0
 80076dc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a18      	ldr	r2, [pc, #96]	@ (8007744 <HAL_UART_Receive_DMA+0x94>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d01f      	beq.n	8007728 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d018      	beq.n	8007728 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	e853 3f00 	ldrex	r3, [r3]
 8007702:	613b      	str	r3, [r7, #16]
   return(result);
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800770a:	627b      	str	r3, [r7, #36]	@ 0x24
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	461a      	mov	r2, r3
 8007712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007714:	623b      	str	r3, [r7, #32]
 8007716:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007718:	69f9      	ldr	r1, [r7, #28]
 800771a:	6a3a      	ldr	r2, [r7, #32]
 800771c:	e841 2300 	strex	r3, r2, [r1]
 8007720:	61bb      	str	r3, [r7, #24]
   return(result);
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d1e6      	bne.n	80076f6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007728:	88fb      	ldrh	r3, [r7, #6]
 800772a:	461a      	mov	r2, r3
 800772c:	68b9      	ldr	r1, [r7, #8]
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f001 f914 	bl	800895c <UART_Start_Receive_DMA>
 8007734:	4603      	mov	r3, r0
 8007736:	e000      	b.n	800773a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007738:	2302      	movs	r3, #2
  }
}
 800773a:	4618      	mov	r0, r3
 800773c:	3728      	adds	r7, #40	@ 0x28
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	40008000 	.word	0x40008000

08007748 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b0ba      	sub	sp, #232	@ 0xe8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	69db      	ldr	r3, [r3, #28]
 8007756:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800776e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007772:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007776:	4013      	ands	r3, r2
 8007778:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800777c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007780:	2b00      	cmp	r3, #0
 8007782:	d11b      	bne.n	80077bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007788:	f003 0320 	and.w	r3, r3, #32
 800778c:	2b00      	cmp	r3, #0
 800778e:	d015      	beq.n	80077bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007794:	f003 0320 	and.w	r3, r3, #32
 8007798:	2b00      	cmp	r3, #0
 800779a:	d105      	bne.n	80077a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800779c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d009      	beq.n	80077bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f000 8300 	beq.w	8007db2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	4798      	blx	r3
      }
      return;
 80077ba:	e2fa      	b.n	8007db2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80077bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	f000 8123 	beq.w	8007a0c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80077c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80077ca:	4b8d      	ldr	r3, [pc, #564]	@ (8007a00 <HAL_UART_IRQHandler+0x2b8>)
 80077cc:	4013      	ands	r3, r2
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d106      	bne.n	80077e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80077d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80077d6:	4b8b      	ldr	r3, [pc, #556]	@ (8007a04 <HAL_UART_IRQHandler+0x2bc>)
 80077d8:	4013      	ands	r3, r2
 80077da:	2b00      	cmp	r3, #0
 80077dc:	f000 8116 	beq.w	8007a0c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80077e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d011      	beq.n	8007810 <HAL_UART_IRQHandler+0xc8>
 80077ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d00b      	beq.n	8007810 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2201      	movs	r2, #1
 80077fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007806:	f043 0201 	orr.w	r2, r3, #1
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007814:	f003 0302 	and.w	r3, r3, #2
 8007818:	2b00      	cmp	r3, #0
 800781a:	d011      	beq.n	8007840 <HAL_UART_IRQHandler+0xf8>
 800781c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007820:	f003 0301 	and.w	r3, r3, #1
 8007824:	2b00      	cmp	r3, #0
 8007826:	d00b      	beq.n	8007840 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2202      	movs	r2, #2
 800782e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007836:	f043 0204 	orr.w	r2, r3, #4
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007844:	f003 0304 	and.w	r3, r3, #4
 8007848:	2b00      	cmp	r3, #0
 800784a:	d011      	beq.n	8007870 <HAL_UART_IRQHandler+0x128>
 800784c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00b      	beq.n	8007870 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2204      	movs	r2, #4
 800785e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007866:	f043 0202 	orr.w	r2, r3, #2
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007874:	f003 0308 	and.w	r3, r3, #8
 8007878:	2b00      	cmp	r3, #0
 800787a:	d017      	beq.n	80078ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800787c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007880:	f003 0320 	and.w	r3, r3, #32
 8007884:	2b00      	cmp	r3, #0
 8007886:	d105      	bne.n	8007894 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007888:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800788c:	4b5c      	ldr	r3, [pc, #368]	@ (8007a00 <HAL_UART_IRQHandler+0x2b8>)
 800788e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007890:	2b00      	cmp	r3, #0
 8007892:	d00b      	beq.n	80078ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2208      	movs	r2, #8
 800789a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a2:	f043 0208 	orr.w	r2, r3, #8
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80078ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d012      	beq.n	80078de <HAL_UART_IRQHandler+0x196>
 80078b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00c      	beq.n	80078de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80078cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078d4:	f043 0220 	orr.w	r2, r3, #32
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f000 8266 	beq.w	8007db6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80078ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078ee:	f003 0320 	and.w	r3, r3, #32
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d013      	beq.n	800791e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80078f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80078fa:	f003 0320 	and.w	r3, r3, #32
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d105      	bne.n	800790e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800790a:	2b00      	cmp	r3, #0
 800790c:	d007      	beq.n	800791e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007912:	2b00      	cmp	r3, #0
 8007914:	d003      	beq.n	800791e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007924:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007932:	2b40      	cmp	r3, #64	@ 0x40
 8007934:	d005      	beq.n	8007942 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800793a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800793e:	2b00      	cmp	r3, #0
 8007940:	d054      	beq.n	80079ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f001 f8f1 	bl	8008b2a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007952:	2b40      	cmp	r3, #64	@ 0x40
 8007954:	d146      	bne.n	80079e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	3308      	adds	r3, #8
 800795c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007960:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007964:	e853 3f00 	ldrex	r3, [r3]
 8007968:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800796c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007974:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	3308      	adds	r3, #8
 800797e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007982:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007986:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800798e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007992:	e841 2300 	strex	r3, r2, [r1]
 8007996:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800799a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d1d9      	bne.n	8007956 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d017      	beq.n	80079dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079b2:	4a15      	ldr	r2, [pc, #84]	@ (8007a08 <HAL_UART_IRQHandler+0x2c0>)
 80079b4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079bc:	4618      	mov	r0, r3
 80079be:	f7fb ff81 	bl	80038c4 <HAL_DMA_Abort_IT>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d019      	beq.n	80079fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80079d6:	4610      	mov	r0, r2
 80079d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079da:	e00f      	b.n	80079fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f9ff 	bl	8007de0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079e2:	e00b      	b.n	80079fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f9fb 	bl	8007de0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ea:	e007      	b.n	80079fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f000 f9f7 	bl	8007de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2200      	movs	r2, #0
 80079f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80079fa:	e1dc      	b.n	8007db6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079fc:	bf00      	nop
    return;
 80079fe:	e1da      	b.n	8007db6 <HAL_UART_IRQHandler+0x66e>
 8007a00:	10000001 	.word	0x10000001
 8007a04:	04000120 	.word	0x04000120
 8007a08:	08008de1 	.word	0x08008de1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	f040 8170 	bne.w	8007cf6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a1a:	f003 0310 	and.w	r3, r3, #16
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f000 8169 	beq.w	8007cf6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a28:	f003 0310 	and.w	r3, r3, #16
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f000 8162 	beq.w	8007cf6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	2210      	movs	r2, #16
 8007a38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a44:	2b40      	cmp	r3, #64	@ 0x40
 8007a46:	f040 80d8 	bne.w	8007bfa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f000 80af 	beq.w	8007bc0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007a68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	f080 80a7 	bcs.w	8007bc0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007a78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 0320 	and.w	r3, r3, #32
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	f040 8087 	bne.w	8007b9e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007a9c:	e853 3f00 	ldrex	r3, [r3]
 8007aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007aa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007aac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007abe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d1da      	bne.n	8007a90 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	3308      	adds	r3, #8
 8007ae0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ae4:	e853 3f00 	ldrex	r3, [r3]
 8007ae8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007aea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007aec:	f023 0301 	bic.w	r3, r3, #1
 8007af0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3308      	adds	r3, #8
 8007afa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007afe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007b02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007b06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b0a:	e841 2300 	strex	r3, r2, [r1]
 8007b0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007b10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1e1      	bne.n	8007ada <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	3308      	adds	r3, #8
 8007b1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b20:	e853 3f00 	ldrex	r3, [r3]
 8007b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007b26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3308      	adds	r3, #8
 8007b36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007b3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007b3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007b40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e3      	bne.n	8007b16 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2220      	movs	r2, #32
 8007b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b64:	e853 3f00 	ldrex	r3, [r3]
 8007b68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b6c:	f023 0310 	bic.w	r3, r3, #16
 8007b70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	461a      	mov	r2, r3
 8007b7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b86:	e841 2300 	strex	r3, r2, [r1]
 8007b8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007b8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1e4      	bne.n	8007b5c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7fb fe3a 	bl	8003812 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2202      	movs	r2, #2
 8007ba2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007bb0:	b29b      	uxth	r3, r3
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	4619      	mov	r1, r3
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f91b 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007bbe:	e0fc      	b.n	8007dba <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007bc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	f040 80f5 	bne.w	8007dba <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0320 	and.w	r3, r3, #32
 8007bde:	2b20      	cmp	r3, #32
 8007be0:	f040 80eb 	bne.w	8007dba <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2202      	movs	r2, #2
 8007be8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	6878      	ldr	r0, [r7, #4]
 8007bf4:	f000 f8fe 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
      return;
 8007bf8:	e0df      	b.n	8007dba <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	1ad3      	subs	r3, r2, r3
 8007c0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f000 80d1 	beq.w	8007dbe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007c1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 80cc 	beq.w	8007dbe <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2e:	e853 3f00 	ldrex	r3, [r3]
 8007c32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	461a      	mov	r2, r3
 8007c44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007c48:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007c4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c50:	e841 2300 	strex	r3, r2, [r1]
 8007c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1e4      	bne.n	8007c26 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	3308      	adds	r3, #8
 8007c62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c66:	e853 3f00 	ldrex	r3, [r3]
 8007c6a:	623b      	str	r3, [r7, #32]
   return(result);
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c72:	f023 0301 	bic.w	r3, r3, #1
 8007c76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	3308      	adds	r3, #8
 8007c80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007c84:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c8c:	e841 2300 	strex	r3, r2, [r1]
 8007c90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1e1      	bne.n	8007c5c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2220      	movs	r2, #32
 8007c9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	e853 3f00 	ldrex	r3, [r3]
 8007cb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f023 0310 	bic.w	r3, r3, #16
 8007cc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	461a      	mov	r2, r3
 8007cca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007cce:	61fb      	str	r3, [r7, #28]
 8007cd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd2:	69b9      	ldr	r1, [r7, #24]
 8007cd4:	69fa      	ldr	r2, [r7, #28]
 8007cd6:	e841 2300 	strex	r3, r2, [r1]
 8007cda:	617b      	str	r3, [r7, #20]
   return(result);
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d1e4      	bne.n	8007cac <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2202      	movs	r2, #2
 8007ce6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ce8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007cec:	4619      	mov	r1, r3
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 f880 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007cf4:	e063      	b.n	8007dbe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007cf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00e      	beq.n	8007d20 <HAL_UART_IRQHandler+0x5d8>
 8007d02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d008      	beq.n	8007d20 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007d16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f001 fdbf 	bl	800989c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d1e:	e051      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007d20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d014      	beq.n	8007d56 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d105      	bne.n	8007d44 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007d38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d008      	beq.n	8007d56 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d03a      	beq.n	8007dc2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	4798      	blx	r3
    }
    return;
 8007d54:	e035      	b.n	8007dc2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d009      	beq.n	8007d76 <HAL_UART_IRQHandler+0x62e>
 8007d62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d003      	beq.n	8007d76 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f001 f848 	bl	8008e04 <UART_EndTransmit_IT>
    return;
 8007d74:	e026      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d009      	beq.n	8007d96 <HAL_UART_IRQHandler+0x64e>
 8007d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007d86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d003      	beq.n	8007d96 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f001 fd98 	bl	80098c4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d94:	e016      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d010      	beq.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
 8007da2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	da0c      	bge.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f001 fd80 	bl	80098b0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007db0:	e008      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
      return;
 8007db2:	bf00      	nop
 8007db4:	e006      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
    return;
 8007db6:	bf00      	nop
 8007db8:	e004      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
      return;
 8007dba:	bf00      	nop
 8007dbc:	e002      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
      return;
 8007dbe:	bf00      	nop
 8007dc0:	e000      	b.n	8007dc4 <HAL_UART_IRQHandler+0x67c>
    return;
 8007dc2:	bf00      	nop
  }
}
 8007dc4:	37e8      	adds	r7, #232	@ 0xe8
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop

08007dcc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b083      	sub	sp, #12
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007dd4:	bf00      	nop
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr

08007de0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b083      	sub	sp, #12
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007de8:	bf00      	nop
 8007dea:	370c      	adds	r7, #12
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr

08007df4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	460b      	mov	r3, r1
 8007dfe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e10:	b08c      	sub	sp, #48	@ 0x30
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e16:	2300      	movs	r3, #0
 8007e18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	689a      	ldr	r2, [r3, #8]
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	431a      	orrs	r2, r3
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	431a      	orrs	r2, r3
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	69db      	ldr	r3, [r3, #28]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681a      	ldr	r2, [r3, #0]
 8007e3a:	4bab      	ldr	r3, [pc, #684]	@ (80080e8 <UART_SetConfig+0x2dc>)
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	697a      	ldr	r2, [r7, #20]
 8007e40:	6812      	ldr	r2, [r2, #0]
 8007e42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e44:	430b      	orrs	r3, r1
 8007e46:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	68da      	ldr	r2, [r3, #12]
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	430a      	orrs	r2, r1
 8007e5c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	699b      	ldr	r3, [r3, #24]
 8007e62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4aa0      	ldr	r2, [pc, #640]	@ (80080ec <UART_SetConfig+0x2e0>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d004      	beq.n	8007e78 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	6a1b      	ldr	r3, [r3, #32]
 8007e72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e74:	4313      	orrs	r3, r2
 8007e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e78:	697b      	ldr	r3, [r7, #20]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007e82:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007e86:	697a      	ldr	r2, [r7, #20]
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e8c:	430b      	orrs	r3, r1
 8007e8e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e96:	f023 010f 	bic.w	r1, r3, #15
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4a91      	ldr	r2, [pc, #580]	@ (80080f0 <UART_SetConfig+0x2e4>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d125      	bne.n	8007efc <UART_SetConfig+0xf0>
 8007eb0:	4b90      	ldr	r3, [pc, #576]	@ (80080f4 <UART_SetConfig+0x2e8>)
 8007eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb6:	f003 0303 	and.w	r3, r3, #3
 8007eba:	2b03      	cmp	r3, #3
 8007ebc:	d81a      	bhi.n	8007ef4 <UART_SetConfig+0xe8>
 8007ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8007ec4 <UART_SetConfig+0xb8>)
 8007ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec4:	08007ed5 	.word	0x08007ed5
 8007ec8:	08007ee5 	.word	0x08007ee5
 8007ecc:	08007edd 	.word	0x08007edd
 8007ed0:	08007eed 	.word	0x08007eed
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eda:	e0d6      	b.n	800808a <UART_SetConfig+0x27e>
 8007edc:	2302      	movs	r3, #2
 8007ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ee2:	e0d2      	b.n	800808a <UART_SetConfig+0x27e>
 8007ee4:	2304      	movs	r3, #4
 8007ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eea:	e0ce      	b.n	800808a <UART_SetConfig+0x27e>
 8007eec:	2308      	movs	r3, #8
 8007eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ef2:	e0ca      	b.n	800808a <UART_SetConfig+0x27e>
 8007ef4:	2310      	movs	r3, #16
 8007ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007efa:	e0c6      	b.n	800808a <UART_SetConfig+0x27e>
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a7d      	ldr	r2, [pc, #500]	@ (80080f8 <UART_SetConfig+0x2ec>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d138      	bne.n	8007f78 <UART_SetConfig+0x16c>
 8007f06:	4b7b      	ldr	r3, [pc, #492]	@ (80080f4 <UART_SetConfig+0x2e8>)
 8007f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f0c:	f003 030c 	and.w	r3, r3, #12
 8007f10:	2b0c      	cmp	r3, #12
 8007f12:	d82d      	bhi.n	8007f70 <UART_SetConfig+0x164>
 8007f14:	a201      	add	r2, pc, #4	@ (adr r2, 8007f1c <UART_SetConfig+0x110>)
 8007f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f1a:	bf00      	nop
 8007f1c:	08007f51 	.word	0x08007f51
 8007f20:	08007f71 	.word	0x08007f71
 8007f24:	08007f71 	.word	0x08007f71
 8007f28:	08007f71 	.word	0x08007f71
 8007f2c:	08007f61 	.word	0x08007f61
 8007f30:	08007f71 	.word	0x08007f71
 8007f34:	08007f71 	.word	0x08007f71
 8007f38:	08007f71 	.word	0x08007f71
 8007f3c:	08007f59 	.word	0x08007f59
 8007f40:	08007f71 	.word	0x08007f71
 8007f44:	08007f71 	.word	0x08007f71
 8007f48:	08007f71 	.word	0x08007f71
 8007f4c:	08007f69 	.word	0x08007f69
 8007f50:	2300      	movs	r3, #0
 8007f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f56:	e098      	b.n	800808a <UART_SetConfig+0x27e>
 8007f58:	2302      	movs	r3, #2
 8007f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f5e:	e094      	b.n	800808a <UART_SetConfig+0x27e>
 8007f60:	2304      	movs	r3, #4
 8007f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f66:	e090      	b.n	800808a <UART_SetConfig+0x27e>
 8007f68:	2308      	movs	r3, #8
 8007f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f6e:	e08c      	b.n	800808a <UART_SetConfig+0x27e>
 8007f70:	2310      	movs	r3, #16
 8007f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f76:	e088      	b.n	800808a <UART_SetConfig+0x27e>
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a5f      	ldr	r2, [pc, #380]	@ (80080fc <UART_SetConfig+0x2f0>)
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d125      	bne.n	8007fce <UART_SetConfig+0x1c2>
 8007f82:	4b5c      	ldr	r3, [pc, #368]	@ (80080f4 <UART_SetConfig+0x2e8>)
 8007f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f8c:	2b30      	cmp	r3, #48	@ 0x30
 8007f8e:	d016      	beq.n	8007fbe <UART_SetConfig+0x1b2>
 8007f90:	2b30      	cmp	r3, #48	@ 0x30
 8007f92:	d818      	bhi.n	8007fc6 <UART_SetConfig+0x1ba>
 8007f94:	2b20      	cmp	r3, #32
 8007f96:	d00a      	beq.n	8007fae <UART_SetConfig+0x1a2>
 8007f98:	2b20      	cmp	r3, #32
 8007f9a:	d814      	bhi.n	8007fc6 <UART_SetConfig+0x1ba>
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d002      	beq.n	8007fa6 <UART_SetConfig+0x19a>
 8007fa0:	2b10      	cmp	r3, #16
 8007fa2:	d008      	beq.n	8007fb6 <UART_SetConfig+0x1aa>
 8007fa4:	e00f      	b.n	8007fc6 <UART_SetConfig+0x1ba>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fac:	e06d      	b.n	800808a <UART_SetConfig+0x27e>
 8007fae:	2302      	movs	r3, #2
 8007fb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fb4:	e069      	b.n	800808a <UART_SetConfig+0x27e>
 8007fb6:	2304      	movs	r3, #4
 8007fb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fbc:	e065      	b.n	800808a <UART_SetConfig+0x27e>
 8007fbe:	2308      	movs	r3, #8
 8007fc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fc4:	e061      	b.n	800808a <UART_SetConfig+0x27e>
 8007fc6:	2310      	movs	r3, #16
 8007fc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fcc:	e05d      	b.n	800808a <UART_SetConfig+0x27e>
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a4b      	ldr	r2, [pc, #300]	@ (8008100 <UART_SetConfig+0x2f4>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d125      	bne.n	8008024 <UART_SetConfig+0x218>
 8007fd8:	4b46      	ldr	r3, [pc, #280]	@ (80080f4 <UART_SetConfig+0x2e8>)
 8007fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007fe2:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fe4:	d016      	beq.n	8008014 <UART_SetConfig+0x208>
 8007fe6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fe8:	d818      	bhi.n	800801c <UART_SetConfig+0x210>
 8007fea:	2b80      	cmp	r3, #128	@ 0x80
 8007fec:	d00a      	beq.n	8008004 <UART_SetConfig+0x1f8>
 8007fee:	2b80      	cmp	r3, #128	@ 0x80
 8007ff0:	d814      	bhi.n	800801c <UART_SetConfig+0x210>
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d002      	beq.n	8007ffc <UART_SetConfig+0x1f0>
 8007ff6:	2b40      	cmp	r3, #64	@ 0x40
 8007ff8:	d008      	beq.n	800800c <UART_SetConfig+0x200>
 8007ffa:	e00f      	b.n	800801c <UART_SetConfig+0x210>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008002:	e042      	b.n	800808a <UART_SetConfig+0x27e>
 8008004:	2302      	movs	r3, #2
 8008006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800800a:	e03e      	b.n	800808a <UART_SetConfig+0x27e>
 800800c:	2304      	movs	r3, #4
 800800e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008012:	e03a      	b.n	800808a <UART_SetConfig+0x27e>
 8008014:	2308      	movs	r3, #8
 8008016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800801a:	e036      	b.n	800808a <UART_SetConfig+0x27e>
 800801c:	2310      	movs	r3, #16
 800801e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008022:	e032      	b.n	800808a <UART_SetConfig+0x27e>
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a30      	ldr	r2, [pc, #192]	@ (80080ec <UART_SetConfig+0x2e0>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d12a      	bne.n	8008084 <UART_SetConfig+0x278>
 800802e:	4b31      	ldr	r3, [pc, #196]	@ (80080f4 <UART_SetConfig+0x2e8>)
 8008030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008034:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008038:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800803c:	d01a      	beq.n	8008074 <UART_SetConfig+0x268>
 800803e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008042:	d81b      	bhi.n	800807c <UART_SetConfig+0x270>
 8008044:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008048:	d00c      	beq.n	8008064 <UART_SetConfig+0x258>
 800804a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800804e:	d815      	bhi.n	800807c <UART_SetConfig+0x270>
 8008050:	2b00      	cmp	r3, #0
 8008052:	d003      	beq.n	800805c <UART_SetConfig+0x250>
 8008054:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008058:	d008      	beq.n	800806c <UART_SetConfig+0x260>
 800805a:	e00f      	b.n	800807c <UART_SetConfig+0x270>
 800805c:	2300      	movs	r3, #0
 800805e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008062:	e012      	b.n	800808a <UART_SetConfig+0x27e>
 8008064:	2302      	movs	r3, #2
 8008066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800806a:	e00e      	b.n	800808a <UART_SetConfig+0x27e>
 800806c:	2304      	movs	r3, #4
 800806e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008072:	e00a      	b.n	800808a <UART_SetConfig+0x27e>
 8008074:	2308      	movs	r3, #8
 8008076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800807a:	e006      	b.n	800808a <UART_SetConfig+0x27e>
 800807c:	2310      	movs	r3, #16
 800807e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008082:	e002      	b.n	800808a <UART_SetConfig+0x27e>
 8008084:	2310      	movs	r3, #16
 8008086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a17      	ldr	r2, [pc, #92]	@ (80080ec <UART_SetConfig+0x2e0>)
 8008090:	4293      	cmp	r3, r2
 8008092:	f040 80a8 	bne.w	80081e6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008096:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800809a:	2b08      	cmp	r3, #8
 800809c:	d834      	bhi.n	8008108 <UART_SetConfig+0x2fc>
 800809e:	a201      	add	r2, pc, #4	@ (adr r2, 80080a4 <UART_SetConfig+0x298>)
 80080a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a4:	080080c9 	.word	0x080080c9
 80080a8:	08008109 	.word	0x08008109
 80080ac:	080080d1 	.word	0x080080d1
 80080b0:	08008109 	.word	0x08008109
 80080b4:	080080d7 	.word	0x080080d7
 80080b8:	08008109 	.word	0x08008109
 80080bc:	08008109 	.word	0x08008109
 80080c0:	08008109 	.word	0x08008109
 80080c4:	080080df 	.word	0x080080df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080c8:	f7fd faf8 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 80080cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080ce:	e021      	b.n	8008114 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008104 <UART_SetConfig+0x2f8>)
 80080d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080d4:	e01e      	b.n	8008114 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080d6:	f7fd fa83 	bl	80055e0 <HAL_RCC_GetSysClockFreq>
 80080da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080dc:	e01a      	b.n	8008114 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080e4:	e016      	b.n	8008114 <UART_SetConfig+0x308>
 80080e6:	bf00      	nop
 80080e8:	cfff69f3 	.word	0xcfff69f3
 80080ec:	40008000 	.word	0x40008000
 80080f0:	40013800 	.word	0x40013800
 80080f4:	40021000 	.word	0x40021000
 80080f8:	40004400 	.word	0x40004400
 80080fc:	40004800 	.word	0x40004800
 8008100:	40004c00 	.word	0x40004c00
 8008104:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008112:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	2b00      	cmp	r3, #0
 8008118:	f000 812a 	beq.w	8008370 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008120:	4a9e      	ldr	r2, [pc, #632]	@ (800839c <UART_SetConfig+0x590>)
 8008122:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008126:	461a      	mov	r2, r3
 8008128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812a:	fbb3 f3f2 	udiv	r3, r3, r2
 800812e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	685a      	ldr	r2, [r3, #4]
 8008134:	4613      	mov	r3, r2
 8008136:	005b      	lsls	r3, r3, #1
 8008138:	4413      	add	r3, r2
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	429a      	cmp	r2, r3
 800813e:	d305      	bcc.n	800814c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	429a      	cmp	r2, r3
 800814a:	d903      	bls.n	8008154 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008152:	e10d      	b.n	8008370 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008156:	2200      	movs	r2, #0
 8008158:	60bb      	str	r3, [r7, #8]
 800815a:	60fa      	str	r2, [r7, #12]
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008160:	4a8e      	ldr	r2, [pc, #568]	@ (800839c <UART_SetConfig+0x590>)
 8008162:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008166:	b29b      	uxth	r3, r3
 8008168:	2200      	movs	r2, #0
 800816a:	603b      	str	r3, [r7, #0]
 800816c:	607a      	str	r2, [r7, #4]
 800816e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008172:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008176:	f7f8 fd4f 	bl	8000c18 <__aeabi_uldivmod>
 800817a:	4602      	mov	r2, r0
 800817c:	460b      	mov	r3, r1
 800817e:	4610      	mov	r0, r2
 8008180:	4619      	mov	r1, r3
 8008182:	f04f 0200 	mov.w	r2, #0
 8008186:	f04f 0300 	mov.w	r3, #0
 800818a:	020b      	lsls	r3, r1, #8
 800818c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008190:	0202      	lsls	r2, r0, #8
 8008192:	6979      	ldr	r1, [r7, #20]
 8008194:	6849      	ldr	r1, [r1, #4]
 8008196:	0849      	lsrs	r1, r1, #1
 8008198:	2000      	movs	r0, #0
 800819a:	460c      	mov	r4, r1
 800819c:	4605      	mov	r5, r0
 800819e:	eb12 0804 	adds.w	r8, r2, r4
 80081a2:	eb43 0905 	adc.w	r9, r3, r5
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	469a      	mov	sl, r3
 80081ae:	4693      	mov	fp, r2
 80081b0:	4652      	mov	r2, sl
 80081b2:	465b      	mov	r3, fp
 80081b4:	4640      	mov	r0, r8
 80081b6:	4649      	mov	r1, r9
 80081b8:	f7f8 fd2e 	bl	8000c18 <__aeabi_uldivmod>
 80081bc:	4602      	mov	r2, r0
 80081be:	460b      	mov	r3, r1
 80081c0:	4613      	mov	r3, r2
 80081c2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80081c4:	6a3b      	ldr	r3, [r7, #32]
 80081c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081ca:	d308      	bcc.n	80081de <UART_SetConfig+0x3d2>
 80081cc:	6a3b      	ldr	r3, [r7, #32]
 80081ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081d2:	d204      	bcs.n	80081de <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6a3a      	ldr	r2, [r7, #32]
 80081da:	60da      	str	r2, [r3, #12]
 80081dc:	e0c8      	b.n	8008370 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80081e4:	e0c4      	b.n	8008370 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	69db      	ldr	r3, [r3, #28]
 80081ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081ee:	d167      	bne.n	80082c0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80081f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80081f4:	2b08      	cmp	r3, #8
 80081f6:	d828      	bhi.n	800824a <UART_SetConfig+0x43e>
 80081f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008200 <UART_SetConfig+0x3f4>)
 80081fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fe:	bf00      	nop
 8008200:	08008225 	.word	0x08008225
 8008204:	0800822d 	.word	0x0800822d
 8008208:	08008235 	.word	0x08008235
 800820c:	0800824b 	.word	0x0800824b
 8008210:	0800823b 	.word	0x0800823b
 8008214:	0800824b 	.word	0x0800824b
 8008218:	0800824b 	.word	0x0800824b
 800821c:	0800824b 	.word	0x0800824b
 8008220:	08008243 	.word	0x08008243
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008224:	f7fd fa4a 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 8008228:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800822a:	e014      	b.n	8008256 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800822c:	f7fd fa5c 	bl	80056e8 <HAL_RCC_GetPCLK2Freq>
 8008230:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008232:	e010      	b.n	8008256 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008234:	4b5a      	ldr	r3, [pc, #360]	@ (80083a0 <UART_SetConfig+0x594>)
 8008236:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008238:	e00d      	b.n	8008256 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800823a:	f7fd f9d1 	bl	80055e0 <HAL_RCC_GetSysClockFreq>
 800823e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008240:	e009      	b.n	8008256 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008246:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008248:	e005      	b.n	8008256 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800824a:	2300      	movs	r3, #0
 800824c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008254:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	2b00      	cmp	r3, #0
 800825a:	f000 8089 	beq.w	8008370 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008262:	4a4e      	ldr	r2, [pc, #312]	@ (800839c <UART_SetConfig+0x590>)
 8008264:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008268:	461a      	mov	r2, r3
 800826a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008270:	005a      	lsls	r2, r3, #1
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	085b      	lsrs	r3, r3, #1
 8008278:	441a      	add	r2, r3
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008282:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008284:	6a3b      	ldr	r3, [r7, #32]
 8008286:	2b0f      	cmp	r3, #15
 8008288:	d916      	bls.n	80082b8 <UART_SetConfig+0x4ac>
 800828a:	6a3b      	ldr	r3, [r7, #32]
 800828c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008290:	d212      	bcs.n	80082b8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008292:	6a3b      	ldr	r3, [r7, #32]
 8008294:	b29b      	uxth	r3, r3
 8008296:	f023 030f 	bic.w	r3, r3, #15
 800829a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800829c:	6a3b      	ldr	r3, [r7, #32]
 800829e:	085b      	lsrs	r3, r3, #1
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	f003 0307 	and.w	r3, r3, #7
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	8bfb      	ldrh	r3, [r7, #30]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	8bfa      	ldrh	r2, [r7, #30]
 80082b4:	60da      	str	r2, [r3, #12]
 80082b6:	e05b      	b.n	8008370 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80082be:	e057      	b.n	8008370 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80082c0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082c4:	2b08      	cmp	r3, #8
 80082c6:	d828      	bhi.n	800831a <UART_SetConfig+0x50e>
 80082c8:	a201      	add	r2, pc, #4	@ (adr r2, 80082d0 <UART_SetConfig+0x4c4>)
 80082ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ce:	bf00      	nop
 80082d0:	080082f5 	.word	0x080082f5
 80082d4:	080082fd 	.word	0x080082fd
 80082d8:	08008305 	.word	0x08008305
 80082dc:	0800831b 	.word	0x0800831b
 80082e0:	0800830b 	.word	0x0800830b
 80082e4:	0800831b 	.word	0x0800831b
 80082e8:	0800831b 	.word	0x0800831b
 80082ec:	0800831b 	.word	0x0800831b
 80082f0:	08008313 	.word	0x08008313
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082f4:	f7fd f9e2 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 80082f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80082fa:	e014      	b.n	8008326 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082fc:	f7fd f9f4 	bl	80056e8 <HAL_RCC_GetPCLK2Freq>
 8008300:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008302:	e010      	b.n	8008326 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008304:	4b26      	ldr	r3, [pc, #152]	@ (80083a0 <UART_SetConfig+0x594>)
 8008306:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008308:	e00d      	b.n	8008326 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800830a:	f7fd f969 	bl	80055e0 <HAL_RCC_GetSysClockFreq>
 800830e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008310:	e009      	b.n	8008326 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008312:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008316:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008318:	e005      	b.n	8008326 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008324:	bf00      	nop
    }

    if (pclk != 0U)
 8008326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008328:	2b00      	cmp	r3, #0
 800832a:	d021      	beq.n	8008370 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008330:	4a1a      	ldr	r2, [pc, #104]	@ (800839c <UART_SetConfig+0x590>)
 8008332:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008336:	461a      	mov	r2, r3
 8008338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833a:	fbb3 f2f2 	udiv	r2, r3, r2
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	085b      	lsrs	r3, r3, #1
 8008344:	441a      	add	r2, r3
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	fbb2 f3f3 	udiv	r3, r2, r3
 800834e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008350:	6a3b      	ldr	r3, [r7, #32]
 8008352:	2b0f      	cmp	r3, #15
 8008354:	d909      	bls.n	800836a <UART_SetConfig+0x55e>
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800835c:	d205      	bcs.n	800836a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800835e:	6a3b      	ldr	r3, [r7, #32]
 8008360:	b29a      	uxth	r2, r3
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	60da      	str	r2, [r3, #12]
 8008368:	e002      	b.n	8008370 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	2201      	movs	r2, #1
 8008374:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008378:	697b      	ldr	r3, [r7, #20]
 800837a:	2201      	movs	r2, #1
 800837c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	2200      	movs	r2, #0
 8008384:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	2200      	movs	r2, #0
 800838a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800838c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008390:	4618      	mov	r0, r3
 8008392:	3730      	adds	r7, #48	@ 0x30
 8008394:	46bd      	mov	sp, r7
 8008396:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800839a:	bf00      	nop
 800839c:	0800f858 	.word	0x0800f858
 80083a0:	00f42400 	.word	0x00f42400

080083a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083a4:	b480      	push	{r7}
 80083a6:	b083      	sub	sp, #12
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b0:	f003 0308 	and.w	r3, r3, #8
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00a      	beq.n	80083ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	430a      	orrs	r2, r1
 80083cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d2:	f003 0301 	and.w	r3, r3, #1
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00a      	beq.n	80083f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	430a      	orrs	r2, r1
 80083ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083f4:	f003 0302 	and.w	r3, r3, #2
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00a      	beq.n	8008412 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008416:	f003 0304 	and.w	r3, r3, #4
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00a      	beq.n	8008434 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	430a      	orrs	r2, r1
 8008432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008438:	f003 0310 	and.w	r3, r3, #16
 800843c:	2b00      	cmp	r3, #0
 800843e:	d00a      	beq.n	8008456 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800845a:	f003 0320 	and.w	r3, r3, #32
 800845e:	2b00      	cmp	r3, #0
 8008460:	d00a      	beq.n	8008478 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	430a      	orrs	r2, r1
 8008476:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800847c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008480:	2b00      	cmp	r3, #0
 8008482:	d01a      	beq.n	80084ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800849e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80084a2:	d10a      	bne.n	80084ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	430a      	orrs	r2, r1
 80084b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d00a      	beq.n	80084dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	430a      	orrs	r2, r1
 80084da:	605a      	str	r2, [r3, #4]
  }
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e6:	4770      	bx	lr

080084e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b098      	sub	sp, #96	@ 0x60
 80084ec:	af02      	add	r7, sp, #8
 80084ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80084f8:	f7fa ff4c 	bl	8003394 <HAL_GetTick>
 80084fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 0308 	and.w	r3, r3, #8
 8008508:	2b08      	cmp	r3, #8
 800850a:	d12f      	bne.n	800856c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800850c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008510:	9300      	str	r3, [sp, #0]
 8008512:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008514:	2200      	movs	r2, #0
 8008516:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f88e 	bl	800863c <UART_WaitOnFlagUntilTimeout>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d022      	beq.n	800856c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800852c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800852e:	e853 3f00 	ldrex	r3, [r3]
 8008532:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008536:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800853a:	653b      	str	r3, [r7, #80]	@ 0x50
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	461a      	mov	r2, r3
 8008542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008544:	647b      	str	r3, [r7, #68]	@ 0x44
 8008546:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008548:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800854a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800854c:	e841 2300 	strex	r3, r2, [r1]
 8008550:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008554:	2b00      	cmp	r3, #0
 8008556:	d1e6      	bne.n	8008526 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2220      	movs	r2, #32
 800855c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008568:	2303      	movs	r3, #3
 800856a:	e063      	b.n	8008634 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f003 0304 	and.w	r3, r3, #4
 8008576:	2b04      	cmp	r3, #4
 8008578:	d149      	bne.n	800860e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800857a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008582:	2200      	movs	r2, #0
 8008584:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f857 	bl	800863c <UART_WaitOnFlagUntilTimeout>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d03c      	beq.n	800860e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800859a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859c:	e853 3f00 	ldrex	r3, [r3]
 80085a0:	623b      	str	r3, [r7, #32]
   return(result);
 80085a2:	6a3b      	ldr	r3, [r7, #32]
 80085a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	461a      	mov	r2, r3
 80085b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80085b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1e6      	bne.n	8008594 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3308      	adds	r3, #8
 80085cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	e853 3f00 	ldrex	r3, [r3]
 80085d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f023 0301 	bic.w	r3, r3, #1
 80085dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	3308      	adds	r3, #8
 80085e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80085e6:	61fa      	str	r2, [r7, #28]
 80085e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ea:	69b9      	ldr	r1, [r7, #24]
 80085ec:	69fa      	ldr	r2, [r7, #28]
 80085ee:	e841 2300 	strex	r3, r2, [r1]
 80085f2:	617b      	str	r3, [r7, #20]
   return(result);
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d1e5      	bne.n	80085c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2220      	movs	r2, #32
 80085fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e012      	b.n	8008634 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2220      	movs	r2, #32
 8008612:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2220      	movs	r2, #32
 800861a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008632:	2300      	movs	r3, #0
}
 8008634:	4618      	mov	r0, r3
 8008636:	3758      	adds	r7, #88	@ 0x58
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}

0800863c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	603b      	str	r3, [r7, #0]
 8008648:	4613      	mov	r3, r2
 800864a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800864c:	e04f      	b.n	80086ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008654:	d04b      	beq.n	80086ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008656:	f7fa fe9d 	bl	8003394 <HAL_GetTick>
 800865a:	4602      	mov	r2, r0
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	1ad3      	subs	r3, r2, r3
 8008660:	69ba      	ldr	r2, [r7, #24]
 8008662:	429a      	cmp	r2, r3
 8008664:	d302      	bcc.n	800866c <UART_WaitOnFlagUntilTimeout+0x30>
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d101      	bne.n	8008670 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800866c:	2303      	movs	r3, #3
 800866e:	e04e      	b.n	800870e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f003 0304 	and.w	r3, r3, #4
 800867a:	2b00      	cmp	r3, #0
 800867c:	d037      	beq.n	80086ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	2b80      	cmp	r3, #128	@ 0x80
 8008682:	d034      	beq.n	80086ee <UART_WaitOnFlagUntilTimeout+0xb2>
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	2b40      	cmp	r3, #64	@ 0x40
 8008688:	d031      	beq.n	80086ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	69db      	ldr	r3, [r3, #28]
 8008690:	f003 0308 	and.w	r3, r3, #8
 8008694:	2b08      	cmp	r3, #8
 8008696:	d110      	bne.n	80086ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2208      	movs	r2, #8
 800869e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f000 fa42 	bl	8008b2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2208      	movs	r2, #8
 80086aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2200      	movs	r2, #0
 80086b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e029      	b.n	800870e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80086c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80086c8:	d111      	bne.n	80086ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80086d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f000 fa28 	bl	8008b2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2220      	movs	r2, #32
 80086de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80086ea:	2303      	movs	r3, #3
 80086ec:	e00f      	b.n	800870e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	69da      	ldr	r2, [r3, #28]
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	4013      	ands	r3, r2
 80086f8:	68ba      	ldr	r2, [r7, #8]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	bf0c      	ite	eq
 80086fe:	2301      	moveq	r3, #1
 8008700:	2300      	movne	r3, #0
 8008702:	b2db      	uxtb	r3, r3
 8008704:	461a      	mov	r2, r3
 8008706:	79fb      	ldrb	r3, [r7, #7]
 8008708:	429a      	cmp	r2, r3
 800870a:	d0a0      	beq.n	800864e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
	...

08008718 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008718:	b480      	push	{r7}
 800871a:	b0a3      	sub	sp, #140	@ 0x8c
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	4613      	mov	r3, r2
 8008724:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	88fa      	ldrh	r2, [r7, #6]
 8008730:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	88fa      	ldrh	r2, [r7, #6]
 8008738:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800874a:	d10e      	bne.n	800876a <UART_Start_Receive_IT+0x52>
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d105      	bne.n	8008760 <UART_Start_Receive_IT+0x48>
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800875a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800875e:	e02d      	b.n	80087bc <UART_Start_Receive_IT+0xa4>
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	22ff      	movs	r2, #255	@ 0xff
 8008764:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008768:	e028      	b.n	80087bc <UART_Start_Receive_IT+0xa4>
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10d      	bne.n	800878e <UART_Start_Receive_IT+0x76>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	691b      	ldr	r3, [r3, #16]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d104      	bne.n	8008784 <UART_Start_Receive_IT+0x6c>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	22ff      	movs	r2, #255	@ 0xff
 800877e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008782:	e01b      	b.n	80087bc <UART_Start_Receive_IT+0xa4>
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	227f      	movs	r2, #127	@ 0x7f
 8008788:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800878c:	e016      	b.n	80087bc <UART_Start_Receive_IT+0xa4>
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008796:	d10d      	bne.n	80087b4 <UART_Start_Receive_IT+0x9c>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d104      	bne.n	80087aa <UART_Start_Receive_IT+0x92>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	227f      	movs	r2, #127	@ 0x7f
 80087a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80087a8:	e008      	b.n	80087bc <UART_Start_Receive_IT+0xa4>
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	223f      	movs	r2, #63	@ 0x3f
 80087ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80087b2:	e003      	b.n	80087bc <UART_Start_Receive_IT+0xa4>
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2200      	movs	r2, #0
 80087c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2222      	movs	r2, #34	@ 0x22
 80087c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	3308      	adds	r3, #8
 80087d2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80087d6:	e853 3f00 	ldrex	r3, [r3]
 80087da:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80087dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087de:	f043 0301 	orr.w	r3, r3, #1
 80087e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3308      	adds	r3, #8
 80087ec:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80087f0:	673a      	str	r2, [r7, #112]	@ 0x70
 80087f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80087f6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80087f8:	e841 2300 	strex	r3, r2, [r1]
 80087fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80087fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008800:	2b00      	cmp	r3, #0
 8008802:	d1e3      	bne.n	80087cc <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800880c:	d14f      	bne.n	80088ae <UART_Start_Receive_IT+0x196>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008814:	88fa      	ldrh	r2, [r7, #6]
 8008816:	429a      	cmp	r2, r3
 8008818:	d349      	bcc.n	80088ae <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008822:	d107      	bne.n	8008834 <UART_Start_Receive_IT+0x11c>
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	691b      	ldr	r3, [r3, #16]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d103      	bne.n	8008834 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	4a47      	ldr	r2, [pc, #284]	@ (800894c <UART_Start_Receive_IT+0x234>)
 8008830:	675a      	str	r2, [r3, #116]	@ 0x74
 8008832:	e002      	b.n	800883a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	4a46      	ldr	r2, [pc, #280]	@ (8008950 <UART_Start_Receive_IT+0x238>)
 8008838:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d01a      	beq.n	8008878 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008848:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800884a:	e853 3f00 	ldrex	r3, [r3]
 800884e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008856:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	461a      	mov	r2, r3
 8008860:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008864:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008866:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008868:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800886a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800886c:	e841 2300 	strex	r3, r2, [r1]
 8008870:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008872:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008874:	2b00      	cmp	r3, #0
 8008876:	d1e4      	bne.n	8008842 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	3308      	adds	r3, #8
 800887e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008882:	e853 3f00 	ldrex	r3, [r3]
 8008886:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800888e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	3308      	adds	r3, #8
 8008896:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008898:	64ba      	str	r2, [r7, #72]	@ 0x48
 800889a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800889c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800889e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088a0:	e841 2300 	strex	r3, r2, [r1]
 80088a4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80088a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1e5      	bne.n	8008878 <UART_Start_Receive_IT+0x160>
 80088ac:	e046      	b.n	800893c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088b6:	d107      	bne.n	80088c8 <UART_Start_Receive_IT+0x1b0>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	691b      	ldr	r3, [r3, #16]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d103      	bne.n	80088c8 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	4a24      	ldr	r2, [pc, #144]	@ (8008954 <UART_Start_Receive_IT+0x23c>)
 80088c4:	675a      	str	r2, [r3, #116]	@ 0x74
 80088c6:	e002      	b.n	80088ce <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	4a23      	ldr	r2, [pc, #140]	@ (8008958 <UART_Start_Receive_IT+0x240>)
 80088cc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	691b      	ldr	r3, [r3, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d019      	beq.n	800890a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088de:	e853 3f00 	ldrex	r3, [r3]
 80088e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80088ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	461a      	mov	r2, r3
 80088f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80088f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80088f6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80088fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088fc:	e841 2300 	strex	r3, r2, [r1]
 8008900:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e6      	bne.n	80088d6 <UART_Start_Receive_IT+0x1be>
 8008908:	e018      	b.n	800893c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	e853 3f00 	ldrex	r3, [r3]
 8008916:	613b      	str	r3, [r7, #16]
   return(result);
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	f043 0320 	orr.w	r3, r3, #32
 800891e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	461a      	mov	r2, r3
 8008926:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008928:	623b      	str	r3, [r7, #32]
 800892a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892c:	69f9      	ldr	r1, [r7, #28]
 800892e:	6a3a      	ldr	r2, [r7, #32]
 8008930:	e841 2300 	strex	r3, r2, [r1]
 8008934:	61bb      	str	r3, [r7, #24]
   return(result);
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d1e6      	bne.n	800890a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	378c      	adds	r7, #140	@ 0x8c
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop
 800894c:	08009531 	.word	0x08009531
 8008950:	080091cd 	.word	0x080091cd
 8008954:	08009015 	.word	0x08009015
 8008958:	08008e5d 	.word	0x08008e5d

0800895c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b096      	sub	sp, #88	@ 0x58
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	4613      	mov	r3, r2
 8008968:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	88fa      	ldrh	r2, [r7, #6]
 8008974:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2222      	movs	r2, #34	@ 0x22
 8008984:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800898e:	2b00      	cmp	r3, #0
 8008990:	d02d      	beq.n	80089ee <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008998:	4a40      	ldr	r2, [pc, #256]	@ (8008a9c <UART_Start_Receive_DMA+0x140>)
 800899a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089a2:	4a3f      	ldr	r2, [pc, #252]	@ (8008aa0 <UART_Start_Receive_DMA+0x144>)
 80089a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ac:	4a3d      	ldr	r2, [pc, #244]	@ (8008aa4 <UART_Start_Receive_DMA+0x148>)
 80089ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b6:	2200      	movs	r2, #0
 80089b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	3324      	adds	r3, #36	@ 0x24
 80089c6:	4619      	mov	r1, r3
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089cc:	461a      	mov	r2, r3
 80089ce:	88fb      	ldrh	r3, [r7, #6]
 80089d0:	f7fa fea4 	bl	800371c <HAL_DMA_Start_IT>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d009      	beq.n	80089ee <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2210      	movs	r2, #16
 80089de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2220      	movs	r2, #32
 80089e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e051      	b.n	8008a92 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d018      	beq.n	8008a28 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089fe:	e853 3f00 	ldrex	r3, [r3]
 8008a02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	461a      	mov	r2, r3
 8008a12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a16:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a18:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a1c:	e841 2300 	strex	r3, r2, [r1]
 8008a20:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008a22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d1e6      	bne.n	80089f6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	3308      	adds	r3, #8
 8008a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a32:	e853 3f00 	ldrex	r3, [r3]
 8008a36:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a3a:	f043 0301 	orr.w	r3, r3, #1
 8008a3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	3308      	adds	r3, #8
 8008a46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008a48:	637a      	str	r2, [r7, #52]	@ 0x34
 8008a4a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008a4e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a50:	e841 2300 	strex	r3, r2, [r1]
 8008a54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d1e5      	bne.n	8008a28 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	3308      	adds	r3, #8
 8008a62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	e853 3f00 	ldrex	r3, [r3]
 8008a6a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a6c:	693b      	ldr	r3, [r7, #16]
 8008a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	3308      	adds	r3, #8
 8008a7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a7c:	623a      	str	r2, [r7, #32]
 8008a7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a80:	69f9      	ldr	r1, [r7, #28]
 8008a82:	6a3a      	ldr	r2, [r7, #32]
 8008a84:	e841 2300 	strex	r3, r2, [r1]
 8008a88:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1e5      	bne.n	8008a5c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008a90:	2300      	movs	r3, #0
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3758      	adds	r7, #88	@ 0x58
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	08008bf7 	.word	0x08008bf7
 8008aa0:	08008d23 	.word	0x08008d23
 8008aa4:	08008d61 	.word	0x08008d61

08008aa8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b08f      	sub	sp, #60	@ 0x3c
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab6:	6a3b      	ldr	r3, [r7, #32]
 8008ab8:	e853 3f00 	ldrex	r3, [r3]
 8008abc:	61fb      	str	r3, [r7, #28]
   return(result);
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	461a      	mov	r2, r3
 8008acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ad0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ad4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ad6:	e841 2300 	strex	r3, r2, [r1]
 8008ada:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d1e6      	bne.n	8008ab0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	3308      	adds	r3, #8
 8008ae8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	e853 3f00 	ldrex	r3, [r3]
 8008af0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008af8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	3308      	adds	r3, #8
 8008b00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b02:	61ba      	str	r2, [r7, #24]
 8008b04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b06:	6979      	ldr	r1, [r7, #20]
 8008b08:	69ba      	ldr	r2, [r7, #24]
 8008b0a:	e841 2300 	strex	r3, r2, [r1]
 8008b0e:	613b      	str	r3, [r7, #16]
   return(result);
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d1e5      	bne.n	8008ae2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008b1e:	bf00      	nop
 8008b20:	373c      	adds	r7, #60	@ 0x3c
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr

08008b2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b2a:	b480      	push	{r7}
 8008b2c:	b095      	sub	sp, #84	@ 0x54
 8008b2e:	af00      	add	r7, sp, #0
 8008b30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b3a:	e853 3f00 	ldrex	r3, [r3]
 8008b3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b50:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e6      	bne.n	8008b32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	3308      	adds	r3, #8
 8008b6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6c:	6a3b      	ldr	r3, [r7, #32]
 8008b6e:	e853 3f00 	ldrex	r3, [r3]
 8008b72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b7a:	f023 0301 	bic.w	r3, r3, #1
 8008b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	3308      	adds	r3, #8
 8008b86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b90:	e841 2300 	strex	r3, r2, [r1]
 8008b94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1e3      	bne.n	8008b64 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d118      	bne.n	8008bd6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	e853 3f00 	ldrex	r3, [r3]
 8008bb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	f023 0310 	bic.w	r3, r3, #16
 8008bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bc2:	61bb      	str	r3, [r7, #24]
 8008bc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc6:	6979      	ldr	r1, [r7, #20]
 8008bc8:	69ba      	ldr	r2, [r7, #24]
 8008bca:	e841 2300 	strex	r3, r2, [r1]
 8008bce:	613b      	str	r3, [r7, #16]
   return(result);
 8008bd0:	693b      	ldr	r3, [r7, #16]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d1e6      	bne.n	8008ba4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2220      	movs	r2, #32
 8008bda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2200      	movs	r2, #0
 8008be2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008bea:	bf00      	nop
 8008bec:	3754      	adds	r7, #84	@ 0x54
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr

08008bf6 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b09c      	sub	sp, #112	@ 0x70
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c02:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f003 0320 	and.w	r3, r3, #32
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d171      	bne.n	8008cf6 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c14:	2200      	movs	r2, #0
 8008c16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c22:	e853 3f00 	ldrex	r3, [r3]
 8008c26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c2e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	461a      	mov	r2, r3
 8008c36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c3a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c40:	e841 2300 	strex	r3, r2, [r1]
 8008c44:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1e6      	bne.n	8008c1a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	3308      	adds	r3, #8
 8008c52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c56:	e853 3f00 	ldrex	r3, [r3]
 8008c5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c5e:	f023 0301 	bic.w	r3, r3, #1
 8008c62:	667b      	str	r3, [r7, #100]	@ 0x64
 8008c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3308      	adds	r3, #8
 8008c6a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008c6c:	647a      	str	r2, [r7, #68]	@ 0x44
 8008c6e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e5      	bne.n	8008c4c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	3308      	adds	r3, #8
 8008c86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8a:	e853 3f00 	ldrex	r3, [r3]
 8008c8e:	623b      	str	r3, [r7, #32]
   return(result);
 8008c90:	6a3b      	ldr	r3, [r7, #32]
 8008c92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c96:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	3308      	adds	r3, #8
 8008c9e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ca0:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ca2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ca8:	e841 2300 	strex	r3, r2, [r1]
 8008cac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d1e5      	bne.n	8008c80 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008cb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cb6:	2220      	movs	r2, #32
 8008cb8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cbc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d118      	bne.n	8008cf6 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cc4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	e853 3f00 	ldrex	r3, [r3]
 8008cd0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f023 0310 	bic.w	r3, r3, #16
 8008cd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008cda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ce2:	61fb      	str	r3, [r7, #28]
 8008ce4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce6:	69b9      	ldr	r1, [r7, #24]
 8008ce8:	69fa      	ldr	r2, [r7, #28]
 8008cea:	e841 2300 	strex	r3, r2, [r1]
 8008cee:	617b      	str	r3, [r7, #20]
   return(result);
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d1e6      	bne.n	8008cc4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008cfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d00:	2b01      	cmp	r3, #1
 8008d02:	d107      	bne.n	8008d14 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008d06:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d0a:	4619      	mov	r1, r3
 8008d0c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d0e:	f7ff f871 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d12:	e002      	b.n	8008d1a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008d14:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008d16:	f7f9 f8f5 	bl	8001f04 <HAL_UART_RxCpltCallback>
}
 8008d1a:	bf00      	nop
 8008d1c:	3770      	adds	r7, #112	@ 0x70
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b084      	sub	sp, #16
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2201      	movs	r2, #1
 8008d34:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d109      	bne.n	8008d52 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008d44:	085b      	lsrs	r3, r3, #1
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	4619      	mov	r1, r3
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f7ff f852 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008d50:	e002      	b.n	8008d58 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008d52:	68f8      	ldr	r0, [r7, #12]
 8008d54:	f7f9 f8c0 	bl	8001ed8 <HAL_UART_RxHalfCpltCallback>
}
 8008d58:	bf00      	nop
 8008d5a:	3710      	adds	r7, #16
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b086      	sub	sp, #24
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d6c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d74:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008d7c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d88:	2b80      	cmp	r3, #128	@ 0x80
 8008d8a:	d109      	bne.n	8008da0 <UART_DMAError+0x40>
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	2b21      	cmp	r3, #33	@ 0x21
 8008d90:	d106      	bne.n	8008da0 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	2200      	movs	r2, #0
 8008d96:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008d9a:	6978      	ldr	r0, [r7, #20]
 8008d9c:	f7ff fe84 	bl	8008aa8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008daa:	2b40      	cmp	r3, #64	@ 0x40
 8008dac:	d109      	bne.n	8008dc2 <UART_DMAError+0x62>
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2b22      	cmp	r3, #34	@ 0x22
 8008db2:	d106      	bne.n	8008dc2 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	2200      	movs	r2, #0
 8008db8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008dbc:	6978      	ldr	r0, [r7, #20]
 8008dbe:	f7ff feb4 	bl	8008b2a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dc8:	f043 0210 	orr.w	r2, r3, #16
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dd2:	6978      	ldr	r0, [r7, #20]
 8008dd4:	f7ff f804 	bl	8007de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd8:	bf00      	nop
 8008dda:	3718      	adds	r7, #24
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f7fe fff2 	bl	8007de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dfc:	bf00      	nop
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b088      	sub	sp, #32
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	e853 3f00 	ldrex	r3, [r3]
 8008e18:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e20:	61fb      	str	r3, [r7, #28]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	461a      	mov	r2, r3
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	61bb      	str	r3, [r7, #24]
 8008e2c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e2e:	6979      	ldr	r1, [r7, #20]
 8008e30:	69ba      	ldr	r2, [r7, #24]
 8008e32:	e841 2300 	strex	r3, r2, [r1]
 8008e36:	613b      	str	r3, [r7, #16]
   return(result);
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1e6      	bne.n	8008e0c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2220      	movs	r2, #32
 8008e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e4c:	6878      	ldr	r0, [r7, #4]
 8008e4e:	f7fe ffbd 	bl	8007dcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e52:	bf00      	nop
 8008e54:	3720      	adds	r7, #32
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bd80      	pop	{r7, pc}
	...

08008e5c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b09c      	sub	sp, #112	@ 0x70
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e6a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e74:	2b22      	cmp	r3, #34	@ 0x22
 8008e76:	f040 80be 	bne.w	8008ff6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e80:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e84:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008e88:	b2d9      	uxtb	r1, r3
 8008e8a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e94:	400a      	ands	r2, r1
 8008e96:	b2d2      	uxtb	r2, r2
 8008e98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	3b01      	subs	r3, #1
 8008eae:	b29a      	uxth	r2, r3
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	f040 80a1 	bne.w	8009006 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ecc:	e853 3f00 	ldrex	r3, [r3]
 8008ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ed4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	461a      	mov	r2, r3
 8008ee0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ee2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ee4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008ee8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008eea:	e841 2300 	strex	r3, r2, [r1]
 8008eee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1e6      	bne.n	8008ec4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	3308      	adds	r3, #8
 8008efc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f00:	e853 3f00 	ldrex	r3, [r3]
 8008f04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f08:	f023 0301 	bic.w	r3, r3, #1
 8008f0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3308      	adds	r3, #8
 8008f14:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008f16:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f18:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f1e:	e841 2300 	strex	r3, r2, [r1]
 8008f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1e5      	bne.n	8008ef6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2220      	movs	r2, #32
 8008f2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a33      	ldr	r2, [pc, #204]	@ (8009010 <UART_RxISR_8BIT+0x1b4>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d01f      	beq.n	8008f88 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d018      	beq.n	8008f88 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f5e:	e853 3f00 	ldrex	r3, [r3]
 8008f62:	623b      	str	r3, [r7, #32]
   return(result);
 8008f64:	6a3b      	ldr	r3, [r7, #32]
 8008f66:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008f6a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	461a      	mov	r2, r3
 8008f72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008f74:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f76:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f7c:	e841 2300 	strex	r3, r2, [r1]
 8008f80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1e6      	bne.n	8008f56 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d12e      	bne.n	8008fee <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	e853 3f00 	ldrex	r3, [r3]
 8008fa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f023 0310 	bic.w	r3, r3, #16
 8008faa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008fb4:	61fb      	str	r3, [r7, #28]
 8008fb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb8:	69b9      	ldr	r1, [r7, #24]
 8008fba:	69fa      	ldr	r2, [r7, #28]
 8008fbc:	e841 2300 	strex	r3, r2, [r1]
 8008fc0:	617b      	str	r3, [r7, #20]
   return(result);
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d1e6      	bne.n	8008f96 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	69db      	ldr	r3, [r3, #28]
 8008fce:	f003 0310 	and.w	r3, r3, #16
 8008fd2:	2b10      	cmp	r3, #16
 8008fd4:	d103      	bne.n	8008fde <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2210      	movs	r2, #16
 8008fdc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f7fe ff04 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008fec:	e00b      	b.n	8009006 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f7f8 ff88 	bl	8001f04 <HAL_UART_RxCpltCallback>
}
 8008ff4:	e007      	b.n	8009006 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	699a      	ldr	r2, [r3, #24]
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f042 0208 	orr.w	r2, r2, #8
 8009004:	619a      	str	r2, [r3, #24]
}
 8009006:	bf00      	nop
 8009008:	3770      	adds	r7, #112	@ 0x70
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	40008000 	.word	0x40008000

08009014 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b09c      	sub	sp, #112	@ 0x70
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009022:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800902c:	2b22      	cmp	r3, #34	@ 0x22
 800902e:	f040 80be 	bne.w	80091ae <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009038:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009040:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009042:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009046:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800904a:	4013      	ands	r3, r2
 800904c:	b29a      	uxth	r2, r3
 800904e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009050:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009056:	1c9a      	adds	r2, r3, #2
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009062:	b29b      	uxth	r3, r3
 8009064:	3b01      	subs	r3, #1
 8009066:	b29a      	uxth	r2, r3
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009074:	b29b      	uxth	r3, r3
 8009076:	2b00      	cmp	r3, #0
 8009078:	f040 80a1 	bne.w	80091be <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009084:	e853 3f00 	ldrex	r3, [r3]
 8009088:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800908a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800908c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009090:	667b      	str	r3, [r7, #100]	@ 0x64
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	461a      	mov	r2, r3
 8009098:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800909a:	657b      	str	r3, [r7, #84]	@ 0x54
 800909c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80090a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80090a2:	e841 2300 	strex	r3, r2, [r1]
 80090a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80090a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d1e6      	bne.n	800907c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	3308      	adds	r3, #8
 80090b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b8:	e853 3f00 	ldrex	r3, [r3]
 80090bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c0:	f023 0301 	bic.w	r3, r3, #1
 80090c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3308      	adds	r3, #8
 80090cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80090ce:	643a      	str	r2, [r7, #64]	@ 0x40
 80090d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090d6:	e841 2300 	strex	r3, r2, [r1]
 80090da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d1e5      	bne.n	80090ae <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2220      	movs	r2, #32
 80090e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2200      	movs	r2, #0
 80090ee:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2200      	movs	r2, #0
 80090f4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a33      	ldr	r2, [pc, #204]	@ (80091c8 <UART_RxISR_16BIT+0x1b4>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d01f      	beq.n	8009140 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d018      	beq.n	8009140 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009114:	6a3b      	ldr	r3, [r7, #32]
 8009116:	e853 3f00 	ldrex	r3, [r3]
 800911a:	61fb      	str	r3, [r7, #28]
   return(result);
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009122:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	461a      	mov	r2, r3
 800912a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800912c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800912e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009130:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009132:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009134:	e841 2300 	strex	r3, r2, [r1]
 8009138:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800913a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1e6      	bne.n	800910e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009144:	2b01      	cmp	r3, #1
 8009146:	d12e      	bne.n	80091a6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2200      	movs	r2, #0
 800914c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	e853 3f00 	ldrex	r3, [r3]
 800915a:	60bb      	str	r3, [r7, #8]
   return(result);
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	f023 0310 	bic.w	r3, r3, #16
 8009162:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	461a      	mov	r2, r3
 800916a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800916c:	61bb      	str	r3, [r7, #24]
 800916e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009170:	6979      	ldr	r1, [r7, #20]
 8009172:	69ba      	ldr	r2, [r7, #24]
 8009174:	e841 2300 	strex	r3, r2, [r1]
 8009178:	613b      	str	r3, [r7, #16]
   return(result);
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d1e6      	bne.n	800914e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	69db      	ldr	r3, [r3, #28]
 8009186:	f003 0310 	and.w	r3, r3, #16
 800918a:	2b10      	cmp	r3, #16
 800918c:	d103      	bne.n	8009196 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	2210      	movs	r2, #16
 8009194:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800919c:	4619      	mov	r1, r3
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f7fe fe28 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80091a4:	e00b      	b.n	80091be <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f7f8 feac 	bl	8001f04 <HAL_UART_RxCpltCallback>
}
 80091ac:	e007      	b.n	80091be <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	699a      	ldr	r2, [r3, #24]
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f042 0208 	orr.w	r2, r2, #8
 80091bc:	619a      	str	r2, [r3, #24]
}
 80091be:	bf00      	nop
 80091c0:	3770      	adds	r7, #112	@ 0x70
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}
 80091c6:	bf00      	nop
 80091c8:	40008000 	.word	0x40008000

080091cc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b0ac      	sub	sp, #176	@ 0xb0
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80091da:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	69db      	ldr	r3, [r3, #28]
 80091e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	689b      	ldr	r3, [r3, #8]
 80091f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009202:	2b22      	cmp	r3, #34	@ 0x22
 8009204:	f040 8183 	bne.w	800950e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800920e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009212:	e126      	b.n	8009462 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800921a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800921e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009222:	b2d9      	uxtb	r1, r3
 8009224:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009228:	b2da      	uxtb	r2, r3
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800922e:	400a      	ands	r2, r1
 8009230:	b2d2      	uxtb	r2, r2
 8009232:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009238:	1c5a      	adds	r2, r3, #1
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009244:	b29b      	uxth	r3, r3
 8009246:	3b01      	subs	r3, #1
 8009248:	b29a      	uxth	r2, r3
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	69db      	ldr	r3, [r3, #28]
 8009256:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800925a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800925e:	f003 0307 	and.w	r3, r3, #7
 8009262:	2b00      	cmp	r3, #0
 8009264:	d053      	beq.n	800930e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800926a:	f003 0301 	and.w	r3, r3, #1
 800926e:	2b00      	cmp	r3, #0
 8009270:	d011      	beq.n	8009296 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009272:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800927a:	2b00      	cmp	r3, #0
 800927c:	d00b      	beq.n	8009296 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2201      	movs	r2, #1
 8009284:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800928c:	f043 0201 	orr.w	r2, r3, #1
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d011      	beq.n	80092c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80092a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00b      	beq.n	80092c6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2202      	movs	r2, #2
 80092b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092bc:	f043 0204 	orr.w	r2, r3, #4
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80092c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092ca:	f003 0304 	and.w	r3, r3, #4
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d011      	beq.n	80092f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80092d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d00b      	beq.n	80092f6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2204      	movs	r2, #4
 80092e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092ec:	f043 0202 	orr.w	r2, r3, #2
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d006      	beq.n	800930e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f7fe fd6d 	bl	8007de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009314:	b29b      	uxth	r3, r3
 8009316:	2b00      	cmp	r3, #0
 8009318:	f040 80a3 	bne.w	8009462 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009322:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009324:	e853 3f00 	ldrex	r3, [r3]
 8009328:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800932a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800932c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009330:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	461a      	mov	r2, r3
 800933a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800933e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009340:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009342:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009344:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009346:	e841 2300 	strex	r3, r2, [r1]
 800934a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800934c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1e4      	bne.n	800931c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3308      	adds	r3, #8
 8009358:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800935c:	e853 3f00 	ldrex	r3, [r3]
 8009360:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009362:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009364:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009368:	f023 0301 	bic.w	r3, r3, #1
 800936c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	3308      	adds	r3, #8
 8009376:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800937a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800937c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009380:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009382:	e841 2300 	strex	r3, r2, [r1]
 8009386:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009388:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1e1      	bne.n	8009352 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2220      	movs	r2, #32
 8009392:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2200      	movs	r2, #0
 800939a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	4a60      	ldr	r2, [pc, #384]	@ (8009528 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d021      	beq.n	80093f0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d01a      	beq.n	80093f0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093c2:	e853 3f00 	ldrex	r3, [r3]
 80093c6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80093c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80093ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	461a      	mov	r2, r3
 80093d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80093dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80093de:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80093e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80093e4:	e841 2300 	strex	r3, r2, [r1]
 80093e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80093ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d1e4      	bne.n	80093ba <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d130      	bne.n	800945a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009406:	e853 3f00 	ldrex	r3, [r3]
 800940a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800940c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800940e:	f023 0310 	bic.w	r3, r3, #16
 8009412:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	461a      	mov	r2, r3
 800941c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009420:	643b      	str	r3, [r7, #64]	@ 0x40
 8009422:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009424:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009426:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009428:	e841 2300 	strex	r3, r2, [r1]
 800942c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800942e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009430:	2b00      	cmp	r3, #0
 8009432:	d1e4      	bne.n	80093fe <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	69db      	ldr	r3, [r3, #28]
 800943a:	f003 0310 	and.w	r3, r3, #16
 800943e:	2b10      	cmp	r3, #16
 8009440:	d103      	bne.n	800944a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	2210      	movs	r2, #16
 8009448:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009450:	4619      	mov	r1, r3
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f7fe fcce 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009458:	e00e      	b.n	8009478 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7f8 fd52 	bl	8001f04 <HAL_UART_RxCpltCallback>
        break;
 8009460:	e00a      	b.n	8009478 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009462:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009466:	2b00      	cmp	r3, #0
 8009468:	d006      	beq.n	8009478 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800946a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800946e:	f003 0320 	and.w	r3, r3, #32
 8009472:	2b00      	cmp	r3, #0
 8009474:	f47f aece 	bne.w	8009214 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800947e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009482:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009486:	2b00      	cmp	r3, #0
 8009488:	d049      	beq.n	800951e <UART_RxISR_8BIT_FIFOEN+0x352>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009490:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009494:	429a      	cmp	r2, r3
 8009496:	d242      	bcs.n	800951e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	3308      	adds	r3, #8
 800949e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a0:	6a3b      	ldr	r3, [r7, #32]
 80094a2:	e853 3f00 	ldrex	r3, [r3]
 80094a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80094a8:	69fb      	ldr	r3, [r7, #28]
 80094aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	3308      	adds	r3, #8
 80094b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80094bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80094be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80094c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094c4:	e841 2300 	strex	r3, r2, [r1]
 80094c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1e3      	bne.n	8009498 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	4a16      	ldr	r2, [pc, #88]	@ (800952c <UART_RxISR_8BIT_FIFOEN+0x360>)
 80094d4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	e853 3f00 	ldrex	r3, [r3]
 80094e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	f043 0320 	orr.w	r3, r3, #32
 80094ea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	461a      	mov	r2, r3
 80094f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80094f8:	61bb      	str	r3, [r7, #24]
 80094fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094fc:	6979      	ldr	r1, [r7, #20]
 80094fe:	69ba      	ldr	r2, [r7, #24]
 8009500:	e841 2300 	strex	r3, r2, [r1]
 8009504:	613b      	str	r3, [r7, #16]
   return(result);
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d1e4      	bne.n	80094d6 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800950c:	e007      	b.n	800951e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	699a      	ldr	r2, [r3, #24]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f042 0208 	orr.w	r2, r2, #8
 800951c:	619a      	str	r2, [r3, #24]
}
 800951e:	bf00      	nop
 8009520:	37b0      	adds	r7, #176	@ 0xb0
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
 8009526:	bf00      	nop
 8009528:	40008000 	.word	0x40008000
 800952c:	08008e5d 	.word	0x08008e5d

08009530 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b0ae      	sub	sp, #184	@ 0xb8
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800953e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	69db      	ldr	r3, [r3, #28]
 8009548:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	689b      	ldr	r3, [r3, #8]
 800955c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009566:	2b22      	cmp	r3, #34	@ 0x22
 8009568:	f040 8187 	bne.w	800987a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009572:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009576:	e12a      	b.n	80097ce <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800957e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009586:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800958a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800958e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009592:	4013      	ands	r3, r2
 8009594:	b29a      	uxth	r2, r3
 8009596:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800959a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095a0:	1c9a      	adds	r2, r3, #2
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	3b01      	subs	r3, #1
 80095b0:	b29a      	uxth	r2, r3
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	69db      	ldr	r3, [r3, #28]
 80095be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80095c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095c6:	f003 0307 	and.w	r3, r3, #7
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d053      	beq.n	8009676 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095d2:	f003 0301 	and.w	r3, r3, #1
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d011      	beq.n	80095fe <UART_RxISR_16BIT_FIFOEN+0xce>
 80095da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80095de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d00b      	beq.n	80095fe <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2201      	movs	r2, #1
 80095ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f4:	f043 0201 	orr.w	r2, r3, #1
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009602:	f003 0302 	and.w	r3, r3, #2
 8009606:	2b00      	cmp	r3, #0
 8009608:	d011      	beq.n	800962e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800960a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800960e:	f003 0301 	and.w	r3, r3, #1
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00b      	beq.n	800962e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	2202      	movs	r2, #2
 800961c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009624:	f043 0204 	orr.w	r2, r3, #4
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800962e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009632:	f003 0304 	and.w	r3, r3, #4
 8009636:	2b00      	cmp	r3, #0
 8009638:	d011      	beq.n	800965e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800963a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800963e:	f003 0301 	and.w	r3, r3, #1
 8009642:	2b00      	cmp	r3, #0
 8009644:	d00b      	beq.n	800965e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	2204      	movs	r2, #4
 800964c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009654:	f043 0202 	orr.w	r2, r3, #2
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009664:	2b00      	cmp	r3, #0
 8009666:	d006      	beq.n	8009676 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7fe fbb9 	bl	8007de0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2200      	movs	r2, #0
 8009672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800967c:	b29b      	uxth	r3, r3
 800967e:	2b00      	cmp	r3, #0
 8009680:	f040 80a5 	bne.w	80097ce <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800968c:	e853 3f00 	ldrex	r3, [r3]
 8009690:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009692:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009698:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	461a      	mov	r2, r3
 80096a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80096aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80096ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80096b2:	e841 2300 	strex	r3, r2, [r1]
 80096b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80096b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d1e2      	bne.n	8009684 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	3308      	adds	r3, #8
 80096c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096c8:	e853 3f00 	ldrex	r3, [r3]
 80096cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80096ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80096d4:	f023 0301 	bic.w	r3, r3, #1
 80096d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	3308      	adds	r3, #8
 80096e2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80096e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80096e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80096ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80096ee:	e841 2300 	strex	r3, r2, [r1]
 80096f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80096f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d1e1      	bne.n	80096be <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	2220      	movs	r2, #32
 80096fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2200      	movs	r2, #0
 8009706:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	4a60      	ldr	r2, [pc, #384]	@ (8009894 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d021      	beq.n	800975c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009722:	2b00      	cmp	r3, #0
 8009724:	d01a      	beq.n	800975c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800972c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800972e:	e853 3f00 	ldrex	r3, [r3]
 8009732:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009734:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009736:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800973a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	461a      	mov	r2, r3
 8009744:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009748:	65bb      	str	r3, [r7, #88]	@ 0x58
 800974a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800974c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800974e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009750:	e841 2300 	strex	r3, r2, [r1]
 8009754:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1e4      	bne.n	8009726 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009760:	2b01      	cmp	r3, #1
 8009762:	d130      	bne.n	80097c6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009772:	e853 3f00 	ldrex	r3, [r3]
 8009776:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800977a:	f023 0310 	bic.w	r3, r3, #16
 800977e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	461a      	mov	r2, r3
 8009788:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800978c:	647b      	str	r3, [r7, #68]	@ 0x44
 800978e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009790:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009794:	e841 2300 	strex	r3, r2, [r1]
 8009798:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800979a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800979c:	2b00      	cmp	r3, #0
 800979e:	d1e4      	bne.n	800976a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	69db      	ldr	r3, [r3, #28]
 80097a6:	f003 0310 	and.w	r3, r3, #16
 80097aa:	2b10      	cmp	r3, #16
 80097ac:	d103      	bne.n	80097b6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2210      	movs	r2, #16
 80097b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097bc:	4619      	mov	r1, r3
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f7fe fb18 	bl	8007df4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80097c4:	e00e      	b.n	80097e4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f7f8 fb9c 	bl	8001f04 <HAL_UART_RxCpltCallback>
        break;
 80097cc:	e00a      	b.n	80097e4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80097ce:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d006      	beq.n	80097e4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80097d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80097da:	f003 0320 	and.w	r3, r3, #32
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f47f aeca 	bne.w	8009578 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097ea:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80097ee:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d049      	beq.n	800988a <UART_RxISR_16BIT_FIFOEN+0x35a>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80097fc:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009800:	429a      	cmp	r2, r3
 8009802:	d242      	bcs.n	800988a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	3308      	adds	r3, #8
 800980a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980e:	e853 3f00 	ldrex	r3, [r3]
 8009812:	623b      	str	r3, [r7, #32]
   return(result);
 8009814:	6a3b      	ldr	r3, [r7, #32]
 8009816:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800981a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	3308      	adds	r3, #8
 8009824:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009828:	633a      	str	r2, [r7, #48]	@ 0x30
 800982a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800982e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009830:	e841 2300 	strex	r3, r2, [r1]
 8009834:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009838:	2b00      	cmp	r3, #0
 800983a:	d1e3      	bne.n	8009804 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4a16      	ldr	r2, [pc, #88]	@ (8009898 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8009840:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	e853 3f00 	ldrex	r3, [r3]
 800984e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f043 0320 	orr.w	r3, r3, #32
 8009856:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009864:	61fb      	str	r3, [r7, #28]
 8009866:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009868:	69b9      	ldr	r1, [r7, #24]
 800986a:	69fa      	ldr	r2, [r7, #28]
 800986c:	e841 2300 	strex	r3, r2, [r1]
 8009870:	617b      	str	r3, [r7, #20]
   return(result);
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d1e4      	bne.n	8009842 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009878:	e007      	b.n	800988a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	699a      	ldr	r2, [r3, #24]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f042 0208 	orr.w	r2, r2, #8
 8009888:	619a      	str	r2, [r3, #24]
}
 800988a:	bf00      	nop
 800988c:	37b8      	adds	r7, #184	@ 0xb8
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	40008000 	.word	0x40008000
 8009898:	08009015 	.word	0x08009015

0800989c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800989c:	b480      	push	{r7}
 800989e:	b083      	sub	sp, #12
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80098a4:	bf00      	nop
 80098a6:	370c      	adds	r7, #12
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80098b8:	bf00      	nop
 80098ba:	370c      	adds	r7, #12
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80098cc:	bf00      	nop
 80098ce:	370c      	adds	r7, #12
 80098d0:	46bd      	mov	sp, r7
 80098d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d6:	4770      	bx	lr

080098d8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80098d8:	b480      	push	{r7}
 80098da:	b085      	sub	sp, #20
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098e6:	2b01      	cmp	r3, #1
 80098e8:	d101      	bne.n	80098ee <HAL_UARTEx_DisableFifoMode+0x16>
 80098ea:	2302      	movs	r3, #2
 80098ec:	e027      	b.n	800993e <HAL_UARTEx_DisableFifoMode+0x66>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2224      	movs	r2, #36	@ 0x24
 80098fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0201 	bic.w	r2, r2, #1
 8009914:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800991c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68fa      	ldr	r2, [r7, #12]
 800992a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2220      	movs	r2, #32
 8009930:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2200      	movs	r2, #0
 8009938:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3714      	adds	r7, #20
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr

0800994a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800994a:	b580      	push	{r7, lr}
 800994c:	b084      	sub	sp, #16
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
 8009952:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800995a:	2b01      	cmp	r3, #1
 800995c:	d101      	bne.n	8009962 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800995e:	2302      	movs	r3, #2
 8009960:	e02d      	b.n	80099be <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2201      	movs	r2, #1
 8009966:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2224      	movs	r2, #36	@ 0x24
 800996e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f022 0201 	bic.w	r2, r2, #1
 8009988:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	689b      	ldr	r3, [r3, #8]
 8009990:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	683a      	ldr	r2, [r7, #0]
 800999a:	430a      	orrs	r2, r1
 800999c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 f850 	bl	8009a44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2220      	movs	r2, #32
 80099b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b084      	sub	sp, #16
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
 80099ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099d6:	2b01      	cmp	r3, #1
 80099d8:	d101      	bne.n	80099de <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80099da:	2302      	movs	r3, #2
 80099dc:	e02d      	b.n	8009a3a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2201      	movs	r2, #1
 80099e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2224      	movs	r2, #36	@ 0x24
 80099ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	681a      	ldr	r2, [r3, #0]
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f022 0201 	bic.w	r2, r2, #1
 8009a04:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	683a      	ldr	r2, [r7, #0]
 8009a16:	430a      	orrs	r2, r1
 8009a18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f812 	bl	8009a44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	68fa      	ldr	r2, [r7, #12]
 8009a26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2220      	movs	r2, #32
 8009a2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3710      	adds	r7, #16
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}
	...

08009a44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a44:	b480      	push	{r7}
 8009a46:	b085      	sub	sp, #20
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d108      	bne.n	8009a66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2201      	movs	r2, #1
 8009a60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a64:	e031      	b.n	8009aca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009a66:	2308      	movs	r3, #8
 8009a68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009a6a:	2308      	movs	r3, #8
 8009a6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	689b      	ldr	r3, [r3, #8]
 8009a74:	0e5b      	lsrs	r3, r3, #25
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	f003 0307 	and.w	r3, r3, #7
 8009a7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	0f5b      	lsrs	r3, r3, #29
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	f003 0307 	and.w	r3, r3, #7
 8009a8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a8e:	7bbb      	ldrb	r3, [r7, #14]
 8009a90:	7b3a      	ldrb	r2, [r7, #12]
 8009a92:	4911      	ldr	r1, [pc, #68]	@ (8009ad8 <UARTEx_SetNbDataToProcess+0x94>)
 8009a94:	5c8a      	ldrb	r2, [r1, r2]
 8009a96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a9a:	7b3a      	ldrb	r2, [r7, #12]
 8009a9c:	490f      	ldr	r1, [pc, #60]	@ (8009adc <UARTEx_SetNbDataToProcess+0x98>)
 8009a9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009aa0:	fb93 f3f2 	sdiv	r3, r3, r2
 8009aa4:	b29a      	uxth	r2, r3
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009aac:	7bfb      	ldrb	r3, [r7, #15]
 8009aae:	7b7a      	ldrb	r2, [r7, #13]
 8009ab0:	4909      	ldr	r1, [pc, #36]	@ (8009ad8 <UARTEx_SetNbDataToProcess+0x94>)
 8009ab2:	5c8a      	ldrb	r2, [r1, r2]
 8009ab4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009ab8:	7b7a      	ldrb	r2, [r7, #13]
 8009aba:	4908      	ldr	r1, [pc, #32]	@ (8009adc <UARTEx_SetNbDataToProcess+0x98>)
 8009abc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009abe:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ac2:	b29a      	uxth	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009aca:	bf00      	nop
 8009acc:	3714      	adds	r7, #20
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad4:	4770      	bx	lr
 8009ad6:	bf00      	nop
 8009ad8:	0800f870 	.word	0x0800f870
 8009adc:	0800f878 	.word	0x0800f878

08009ae0 <__NVIC_SetPriority>:
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b083      	sub	sp, #12
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	6039      	str	r1, [r7, #0]
 8009aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	db0a      	blt.n	8009b0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	b2da      	uxtb	r2, r3
 8009af8:	490c      	ldr	r1, [pc, #48]	@ (8009b2c <__NVIC_SetPriority+0x4c>)
 8009afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009afe:	0112      	lsls	r2, r2, #4
 8009b00:	b2d2      	uxtb	r2, r2
 8009b02:	440b      	add	r3, r1
 8009b04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009b08:	e00a      	b.n	8009b20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	4908      	ldr	r1, [pc, #32]	@ (8009b30 <__NVIC_SetPriority+0x50>)
 8009b10:	79fb      	ldrb	r3, [r7, #7]
 8009b12:	f003 030f 	and.w	r3, r3, #15
 8009b16:	3b04      	subs	r3, #4
 8009b18:	0112      	lsls	r2, r2, #4
 8009b1a:	b2d2      	uxtb	r2, r2
 8009b1c:	440b      	add	r3, r1
 8009b1e:	761a      	strb	r2, [r3, #24]
}
 8009b20:	bf00      	nop
 8009b22:	370c      	adds	r7, #12
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	e000e100 	.word	0xe000e100
 8009b30:	e000ed00 	.word	0xe000ed00

08009b34 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009b34:	b580      	push	{r7, lr}
 8009b36:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009b38:	2100      	movs	r1, #0
 8009b3a:	f06f 0004 	mvn.w	r0, #4
 8009b3e:	f7ff ffcf 	bl	8009ae0 <__NVIC_SetPriority>
#endif
}
 8009b42:	bf00      	nop
 8009b44:	bd80      	pop	{r7, pc}
	...

08009b48 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b4e:	f3ef 8305 	mrs	r3, IPSR
 8009b52:	603b      	str	r3, [r7, #0]
  return(result);
 8009b54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d003      	beq.n	8009b62 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009b5a:	f06f 0305 	mvn.w	r3, #5
 8009b5e:	607b      	str	r3, [r7, #4]
 8009b60:	e00c      	b.n	8009b7c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009b62:	4b0a      	ldr	r3, [pc, #40]	@ (8009b8c <osKernelInitialize+0x44>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d105      	bne.n	8009b76 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009b6a:	4b08      	ldr	r3, [pc, #32]	@ (8009b8c <osKernelInitialize+0x44>)
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	607b      	str	r3, [r7, #4]
 8009b74:	e002      	b.n	8009b7c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009b76:	f04f 33ff 	mov.w	r3, #4294967295
 8009b7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b7c:	687b      	ldr	r3, [r7, #4]
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	370c      	adds	r7, #12
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	20001944 	.word	0x20001944

08009b90 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b082      	sub	sp, #8
 8009b94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b96:	f3ef 8305 	mrs	r3, IPSR
 8009b9a:	603b      	str	r3, [r7, #0]
  return(result);
 8009b9c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d003      	beq.n	8009baa <osKernelStart+0x1a>
    stat = osErrorISR;
 8009ba2:	f06f 0305 	mvn.w	r3, #5
 8009ba6:	607b      	str	r3, [r7, #4]
 8009ba8:	e010      	b.n	8009bcc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009baa:	4b0b      	ldr	r3, [pc, #44]	@ (8009bd8 <osKernelStart+0x48>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d109      	bne.n	8009bc6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009bb2:	f7ff ffbf 	bl	8009b34 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009bb6:	4b08      	ldr	r3, [pc, #32]	@ (8009bd8 <osKernelStart+0x48>)
 8009bb8:	2202      	movs	r2, #2
 8009bba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009bbc:	f001 fa10 	bl	800afe0 <vTaskStartScheduler>
      stat = osOK;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	607b      	str	r3, [r7, #4]
 8009bc4:	e002      	b.n	8009bcc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8009bca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009bcc:	687b      	ldr	r3, [r7, #4]
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	20001944 	.word	0x20001944

08009bdc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b08e      	sub	sp, #56	@ 0x38
 8009be0:	af04      	add	r7, sp, #16
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009be8:	2300      	movs	r3, #0
 8009bea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bec:	f3ef 8305 	mrs	r3, IPSR
 8009bf0:	617b      	str	r3, [r7, #20]
  return(result);
 8009bf2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d17e      	bne.n	8009cf6 <osThreadNew+0x11a>
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d07b      	beq.n	8009cf6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009bfe:	2380      	movs	r3, #128	@ 0x80
 8009c00:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009c02:	2318      	movs	r3, #24
 8009c04:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009c06:	2300      	movs	r3, #0
 8009c08:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8009c0e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d045      	beq.n	8009ca2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d002      	beq.n	8009c24 <osThreadNew+0x48>
        name = attr->name;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	699b      	ldr	r3, [r3, #24]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d002      	beq.n	8009c32 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	699b      	ldr	r3, [r3, #24]
 8009c30:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009c32:	69fb      	ldr	r3, [r7, #28]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d008      	beq.n	8009c4a <osThreadNew+0x6e>
 8009c38:	69fb      	ldr	r3, [r7, #28]
 8009c3a:	2b38      	cmp	r3, #56	@ 0x38
 8009c3c:	d805      	bhi.n	8009c4a <osThreadNew+0x6e>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	685b      	ldr	r3, [r3, #4]
 8009c42:	f003 0301 	and.w	r3, r3, #1
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d001      	beq.n	8009c4e <osThreadNew+0x72>
        return (NULL);
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	e054      	b.n	8009cf8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	695b      	ldr	r3, [r3, #20]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d003      	beq.n	8009c5e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	695b      	ldr	r3, [r3, #20]
 8009c5a:	089b      	lsrs	r3, r3, #2
 8009c5c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	689b      	ldr	r3, [r3, #8]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d00e      	beq.n	8009c84 <osThreadNew+0xa8>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	2b5b      	cmp	r3, #91	@ 0x5b
 8009c6c:	d90a      	bls.n	8009c84 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d006      	beq.n	8009c84 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	695b      	ldr	r3, [r3, #20]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d002      	beq.n	8009c84 <osThreadNew+0xa8>
        mem = 1;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	61bb      	str	r3, [r7, #24]
 8009c82:	e010      	b.n	8009ca6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	689b      	ldr	r3, [r3, #8]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d10c      	bne.n	8009ca6 <osThreadNew+0xca>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	68db      	ldr	r3, [r3, #12]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d108      	bne.n	8009ca6 <osThreadNew+0xca>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	691b      	ldr	r3, [r3, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d104      	bne.n	8009ca6 <osThreadNew+0xca>
          mem = 0;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	61bb      	str	r3, [r7, #24]
 8009ca0:	e001      	b.n	8009ca6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d110      	bne.n	8009cce <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009cb4:	9202      	str	r2, [sp, #8]
 8009cb6:	9301      	str	r3, [sp, #4]
 8009cb8:	69fb      	ldr	r3, [r7, #28]
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	6a3a      	ldr	r2, [r7, #32]
 8009cc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009cc2:	68f8      	ldr	r0, [r7, #12]
 8009cc4:	f000 ffb0 	bl	800ac28 <xTaskCreateStatic>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	613b      	str	r3, [r7, #16]
 8009ccc:	e013      	b.n	8009cf6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009cce:	69bb      	ldr	r3, [r7, #24]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d110      	bne.n	8009cf6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009cd4:	6a3b      	ldr	r3, [r7, #32]
 8009cd6:	b29a      	uxth	r2, r3
 8009cd8:	f107 0310 	add.w	r3, r7, #16
 8009cdc:	9301      	str	r3, [sp, #4]
 8009cde:	69fb      	ldr	r3, [r7, #28]
 8009ce0:	9300      	str	r3, [sp, #0]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009ce6:	68f8      	ldr	r0, [r7, #12]
 8009ce8:	f000 fffe 	bl	800ace8 <xTaskCreate>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	d001      	beq.n	8009cf6 <osThreadNew+0x11a>
            hTask = NULL;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009cf6:	693b      	ldr	r3, [r7, #16]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3728      	adds	r7, #40	@ 0x28
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b084      	sub	sp, #16
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d08:	f3ef 8305 	mrs	r3, IPSR
 8009d0c:	60bb      	str	r3, [r7, #8]
  return(result);
 8009d0e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d003      	beq.n	8009d1c <osDelay+0x1c>
    stat = osErrorISR;
 8009d14:	f06f 0305 	mvn.w	r3, #5
 8009d18:	60fb      	str	r3, [r7, #12]
 8009d1a:	e007      	b.n	8009d2c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d002      	beq.n	8009d2c <osDelay+0x2c>
      vTaskDelay(ticks);
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f001 f924 	bl	800af74 <vTaskDelay>
    }
  }

  return (stat);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3710      	adds	r7, #16
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}
	...

08009d38 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009d38:	b480      	push	{r7}
 8009d3a:	b085      	sub	sp, #20
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	60f8      	str	r0, [r7, #12]
 8009d40:	60b9      	str	r1, [r7, #8]
 8009d42:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	4a07      	ldr	r2, [pc, #28]	@ (8009d64 <vApplicationGetIdleTaskMemory+0x2c>)
 8009d48:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	4a06      	ldr	r2, [pc, #24]	@ (8009d68 <vApplicationGetIdleTaskMemory+0x30>)
 8009d4e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2280      	movs	r2, #128	@ 0x80
 8009d54:	601a      	str	r2, [r3, #0]
}
 8009d56:	bf00      	nop
 8009d58:	3714      	adds	r7, #20
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d60:	4770      	bx	lr
 8009d62:	bf00      	nop
 8009d64:	20001948 	.word	0x20001948
 8009d68:	200019a4 	.word	0x200019a4

08009d6c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009d6c:	b480      	push	{r7}
 8009d6e:	b085      	sub	sp, #20
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	4a07      	ldr	r2, [pc, #28]	@ (8009d98 <vApplicationGetTimerTaskMemory+0x2c>)
 8009d7c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	4a06      	ldr	r2, [pc, #24]	@ (8009d9c <vApplicationGetTimerTaskMemory+0x30>)
 8009d82:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009d8a:	601a      	str	r2, [r3, #0]
}
 8009d8c:	bf00      	nop
 8009d8e:	3714      	adds	r7, #20
 8009d90:	46bd      	mov	sp, r7
 8009d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d96:	4770      	bx	lr
 8009d98:	20001ba4 	.word	0x20001ba4
 8009d9c:	20001c00 	.word	0x20001c00

08009da0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009da0:	b480      	push	{r7}
 8009da2:	b083      	sub	sp, #12
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f103 0208 	add.w	r2, r3, #8
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f04f 32ff 	mov.w	r2, #4294967295
 8009db8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f103 0208 	add.w	r2, r3, #8
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f103 0208 	add.w	r2, r3, #8
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009de0:	b480      	push	{r7}
 8009de2:	b083      	sub	sp, #12
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009dee:	bf00      	nop
 8009df0:	370c      	adds	r7, #12
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
 8009e02:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	68fa      	ldr	r2, [r7, #12]
 8009e0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	689a      	ldr	r2, [r3, #8]
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	683a      	ldr	r2, [r7, #0]
 8009e1e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	683a      	ldr	r2, [r7, #0]
 8009e24:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	687a      	ldr	r2, [r7, #4]
 8009e2a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	1c5a      	adds	r2, r3, #1
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	601a      	str	r2, [r3, #0]
}
 8009e36:	bf00      	nop
 8009e38:	3714      	adds	r7, #20
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009e42:	b480      	push	{r7}
 8009e44:	b085      	sub	sp, #20
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
 8009e4a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e58:	d103      	bne.n	8009e62 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	691b      	ldr	r3, [r3, #16]
 8009e5e:	60fb      	str	r3, [r7, #12]
 8009e60:	e00c      	b.n	8009e7c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	3308      	adds	r3, #8
 8009e66:	60fb      	str	r3, [r7, #12]
 8009e68:	e002      	b.n	8009e70 <vListInsert+0x2e>
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	60fb      	str	r3, [r7, #12]
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	685b      	ldr	r3, [r3, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	68ba      	ldr	r2, [r7, #8]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d2f6      	bcs.n	8009e6a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	685a      	ldr	r2, [r3, #4]
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	683a      	ldr	r2, [r7, #0]
 8009e8a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	68fa      	ldr	r2, [r7, #12]
 8009e90:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	683a      	ldr	r2, [r7, #0]
 8009e96:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	687a      	ldr	r2, [r7, #4]
 8009e9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	1c5a      	adds	r2, r3, #1
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	601a      	str	r2, [r3, #0]
}
 8009ea8:	bf00      	nop
 8009eaa:	3714      	adds	r7, #20
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b085      	sub	sp, #20
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	691b      	ldr	r3, [r3, #16]
 8009ec0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	6892      	ldr	r2, [r2, #8]
 8009eca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	689b      	ldr	r3, [r3, #8]
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	6852      	ldr	r2, [r2, #4]
 8009ed4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d103      	bne.n	8009ee8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	689a      	ldr	r2, [r3, #8]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	1e5a      	subs	r2, r3, #1
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3714      	adds	r7, #20
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr

08009f08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b084      	sub	sp, #16
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
 8009f10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10b      	bne.n	8009f34 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f20:	f383 8811 	msr	BASEPRI, r3
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009f2e:	bf00      	nop
 8009f30:	bf00      	nop
 8009f32:	e7fd      	b.n	8009f30 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009f34:	f002 fb10 	bl	800c558 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681a      	ldr	r2, [r3, #0]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f40:	68f9      	ldr	r1, [r7, #12]
 8009f42:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009f44:	fb01 f303 	mul.w	r3, r1, r3
 8009f48:	441a      	add	r2, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2200      	movs	r2, #0
 8009f52:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f64:	3b01      	subs	r3, #1
 8009f66:	68f9      	ldr	r1, [r7, #12]
 8009f68:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009f6a:	fb01 f303 	mul.w	r3, r1, r3
 8009f6e:	441a      	add	r2, r3
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	22ff      	movs	r2, #255	@ 0xff
 8009f78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	22ff      	movs	r2, #255	@ 0xff
 8009f80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d114      	bne.n	8009fb4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	691b      	ldr	r3, [r3, #16]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d01a      	beq.n	8009fc8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	3310      	adds	r3, #16
 8009f96:	4618      	mov	r0, r3
 8009f98:	f001 fab0 	bl	800b4fc <xTaskRemoveFromEventList>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d012      	beq.n	8009fc8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd8 <xQueueGenericReset+0xd0>)
 8009fa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fa8:	601a      	str	r2, [r3, #0]
 8009faa:	f3bf 8f4f 	dsb	sy
 8009fae:	f3bf 8f6f 	isb	sy
 8009fb2:	e009      	b.n	8009fc8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	3310      	adds	r3, #16
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7ff fef1 	bl	8009da0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	3324      	adds	r3, #36	@ 0x24
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7ff feec 	bl	8009da0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009fc8:	f002 faf8 	bl	800c5bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009fcc:	2301      	movs	r3, #1
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	e000ed04 	.word	0xe000ed04

08009fdc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b08e      	sub	sp, #56	@ 0x38
 8009fe0:	af02      	add	r7, sp, #8
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
 8009fe8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d10b      	bne.n	800a008 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff4:	f383 8811 	msr	BASEPRI, r3
 8009ff8:	f3bf 8f6f 	isb	sy
 8009ffc:	f3bf 8f4f 	dsb	sy
 800a000:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a002:	bf00      	nop
 800a004:	bf00      	nop
 800a006:	e7fd      	b.n	800a004 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d10b      	bne.n	800a026 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a020:	bf00      	nop
 800a022:	bf00      	nop
 800a024:	e7fd      	b.n	800a022 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d002      	beq.n	800a032 <xQueueGenericCreateStatic+0x56>
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d001      	beq.n	800a036 <xQueueGenericCreateStatic+0x5a>
 800a032:	2301      	movs	r3, #1
 800a034:	e000      	b.n	800a038 <xQueueGenericCreateStatic+0x5c>
 800a036:	2300      	movs	r3, #0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d10b      	bne.n	800a054 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a040:	f383 8811 	msr	BASEPRI, r3
 800a044:	f3bf 8f6f 	isb	sy
 800a048:	f3bf 8f4f 	dsb	sy
 800a04c:	623b      	str	r3, [r7, #32]
}
 800a04e:	bf00      	nop
 800a050:	bf00      	nop
 800a052:	e7fd      	b.n	800a050 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d102      	bne.n	800a060 <xQueueGenericCreateStatic+0x84>
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d101      	bne.n	800a064 <xQueueGenericCreateStatic+0x88>
 800a060:	2301      	movs	r3, #1
 800a062:	e000      	b.n	800a066 <xQueueGenericCreateStatic+0x8a>
 800a064:	2300      	movs	r3, #0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d10b      	bne.n	800a082 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a06a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06e:	f383 8811 	msr	BASEPRI, r3
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	f3bf 8f4f 	dsb	sy
 800a07a:	61fb      	str	r3, [r7, #28]
}
 800a07c:	bf00      	nop
 800a07e:	bf00      	nop
 800a080:	e7fd      	b.n	800a07e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a082:	2350      	movs	r3, #80	@ 0x50
 800a084:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	2b50      	cmp	r3, #80	@ 0x50
 800a08a:	d00b      	beq.n	800a0a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a08c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a090:	f383 8811 	msr	BASEPRI, r3
 800a094:	f3bf 8f6f 	isb	sy
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	61bb      	str	r3, [r7, #24]
}
 800a09e:	bf00      	nop
 800a0a0:	bf00      	nop
 800a0a2:	e7fd      	b.n	800a0a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a0a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d00d      	beq.n	800a0cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a0b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a0b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	68b9      	ldr	r1, [r7, #8]
 800a0c6:	68f8      	ldr	r0, [r7, #12]
 800a0c8:	f000 f840 	bl	800a14c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3730      	adds	r7, #48	@ 0x30
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b08a      	sub	sp, #40	@ 0x28
 800a0da:	af02      	add	r7, sp, #8
 800a0dc:	60f8      	str	r0, [r7, #12]
 800a0de:	60b9      	str	r1, [r7, #8]
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d10b      	bne.n	800a102 <xQueueGenericCreate+0x2c>
	__asm volatile
 800a0ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ee:	f383 8811 	msr	BASEPRI, r3
 800a0f2:	f3bf 8f6f 	isb	sy
 800a0f6:	f3bf 8f4f 	dsb	sy
 800a0fa:	613b      	str	r3, [r7, #16]
}
 800a0fc:	bf00      	nop
 800a0fe:	bf00      	nop
 800a100:	e7fd      	b.n	800a0fe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	68ba      	ldr	r2, [r7, #8]
 800a106:	fb02 f303 	mul.w	r3, r2, r3
 800a10a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a10c:	69fb      	ldr	r3, [r7, #28]
 800a10e:	3350      	adds	r3, #80	@ 0x50
 800a110:	4618      	mov	r0, r3
 800a112:	f002 fb43 	bl	800c79c <pvPortMalloc>
 800a116:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d011      	beq.n	800a142 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	3350      	adds	r3, #80	@ 0x50
 800a126:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a128:	69bb      	ldr	r3, [r7, #24]
 800a12a:	2200      	movs	r2, #0
 800a12c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a130:	79fa      	ldrb	r2, [r7, #7]
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	9300      	str	r3, [sp, #0]
 800a136:	4613      	mov	r3, r2
 800a138:	697a      	ldr	r2, [r7, #20]
 800a13a:	68b9      	ldr	r1, [r7, #8]
 800a13c:	68f8      	ldr	r0, [r7, #12]
 800a13e:	f000 f805 	bl	800a14c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a142:	69bb      	ldr	r3, [r7, #24]
	}
 800a144:	4618      	mov	r0, r3
 800a146:	3720      	adds	r7, #32
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b084      	sub	sp, #16
 800a150:	af00      	add	r7, sp, #0
 800a152:	60f8      	str	r0, [r7, #12]
 800a154:	60b9      	str	r1, [r7, #8]
 800a156:	607a      	str	r2, [r7, #4]
 800a158:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d103      	bne.n	800a168 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	69ba      	ldr	r2, [r7, #24]
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	e002      	b.n	800a16e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	68fa      	ldr	r2, [r7, #12]
 800a172:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	68ba      	ldr	r2, [r7, #8]
 800a178:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a17a:	2101      	movs	r1, #1
 800a17c:	69b8      	ldr	r0, [r7, #24]
 800a17e:	f7ff fec3 	bl	8009f08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	78fa      	ldrb	r2, [r7, #3]
 800a186:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a18a:	bf00      	nop
 800a18c:	3710      	adds	r7, #16
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}

0800a192 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a192:	b580      	push	{r7, lr}
 800a194:	b082      	sub	sp, #8
 800a196:	af00      	add	r7, sp, #0
 800a198:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d00e      	beq.n	800a1be <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	2100      	movs	r1, #0
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 f81d 	bl	800a1f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a1be:	bf00      	nop
 800a1c0:	3708      	adds	r7, #8
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}

0800a1c6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a1c6:	b580      	push	{r7, lr}
 800a1c8:	b086      	sub	sp, #24
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a1d0:	2301      	movs	r3, #1
 800a1d2:	617b      	str	r3, [r7, #20]
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a1d8:	79fb      	ldrb	r3, [r7, #7]
 800a1da:	461a      	mov	r2, r3
 800a1dc:	6939      	ldr	r1, [r7, #16]
 800a1de:	6978      	ldr	r0, [r7, #20]
 800a1e0:	f7ff ff79 	bl	800a0d6 <xQueueGenericCreate>
 800a1e4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f7ff ffd3 	bl	800a192 <prvInitialiseMutex>

		return xNewQueue;
 800a1ec:	68fb      	ldr	r3, [r7, #12]
	}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3718      	adds	r7, #24
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
	...

0800a1f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b08e      	sub	sp, #56	@ 0x38
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	60f8      	str	r0, [r7, #12]
 800a200:	60b9      	str	r1, [r7, #8]
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a206:	2300      	movs	r3, #0
 800a208:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a210:	2b00      	cmp	r3, #0
 800a212:	d10b      	bne.n	800a22c <xQueueGenericSend+0x34>
	__asm volatile
 800a214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a218:	f383 8811 	msr	BASEPRI, r3
 800a21c:	f3bf 8f6f 	isb	sy
 800a220:	f3bf 8f4f 	dsb	sy
 800a224:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a226:	bf00      	nop
 800a228:	bf00      	nop
 800a22a:	e7fd      	b.n	800a228 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d103      	bne.n	800a23a <xQueueGenericSend+0x42>
 800a232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a236:	2b00      	cmp	r3, #0
 800a238:	d101      	bne.n	800a23e <xQueueGenericSend+0x46>
 800a23a:	2301      	movs	r3, #1
 800a23c:	e000      	b.n	800a240 <xQueueGenericSend+0x48>
 800a23e:	2300      	movs	r3, #0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d10b      	bne.n	800a25c <xQueueGenericSend+0x64>
	__asm volatile
 800a244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a248:	f383 8811 	msr	BASEPRI, r3
 800a24c:	f3bf 8f6f 	isb	sy
 800a250:	f3bf 8f4f 	dsb	sy
 800a254:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a256:	bf00      	nop
 800a258:	bf00      	nop
 800a25a:	e7fd      	b.n	800a258 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	2b02      	cmp	r3, #2
 800a260:	d103      	bne.n	800a26a <xQueueGenericSend+0x72>
 800a262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a266:	2b01      	cmp	r3, #1
 800a268:	d101      	bne.n	800a26e <xQueueGenericSend+0x76>
 800a26a:	2301      	movs	r3, #1
 800a26c:	e000      	b.n	800a270 <xQueueGenericSend+0x78>
 800a26e:	2300      	movs	r3, #0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d10b      	bne.n	800a28c <xQueueGenericSend+0x94>
	__asm volatile
 800a274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a278:	f383 8811 	msr	BASEPRI, r3
 800a27c:	f3bf 8f6f 	isb	sy
 800a280:	f3bf 8f4f 	dsb	sy
 800a284:	623b      	str	r3, [r7, #32]
}
 800a286:	bf00      	nop
 800a288:	bf00      	nop
 800a28a:	e7fd      	b.n	800a288 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a28c:	f001 faf6 	bl	800b87c <xTaskGetSchedulerState>
 800a290:	4603      	mov	r3, r0
 800a292:	2b00      	cmp	r3, #0
 800a294:	d102      	bne.n	800a29c <xQueueGenericSend+0xa4>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d101      	bne.n	800a2a0 <xQueueGenericSend+0xa8>
 800a29c:	2301      	movs	r3, #1
 800a29e:	e000      	b.n	800a2a2 <xQueueGenericSend+0xaa>
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d10b      	bne.n	800a2be <xQueueGenericSend+0xc6>
	__asm volatile
 800a2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2aa:	f383 8811 	msr	BASEPRI, r3
 800a2ae:	f3bf 8f6f 	isb	sy
 800a2b2:	f3bf 8f4f 	dsb	sy
 800a2b6:	61fb      	str	r3, [r7, #28]
}
 800a2b8:	bf00      	nop
 800a2ba:	bf00      	nop
 800a2bc:	e7fd      	b.n	800a2ba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a2be:	f002 f94b 	bl	800c558 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a2c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d302      	bcc.n	800a2d4 <xQueueGenericSend+0xdc>
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	2b02      	cmp	r3, #2
 800a2d2:	d129      	bne.n	800a328 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a2d4:	683a      	ldr	r2, [r7, #0]
 800a2d6:	68b9      	ldr	r1, [r7, #8]
 800a2d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a2da:	f000 fb37 	bl	800a94c <prvCopyDataToQueue>
 800a2de:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d010      	beq.n	800a30a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a2e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2ea:	3324      	adds	r3, #36	@ 0x24
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	f001 f905 	bl	800b4fc <xTaskRemoveFromEventList>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d013      	beq.n	800a320 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a2f8:	4b3f      	ldr	r3, [pc, #252]	@ (800a3f8 <xQueueGenericSend+0x200>)
 800a2fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2fe:	601a      	str	r2, [r3, #0]
 800a300:	f3bf 8f4f 	dsb	sy
 800a304:	f3bf 8f6f 	isb	sy
 800a308:	e00a      	b.n	800a320 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a30a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d007      	beq.n	800a320 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a310:	4b39      	ldr	r3, [pc, #228]	@ (800a3f8 <xQueueGenericSend+0x200>)
 800a312:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a316:	601a      	str	r2, [r3, #0]
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a320:	f002 f94c 	bl	800c5bc <vPortExitCritical>
				return pdPASS;
 800a324:	2301      	movs	r3, #1
 800a326:	e063      	b.n	800a3f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d103      	bne.n	800a336 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a32e:	f002 f945 	bl	800c5bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a332:	2300      	movs	r3, #0
 800a334:	e05c      	b.n	800a3f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d106      	bne.n	800a34a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a33c:	f107 0314 	add.w	r3, r7, #20
 800a340:	4618      	mov	r0, r3
 800a342:	f001 f93f 	bl	800b5c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a346:	2301      	movs	r3, #1
 800a348:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a34a:	f002 f937 	bl	800c5bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a34e:	f000 feaf 	bl	800b0b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a352:	f002 f901 	bl	800c558 <vPortEnterCritical>
 800a356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a358:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a35c:	b25b      	sxtb	r3, r3
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a362:	d103      	bne.n	800a36c <xQueueGenericSend+0x174>
 800a364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a366:	2200      	movs	r2, #0
 800a368:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a372:	b25b      	sxtb	r3, r3
 800a374:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a378:	d103      	bne.n	800a382 <xQueueGenericSend+0x18a>
 800a37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37c:	2200      	movs	r2, #0
 800a37e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a382:	f002 f91b 	bl	800c5bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a386:	1d3a      	adds	r2, r7, #4
 800a388:	f107 0314 	add.w	r3, r7, #20
 800a38c:	4611      	mov	r1, r2
 800a38e:	4618      	mov	r0, r3
 800a390:	f001 f92e 	bl	800b5f0 <xTaskCheckForTimeOut>
 800a394:	4603      	mov	r3, r0
 800a396:	2b00      	cmp	r3, #0
 800a398:	d124      	bne.n	800a3e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a39a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a39c:	f000 fbce 	bl	800ab3c <prvIsQueueFull>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d018      	beq.n	800a3d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a8:	3310      	adds	r3, #16
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	4611      	mov	r1, r2
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	f001 f852 	bl	800b458 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a3b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3b6:	f000 fb59 	bl	800aa6c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a3ba:	f000 fe87 	bl	800b0cc <xTaskResumeAll>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	f47f af7c 	bne.w	800a2be <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a3c6:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f8 <xQueueGenericSend+0x200>)
 800a3c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a3cc:	601a      	str	r2, [r3, #0]
 800a3ce:	f3bf 8f4f 	dsb	sy
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	e772      	b.n	800a2be <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a3d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3da:	f000 fb47 	bl	800aa6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a3de:	f000 fe75 	bl	800b0cc <xTaskResumeAll>
 800a3e2:	e76c      	b.n	800a2be <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a3e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a3e6:	f000 fb41 	bl	800aa6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a3ea:	f000 fe6f 	bl	800b0cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a3ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3738      	adds	r7, #56	@ 0x38
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	e000ed04 	.word	0xe000ed04

0800a3fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b090      	sub	sp, #64	@ 0x40
 800a400:	af00      	add	r7, sp, #0
 800a402:	60f8      	str	r0, [r7, #12]
 800a404:	60b9      	str	r1, [r7, #8]
 800a406:	607a      	str	r2, [r7, #4]
 800a408:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a410:	2b00      	cmp	r3, #0
 800a412:	d10b      	bne.n	800a42c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a418:	f383 8811 	msr	BASEPRI, r3
 800a41c:	f3bf 8f6f 	isb	sy
 800a420:	f3bf 8f4f 	dsb	sy
 800a424:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a426:	bf00      	nop
 800a428:	bf00      	nop
 800a42a:	e7fd      	b.n	800a428 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d103      	bne.n	800a43a <xQueueGenericSendFromISR+0x3e>
 800a432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a436:	2b00      	cmp	r3, #0
 800a438:	d101      	bne.n	800a43e <xQueueGenericSendFromISR+0x42>
 800a43a:	2301      	movs	r3, #1
 800a43c:	e000      	b.n	800a440 <xQueueGenericSendFromISR+0x44>
 800a43e:	2300      	movs	r3, #0
 800a440:	2b00      	cmp	r3, #0
 800a442:	d10b      	bne.n	800a45c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a448:	f383 8811 	msr	BASEPRI, r3
 800a44c:	f3bf 8f6f 	isb	sy
 800a450:	f3bf 8f4f 	dsb	sy
 800a454:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a456:	bf00      	nop
 800a458:	bf00      	nop
 800a45a:	e7fd      	b.n	800a458 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	2b02      	cmp	r3, #2
 800a460:	d103      	bne.n	800a46a <xQueueGenericSendFromISR+0x6e>
 800a462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a466:	2b01      	cmp	r3, #1
 800a468:	d101      	bne.n	800a46e <xQueueGenericSendFromISR+0x72>
 800a46a:	2301      	movs	r3, #1
 800a46c:	e000      	b.n	800a470 <xQueueGenericSendFromISR+0x74>
 800a46e:	2300      	movs	r3, #0
 800a470:	2b00      	cmp	r3, #0
 800a472:	d10b      	bne.n	800a48c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a478:	f383 8811 	msr	BASEPRI, r3
 800a47c:	f3bf 8f6f 	isb	sy
 800a480:	f3bf 8f4f 	dsb	sy
 800a484:	623b      	str	r3, [r7, #32]
}
 800a486:	bf00      	nop
 800a488:	bf00      	nop
 800a48a:	e7fd      	b.n	800a488 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a48c:	f002 f944 	bl	800c718 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a490:	f3ef 8211 	mrs	r2, BASEPRI
 800a494:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a498:	f383 8811 	msr	BASEPRI, r3
 800a49c:	f3bf 8f6f 	isb	sy
 800a4a0:	f3bf 8f4f 	dsb	sy
 800a4a4:	61fa      	str	r2, [r7, #28]
 800a4a6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a4a8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4aa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a4ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a4b4:	429a      	cmp	r2, r3
 800a4b6:	d302      	bcc.n	800a4be <xQueueGenericSendFromISR+0xc2>
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	2b02      	cmp	r3, #2
 800a4bc:	d12f      	bne.n	800a51e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4ce:	683a      	ldr	r2, [r7, #0]
 800a4d0:	68b9      	ldr	r1, [r7, #8]
 800a4d2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a4d4:	f000 fa3a 	bl	800a94c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a4d8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a4dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4e0:	d112      	bne.n	800a508 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d016      	beq.n	800a518 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a4ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4ec:	3324      	adds	r3, #36	@ 0x24
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f001 f804 	bl	800b4fc <xTaskRemoveFromEventList>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00e      	beq.n	800a518 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d00b      	beq.n	800a518 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	601a      	str	r2, [r3, #0]
 800a506:	e007      	b.n	800a518 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a508:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a50c:	3301      	adds	r3, #1
 800a50e:	b2db      	uxtb	r3, r3
 800a510:	b25a      	sxtb	r2, r3
 800a512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a514:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a518:	2301      	movs	r3, #1
 800a51a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a51c:	e001      	b.n	800a522 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a51e:	2300      	movs	r3, #0
 800a520:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a524:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a52c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a52e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a530:	4618      	mov	r0, r3
 800a532:	3740      	adds	r7, #64	@ 0x40
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}

0800a538 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b08c      	sub	sp, #48	@ 0x30
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	60f8      	str	r0, [r7, #12]
 800a540:	60b9      	str	r1, [r7, #8]
 800a542:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a544:	2300      	movs	r3, #0
 800a546:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a54c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d10b      	bne.n	800a56a <xQueueReceive+0x32>
	__asm volatile
 800a552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a556:	f383 8811 	msr	BASEPRI, r3
 800a55a:	f3bf 8f6f 	isb	sy
 800a55e:	f3bf 8f4f 	dsb	sy
 800a562:	623b      	str	r3, [r7, #32]
}
 800a564:	bf00      	nop
 800a566:	bf00      	nop
 800a568:	e7fd      	b.n	800a566 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a56a:	68bb      	ldr	r3, [r7, #8]
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d103      	bne.n	800a578 <xQueueReceive+0x40>
 800a570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a574:	2b00      	cmp	r3, #0
 800a576:	d101      	bne.n	800a57c <xQueueReceive+0x44>
 800a578:	2301      	movs	r3, #1
 800a57a:	e000      	b.n	800a57e <xQueueReceive+0x46>
 800a57c:	2300      	movs	r3, #0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d10b      	bne.n	800a59a <xQueueReceive+0x62>
	__asm volatile
 800a582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a586:	f383 8811 	msr	BASEPRI, r3
 800a58a:	f3bf 8f6f 	isb	sy
 800a58e:	f3bf 8f4f 	dsb	sy
 800a592:	61fb      	str	r3, [r7, #28]
}
 800a594:	bf00      	nop
 800a596:	bf00      	nop
 800a598:	e7fd      	b.n	800a596 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a59a:	f001 f96f 	bl	800b87c <xTaskGetSchedulerState>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d102      	bne.n	800a5aa <xQueueReceive+0x72>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <xQueueReceive+0x76>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e000      	b.n	800a5b0 <xQueueReceive+0x78>
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10b      	bne.n	800a5cc <xQueueReceive+0x94>
	__asm volatile
 800a5b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b8:	f383 8811 	msr	BASEPRI, r3
 800a5bc:	f3bf 8f6f 	isb	sy
 800a5c0:	f3bf 8f4f 	dsb	sy
 800a5c4:	61bb      	str	r3, [r7, #24]
}
 800a5c6:	bf00      	nop
 800a5c8:	bf00      	nop
 800a5ca:	e7fd      	b.n	800a5c8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a5cc:	f001 ffc4 	bl	800c558 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5d4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d01f      	beq.n	800a61c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a5dc:	68b9      	ldr	r1, [r7, #8]
 800a5de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a5e0:	f000 fa1e 	bl	800aa20 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a5e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e6:	1e5a      	subs	r2, r3, #1
 800a5e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ea:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ee:	691b      	ldr	r3, [r3, #16]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d00f      	beq.n	800a614 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5f6:	3310      	adds	r3, #16
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	f000 ff7f 	bl	800b4fc <xTaskRemoveFromEventList>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d007      	beq.n	800a614 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a604:	4b3c      	ldr	r3, [pc, #240]	@ (800a6f8 <xQueueReceive+0x1c0>)
 800a606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a60a:	601a      	str	r2, [r3, #0]
 800a60c:	f3bf 8f4f 	dsb	sy
 800a610:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a614:	f001 ffd2 	bl	800c5bc <vPortExitCritical>
				return pdPASS;
 800a618:	2301      	movs	r3, #1
 800a61a:	e069      	b.n	800a6f0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d103      	bne.n	800a62a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a622:	f001 ffcb 	bl	800c5bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a626:	2300      	movs	r3, #0
 800a628:	e062      	b.n	800a6f0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d106      	bne.n	800a63e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a630:	f107 0310 	add.w	r3, r7, #16
 800a634:	4618      	mov	r0, r3
 800a636:	f000 ffc5 	bl	800b5c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a63a:	2301      	movs	r3, #1
 800a63c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a63e:	f001 ffbd 	bl	800c5bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a642:	f000 fd35 	bl	800b0b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a646:	f001 ff87 	bl	800c558 <vPortEnterCritical>
 800a64a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a64c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a650:	b25b      	sxtb	r3, r3
 800a652:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a656:	d103      	bne.n	800a660 <xQueueReceive+0x128>
 800a658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a662:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a666:	b25b      	sxtb	r3, r3
 800a668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66c:	d103      	bne.n	800a676 <xQueueReceive+0x13e>
 800a66e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a670:	2200      	movs	r2, #0
 800a672:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a676:	f001 ffa1 	bl	800c5bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a67a:	1d3a      	adds	r2, r7, #4
 800a67c:	f107 0310 	add.w	r3, r7, #16
 800a680:	4611      	mov	r1, r2
 800a682:	4618      	mov	r0, r3
 800a684:	f000 ffb4 	bl	800b5f0 <xTaskCheckForTimeOut>
 800a688:	4603      	mov	r3, r0
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d123      	bne.n	800a6d6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a68e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a690:	f000 fa3e 	bl	800ab10 <prvIsQueueEmpty>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d017      	beq.n	800a6ca <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a69a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a69c:	3324      	adds	r3, #36	@ 0x24
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	4611      	mov	r1, r2
 800a6a2:	4618      	mov	r0, r3
 800a6a4:	f000 fed8 	bl	800b458 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a6a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6aa:	f000 f9df 	bl	800aa6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a6ae:	f000 fd0d 	bl	800b0cc <xTaskResumeAll>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d189      	bne.n	800a5cc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a6b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a6f8 <xQueueReceive+0x1c0>)
 800a6ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6be:	601a      	str	r2, [r3, #0]
 800a6c0:	f3bf 8f4f 	dsb	sy
 800a6c4:	f3bf 8f6f 	isb	sy
 800a6c8:	e780      	b.n	800a5cc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a6ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6cc:	f000 f9ce 	bl	800aa6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a6d0:	f000 fcfc 	bl	800b0cc <xTaskResumeAll>
 800a6d4:	e77a      	b.n	800a5cc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a6d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6d8:	f000 f9c8 	bl	800aa6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a6dc:	f000 fcf6 	bl	800b0cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a6e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6e2:	f000 fa15 	bl	800ab10 <prvIsQueueEmpty>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	f43f af6f 	beq.w	800a5cc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a6ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	3730      	adds	r7, #48	@ 0x30
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}
 800a6f8:	e000ed04 	.word	0xe000ed04

0800a6fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b08e      	sub	sp, #56	@ 0x38
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a706:	2300      	movs	r3, #0
 800a708:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a70e:	2300      	movs	r3, #0
 800a710:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a714:	2b00      	cmp	r3, #0
 800a716:	d10b      	bne.n	800a730 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800a718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71c:	f383 8811 	msr	BASEPRI, r3
 800a720:	f3bf 8f6f 	isb	sy
 800a724:	f3bf 8f4f 	dsb	sy
 800a728:	623b      	str	r3, [r7, #32]
}
 800a72a:	bf00      	nop
 800a72c:	bf00      	nop
 800a72e:	e7fd      	b.n	800a72c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00b      	beq.n	800a750 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800a738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73c:	f383 8811 	msr	BASEPRI, r3
 800a740:	f3bf 8f6f 	isb	sy
 800a744:	f3bf 8f4f 	dsb	sy
 800a748:	61fb      	str	r3, [r7, #28]
}
 800a74a:	bf00      	nop
 800a74c:	bf00      	nop
 800a74e:	e7fd      	b.n	800a74c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a750:	f001 f894 	bl	800b87c <xTaskGetSchedulerState>
 800a754:	4603      	mov	r3, r0
 800a756:	2b00      	cmp	r3, #0
 800a758:	d102      	bne.n	800a760 <xQueueSemaphoreTake+0x64>
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d101      	bne.n	800a764 <xQueueSemaphoreTake+0x68>
 800a760:	2301      	movs	r3, #1
 800a762:	e000      	b.n	800a766 <xQueueSemaphoreTake+0x6a>
 800a764:	2300      	movs	r3, #0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d10b      	bne.n	800a782 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800a76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76e:	f383 8811 	msr	BASEPRI, r3
 800a772:	f3bf 8f6f 	isb	sy
 800a776:	f3bf 8f4f 	dsb	sy
 800a77a:	61bb      	str	r3, [r7, #24]
}
 800a77c:	bf00      	nop
 800a77e:	bf00      	nop
 800a780:	e7fd      	b.n	800a77e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a782:	f001 fee9 	bl	800c558 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a78a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d024      	beq.n	800a7dc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a794:	1e5a      	subs	r2, r3, #1
 800a796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a798:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a79a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d104      	bne.n	800a7ac <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a7a2:	f001 f9e5 	bl	800bb70 <pvTaskIncrementMutexHeldCount>
 800a7a6:	4602      	mov	r2, r0
 800a7a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7aa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7ae:	691b      	ldr	r3, [r3, #16]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d00f      	beq.n	800a7d4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7b6:	3310      	adds	r3, #16
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 fe9f 	bl	800b4fc <xTaskRemoveFromEventList>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d007      	beq.n	800a7d4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a7c4:	4b54      	ldr	r3, [pc, #336]	@ (800a918 <xQueueSemaphoreTake+0x21c>)
 800a7c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7ca:	601a      	str	r2, [r3, #0]
 800a7cc:	f3bf 8f4f 	dsb	sy
 800a7d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a7d4:	f001 fef2 	bl	800c5bc <vPortExitCritical>
				return pdPASS;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e098      	b.n	800a90e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d112      	bne.n	800a808 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a7e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d00b      	beq.n	800a800 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	617b      	str	r3, [r7, #20]
}
 800a7fa:	bf00      	nop
 800a7fc:	bf00      	nop
 800a7fe:	e7fd      	b.n	800a7fc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a800:	f001 fedc 	bl	800c5bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a804:	2300      	movs	r3, #0
 800a806:	e082      	b.n	800a90e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d106      	bne.n	800a81c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a80e:	f107 030c 	add.w	r3, r7, #12
 800a812:	4618      	mov	r0, r3
 800a814:	f000 fed6 	bl	800b5c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a818:	2301      	movs	r3, #1
 800a81a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a81c:	f001 fece 	bl	800c5bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a820:	f000 fc46 	bl	800b0b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a824:	f001 fe98 	bl	800c558 <vPortEnterCritical>
 800a828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a82a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a82e:	b25b      	sxtb	r3, r3
 800a830:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a834:	d103      	bne.n	800a83e <xQueueSemaphoreTake+0x142>
 800a836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a838:	2200      	movs	r2, #0
 800a83a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a840:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a844:	b25b      	sxtb	r3, r3
 800a846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a84a:	d103      	bne.n	800a854 <xQueueSemaphoreTake+0x158>
 800a84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a84e:	2200      	movs	r2, #0
 800a850:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a854:	f001 feb2 	bl	800c5bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a858:	463a      	mov	r2, r7
 800a85a:	f107 030c 	add.w	r3, r7, #12
 800a85e:	4611      	mov	r1, r2
 800a860:	4618      	mov	r0, r3
 800a862:	f000 fec5 	bl	800b5f0 <xTaskCheckForTimeOut>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d132      	bne.n	800a8d2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a86c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a86e:	f000 f94f 	bl	800ab10 <prvIsQueueEmpty>
 800a872:	4603      	mov	r3, r0
 800a874:	2b00      	cmp	r3, #0
 800a876:	d026      	beq.n	800a8c6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d109      	bne.n	800a894 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a880:	f001 fe6a 	bl	800c558 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a886:	689b      	ldr	r3, [r3, #8]
 800a888:	4618      	mov	r0, r3
 800a88a:	f001 f815 	bl	800b8b8 <xTaskPriorityInherit>
 800a88e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a890:	f001 fe94 	bl	800c5bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a896:	3324      	adds	r3, #36	@ 0x24
 800a898:	683a      	ldr	r2, [r7, #0]
 800a89a:	4611      	mov	r1, r2
 800a89c:	4618      	mov	r0, r3
 800a89e:	f000 fddb 	bl	800b458 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a8a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a8a4:	f000 f8e2 	bl	800aa6c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a8a8:	f000 fc10 	bl	800b0cc <xTaskResumeAll>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f47f af67 	bne.w	800a782 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a8b4:	4b18      	ldr	r3, [pc, #96]	@ (800a918 <xQueueSemaphoreTake+0x21c>)
 800a8b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a8ba:	601a      	str	r2, [r3, #0]
 800a8bc:	f3bf 8f4f 	dsb	sy
 800a8c0:	f3bf 8f6f 	isb	sy
 800a8c4:	e75d      	b.n	800a782 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a8c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a8c8:	f000 f8d0 	bl	800aa6c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8cc:	f000 fbfe 	bl	800b0cc <xTaskResumeAll>
 800a8d0:	e757      	b.n	800a782 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a8d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a8d4:	f000 f8ca 	bl	800aa6c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8d8:	f000 fbf8 	bl	800b0cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a8de:	f000 f917 	bl	800ab10 <prvIsQueueEmpty>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	f43f af4c 	beq.w	800a782 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d00d      	beq.n	800a90c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a8f0:	f001 fe32 	bl	800c558 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a8f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a8f6:	f000 f811 	bl	800a91c <prvGetDisinheritPriorityAfterTimeout>
 800a8fa:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a902:	4618      	mov	r0, r3
 800a904:	f001 f8b0 	bl	800ba68 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a908:	f001 fe58 	bl	800c5bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a90c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3738      	adds	r7, #56	@ 0x38
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
 800a916:	bf00      	nop
 800a918:	e000ed04 	.word	0xe000ed04

0800a91c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a91c:	b480      	push	{r7}
 800a91e:	b085      	sub	sp, #20
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d006      	beq.n	800a93a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	e001      	b.n	800a93e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a93a:	2300      	movs	r3, #0
 800a93c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a93e:	68fb      	ldr	r3, [r7, #12]
	}
 800a940:	4618      	mov	r0, r3
 800a942:	3714      	adds	r7, #20
 800a944:	46bd      	mov	sp, r7
 800a946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94a:	4770      	bx	lr

0800a94c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b086      	sub	sp, #24
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a958:	2300      	movs	r3, #0
 800a95a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a960:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a966:	2b00      	cmp	r3, #0
 800a968:	d10d      	bne.n	800a986 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d14d      	bne.n	800aa0e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	689b      	ldr	r3, [r3, #8]
 800a976:	4618      	mov	r0, r3
 800a978:	f001 f806 	bl	800b988 <xTaskPriorityDisinherit>
 800a97c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	2200      	movs	r2, #0
 800a982:	609a      	str	r2, [r3, #8]
 800a984:	e043      	b.n	800aa0e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d119      	bne.n	800a9c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	6858      	ldr	r0, [r3, #4]
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a994:	461a      	mov	r2, r3
 800a996:	68b9      	ldr	r1, [r7, #8]
 800a998:	f002 ffe7 	bl	800d96a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	685a      	ldr	r2, [r3, #4]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9a4:	441a      	add	r2, r3
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	685a      	ldr	r2, [r3, #4]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d32b      	bcc.n	800aa0e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681a      	ldr	r2, [r3, #0]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	605a      	str	r2, [r3, #4]
 800a9be:	e026      	b.n	800aa0e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	68d8      	ldr	r0, [r3, #12]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9c8:	461a      	mov	r2, r3
 800a9ca:	68b9      	ldr	r1, [r7, #8]
 800a9cc:	f002 ffcd 	bl	800d96a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	68da      	ldr	r2, [r3, #12]
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9d8:	425b      	negs	r3, r3
 800a9da:	441a      	add	r2, r3
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	68da      	ldr	r2, [r3, #12]
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	429a      	cmp	r2, r3
 800a9ea:	d207      	bcs.n	800a9fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	689a      	ldr	r2, [r3, #8]
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9f4:	425b      	negs	r3, r3
 800a9f6:	441a      	add	r2, r3
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	2b02      	cmp	r3, #2
 800aa00:	d105      	bne.n	800aa0e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	3b01      	subs	r3, #1
 800aa0c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	1c5a      	adds	r2, r3, #1
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800aa16:	697b      	ldr	r3, [r7, #20]
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3718      	adds	r7, #24
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bd80      	pop	{r7, pc}

0800aa20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b082      	sub	sp, #8
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d018      	beq.n	800aa64 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	68da      	ldr	r2, [r3, #12]
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa3a:	441a      	add	r2, r3
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	68da      	ldr	r2, [r3, #12]
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d303      	bcc.n	800aa54 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	68d9      	ldr	r1, [r3, #12]
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	6838      	ldr	r0, [r7, #0]
 800aa60:	f002 ff83 	bl	800d96a <memcpy>
	}
}
 800aa64:	bf00      	nop
 800aa66:	3708      	adds	r7, #8
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800aa74:	f001 fd70 	bl	800c558 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa7e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aa80:	e011      	b.n	800aaa6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d012      	beq.n	800aab0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	3324      	adds	r3, #36	@ 0x24
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f000 fd34 	bl	800b4fc <xTaskRemoveFromEventList>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d001      	beq.n	800aa9e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800aa9a:	f000 fe0d 	bl	800b6b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aa9e:	7bfb      	ldrb	r3, [r7, #15]
 800aaa0:	3b01      	subs	r3, #1
 800aaa2:	b2db      	uxtb	r3, r3
 800aaa4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aaa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	dce9      	bgt.n	800aa82 <prvUnlockQueue+0x16>
 800aaae:	e000      	b.n	800aab2 <prvUnlockQueue+0x46>
					break;
 800aab0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	22ff      	movs	r2, #255	@ 0xff
 800aab6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800aaba:	f001 fd7f 	bl	800c5bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800aabe:	f001 fd4b 	bl	800c558 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aac8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aaca:	e011      	b.n	800aaf0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	691b      	ldr	r3, [r3, #16]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d012      	beq.n	800aafa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	3310      	adds	r3, #16
 800aad8:	4618      	mov	r0, r3
 800aada:	f000 fd0f 	bl	800b4fc <xTaskRemoveFromEventList>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d001      	beq.n	800aae8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aae4:	f000 fde8 	bl	800b6b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
 800aaea:	3b01      	subs	r3, #1
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aaf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	dce9      	bgt.n	800aacc <prvUnlockQueue+0x60>
 800aaf8:	e000      	b.n	800aafc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800aafa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	22ff      	movs	r2, #255	@ 0xff
 800ab00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ab04:	f001 fd5a 	bl	800c5bc <vPortExitCritical>
}
 800ab08:	bf00      	nop
 800ab0a:	3710      	adds	r7, #16
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	bd80      	pop	{r7, pc}

0800ab10 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b084      	sub	sp, #16
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ab18:	f001 fd1e 	bl	800c558 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d102      	bne.n	800ab2a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ab24:	2301      	movs	r3, #1
 800ab26:	60fb      	str	r3, [r7, #12]
 800ab28:	e001      	b.n	800ab2e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ab2e:	f001 fd45 	bl	800c5bc <vPortExitCritical>

	return xReturn;
 800ab32:	68fb      	ldr	r3, [r7, #12]
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3710      	adds	r7, #16
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ab44:	f001 fd08 	bl	800c558 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d102      	bne.n	800ab5a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ab54:	2301      	movs	r3, #1
 800ab56:	60fb      	str	r3, [r7, #12]
 800ab58:	e001      	b.n	800ab5e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ab5e:	f001 fd2d 	bl	800c5bc <vPortExitCritical>

	return xReturn;
 800ab62:	68fb      	ldr	r3, [r7, #12]
}
 800ab64:	4618      	mov	r0, r3
 800ab66:	3710      	adds	r7, #16
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	bd80      	pop	{r7, pc}

0800ab6c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b085      	sub	sp, #20
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ab76:	2300      	movs	r3, #0
 800ab78:	60fb      	str	r3, [r7, #12]
 800ab7a:	e014      	b.n	800aba6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ab7c:	4a0f      	ldr	r2, [pc, #60]	@ (800abbc <vQueueAddToRegistry+0x50>)
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d10b      	bne.n	800aba0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ab88:	490c      	ldr	r1, [pc, #48]	@ (800abbc <vQueueAddToRegistry+0x50>)
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	683a      	ldr	r2, [r7, #0]
 800ab8e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ab92:	4a0a      	ldr	r2, [pc, #40]	@ (800abbc <vQueueAddToRegistry+0x50>)
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	00db      	lsls	r3, r3, #3
 800ab98:	4413      	add	r3, r2
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ab9e:	e006      	b.n	800abae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	3301      	adds	r3, #1
 800aba4:	60fb      	str	r3, [r7, #12]
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2b07      	cmp	r3, #7
 800abaa:	d9e7      	bls.n	800ab7c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800abac:	bf00      	nop
 800abae:	bf00      	nop
 800abb0:	3714      	adds	r7, #20
 800abb2:	46bd      	mov	sp, r7
 800abb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb8:	4770      	bx	lr
 800abba:	bf00      	nop
 800abbc:	20002000 	.word	0x20002000

0800abc0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b086      	sub	sp, #24
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	60f8      	str	r0, [r7, #12]
 800abc8:	60b9      	str	r1, [r7, #8]
 800abca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800abd0:	f001 fcc2 	bl	800c558 <vPortEnterCritical>
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800abda:	b25b      	sxtb	r3, r3
 800abdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abe0:	d103      	bne.n	800abea <vQueueWaitForMessageRestricted+0x2a>
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abea:	697b      	ldr	r3, [r7, #20]
 800abec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abf0:	b25b      	sxtb	r3, r3
 800abf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf6:	d103      	bne.n	800ac00 <vQueueWaitForMessageRestricted+0x40>
 800abf8:	697b      	ldr	r3, [r7, #20]
 800abfa:	2200      	movs	r2, #0
 800abfc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ac00:	f001 fcdc 	bl	800c5bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d106      	bne.n	800ac1a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ac0c:	697b      	ldr	r3, [r7, #20]
 800ac0e:	3324      	adds	r3, #36	@ 0x24
 800ac10:	687a      	ldr	r2, [r7, #4]
 800ac12:	68b9      	ldr	r1, [r7, #8]
 800ac14:	4618      	mov	r0, r3
 800ac16:	f000 fc45 	bl	800b4a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ac1a:	6978      	ldr	r0, [r7, #20]
 800ac1c:	f7ff ff26 	bl	800aa6c <prvUnlockQueue>
	}
 800ac20:	bf00      	nop
 800ac22:	3718      	adds	r7, #24
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b08e      	sub	sp, #56	@ 0x38
 800ac2c:	af04      	add	r7, sp, #16
 800ac2e:	60f8      	str	r0, [r7, #12]
 800ac30:	60b9      	str	r1, [r7, #8]
 800ac32:	607a      	str	r2, [r7, #4]
 800ac34:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ac36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d10b      	bne.n	800ac54 <xTaskCreateStatic+0x2c>
	__asm volatile
 800ac3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac40:	f383 8811 	msr	BASEPRI, r3
 800ac44:	f3bf 8f6f 	isb	sy
 800ac48:	f3bf 8f4f 	dsb	sy
 800ac4c:	623b      	str	r3, [r7, #32]
}
 800ac4e:	bf00      	nop
 800ac50:	bf00      	nop
 800ac52:	e7fd      	b.n	800ac50 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ac54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d10b      	bne.n	800ac72 <xTaskCreateStatic+0x4a>
	__asm volatile
 800ac5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac5e:	f383 8811 	msr	BASEPRI, r3
 800ac62:	f3bf 8f6f 	isb	sy
 800ac66:	f3bf 8f4f 	dsb	sy
 800ac6a:	61fb      	str	r3, [r7, #28]
}
 800ac6c:	bf00      	nop
 800ac6e:	bf00      	nop
 800ac70:	e7fd      	b.n	800ac6e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ac72:	235c      	movs	r3, #92	@ 0x5c
 800ac74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	2b5c      	cmp	r3, #92	@ 0x5c
 800ac7a:	d00b      	beq.n	800ac94 <xTaskCreateStatic+0x6c>
	__asm volatile
 800ac7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac80:	f383 8811 	msr	BASEPRI, r3
 800ac84:	f3bf 8f6f 	isb	sy
 800ac88:	f3bf 8f4f 	dsb	sy
 800ac8c:	61bb      	str	r3, [r7, #24]
}
 800ac8e:	bf00      	nop
 800ac90:	bf00      	nop
 800ac92:	e7fd      	b.n	800ac90 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ac94:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ac96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d01e      	beq.n	800acda <xTaskCreateStatic+0xb2>
 800ac9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d01b      	beq.n	800acda <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aca4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800aca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acaa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800acac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acae:	2202      	movs	r2, #2
 800acb0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800acb4:	2300      	movs	r3, #0
 800acb6:	9303      	str	r3, [sp, #12]
 800acb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acba:	9302      	str	r3, [sp, #8]
 800acbc:	f107 0314 	add.w	r3, r7, #20
 800acc0:	9301      	str	r3, [sp, #4]
 800acc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc4:	9300      	str	r3, [sp, #0]
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	68b9      	ldr	r1, [r7, #8]
 800accc:	68f8      	ldr	r0, [r7, #12]
 800acce:	f000 f850 	bl	800ad72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800acd2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800acd4:	f000 f8de 	bl	800ae94 <prvAddNewTaskToReadyList>
 800acd8:	e001      	b.n	800acde <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800acda:	2300      	movs	r3, #0
 800acdc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800acde:	697b      	ldr	r3, [r7, #20]
	}
 800ace0:	4618      	mov	r0, r3
 800ace2:	3728      	adds	r7, #40	@ 0x28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd80      	pop	{r7, pc}

0800ace8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b08c      	sub	sp, #48	@ 0x30
 800acec:	af04      	add	r7, sp, #16
 800acee:	60f8      	str	r0, [r7, #12]
 800acf0:	60b9      	str	r1, [r7, #8]
 800acf2:	603b      	str	r3, [r7, #0]
 800acf4:	4613      	mov	r3, r2
 800acf6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800acf8:	88fb      	ldrh	r3, [r7, #6]
 800acfa:	009b      	lsls	r3, r3, #2
 800acfc:	4618      	mov	r0, r3
 800acfe:	f001 fd4d 	bl	800c79c <pvPortMalloc>
 800ad02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d00e      	beq.n	800ad28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ad0a:	205c      	movs	r0, #92	@ 0x5c
 800ad0c:	f001 fd46 	bl	800c79c <pvPortMalloc>
 800ad10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ad12:	69fb      	ldr	r3, [r7, #28]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d003      	beq.n	800ad20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	697a      	ldr	r2, [r7, #20]
 800ad1c:	631a      	str	r2, [r3, #48]	@ 0x30
 800ad1e:	e005      	b.n	800ad2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ad20:	6978      	ldr	r0, [r7, #20]
 800ad22:	f001 fe09 	bl	800c938 <vPortFree>
 800ad26:	e001      	b.n	800ad2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800ad2c:	69fb      	ldr	r3, [r7, #28]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d017      	beq.n	800ad62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ad32:	69fb      	ldr	r3, [r7, #28]
 800ad34:	2200      	movs	r2, #0
 800ad36:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ad3a:	88fa      	ldrh	r2, [r7, #6]
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	9303      	str	r3, [sp, #12]
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	9302      	str	r3, [sp, #8]
 800ad44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad46:	9301      	str	r3, [sp, #4]
 800ad48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad4a:	9300      	str	r3, [sp, #0]
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	68b9      	ldr	r1, [r7, #8]
 800ad50:	68f8      	ldr	r0, [r7, #12]
 800ad52:	f000 f80e 	bl	800ad72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ad56:	69f8      	ldr	r0, [r7, #28]
 800ad58:	f000 f89c 	bl	800ae94 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	61bb      	str	r3, [r7, #24]
 800ad60:	e002      	b.n	800ad68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ad62:	f04f 33ff 	mov.w	r3, #4294967295
 800ad66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ad68:	69bb      	ldr	r3, [r7, #24]
	}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3720      	adds	r7, #32
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b088      	sub	sp, #32
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	60f8      	str	r0, [r7, #12]
 800ad7a:	60b9      	str	r1, [r7, #8]
 800ad7c:	607a      	str	r2, [r7, #4]
 800ad7e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ad80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad82:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	009b      	lsls	r3, r3, #2
 800ad88:	461a      	mov	r2, r3
 800ad8a:	21a5      	movs	r1, #165	@ 0xa5
 800ad8c:	f002 fd6e 	bl	800d86c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ad90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	4413      	add	r3, r2
 800ada0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ada2:	69bb      	ldr	r3, [r7, #24]
 800ada4:	f023 0307 	bic.w	r3, r3, #7
 800ada8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	f003 0307 	and.w	r3, r3, #7
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00b      	beq.n	800adcc <prvInitialiseNewTask+0x5a>
	__asm volatile
 800adb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adb8:	f383 8811 	msr	BASEPRI, r3
 800adbc:	f3bf 8f6f 	isb	sy
 800adc0:	f3bf 8f4f 	dsb	sy
 800adc4:	617b      	str	r3, [r7, #20]
}
 800adc6:	bf00      	nop
 800adc8:	bf00      	nop
 800adca:	e7fd      	b.n	800adc8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d01f      	beq.n	800ae12 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800add2:	2300      	movs	r3, #0
 800add4:	61fb      	str	r3, [r7, #28]
 800add6:	e012      	b.n	800adfe <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	4413      	add	r3, r2
 800adde:	7819      	ldrb	r1, [r3, #0]
 800ade0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ade2:	69fb      	ldr	r3, [r7, #28]
 800ade4:	4413      	add	r3, r2
 800ade6:	3334      	adds	r3, #52	@ 0x34
 800ade8:	460a      	mov	r2, r1
 800adea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800adec:	68ba      	ldr	r2, [r7, #8]
 800adee:	69fb      	ldr	r3, [r7, #28]
 800adf0:	4413      	add	r3, r2
 800adf2:	781b      	ldrb	r3, [r3, #0]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d006      	beq.n	800ae06 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800adf8:	69fb      	ldr	r3, [r7, #28]
 800adfa:	3301      	adds	r3, #1
 800adfc:	61fb      	str	r3, [r7, #28]
 800adfe:	69fb      	ldr	r3, [r7, #28]
 800ae00:	2b0f      	cmp	r3, #15
 800ae02:	d9e9      	bls.n	800add8 <prvInitialiseNewTask+0x66>
 800ae04:	e000      	b.n	800ae08 <prvInitialiseNewTask+0x96>
			{
				break;
 800ae06:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ae08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ae10:	e003      	b.n	800ae1a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ae12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae14:	2200      	movs	r2, #0
 800ae16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ae1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae1c:	2b37      	cmp	r3, #55	@ 0x37
 800ae1e:	d901      	bls.n	800ae24 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ae20:	2337      	movs	r3, #55	@ 0x37
 800ae22:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ae24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae28:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ae2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae2e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ae30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae32:	2200      	movs	r2, #0
 800ae34:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ae36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae38:	3304      	adds	r3, #4
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	f7fe ffd0 	bl	8009de0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ae40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae42:	3318      	adds	r3, #24
 800ae44:	4618      	mov	r0, r3
 800ae46:	f7fe ffcb 	bl	8009de0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ae4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae4e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae52:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ae56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae58:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ae5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae5e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ae60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae62:	2200      	movs	r2, #0
 800ae64:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ae66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae68:	2200      	movs	r2, #0
 800ae6a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ae6e:	683a      	ldr	r2, [r7, #0]
 800ae70:	68f9      	ldr	r1, [r7, #12]
 800ae72:	69b8      	ldr	r0, [r7, #24]
 800ae74:	f001 fa3e 	bl	800c2f4 <pxPortInitialiseStack>
 800ae78:	4602      	mov	r2, r0
 800ae7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ae7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d002      	beq.n	800ae8a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ae84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae8a:	bf00      	nop
 800ae8c:	3720      	adds	r7, #32
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
	...

0800ae94 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ae9c:	f001 fb5c 	bl	800c558 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aea0:	4b2d      	ldr	r3, [pc, #180]	@ (800af58 <prvAddNewTaskToReadyList+0xc4>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	3301      	adds	r3, #1
 800aea6:	4a2c      	ldr	r2, [pc, #176]	@ (800af58 <prvAddNewTaskToReadyList+0xc4>)
 800aea8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800aeaa:	4b2c      	ldr	r3, [pc, #176]	@ (800af5c <prvAddNewTaskToReadyList+0xc8>)
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d109      	bne.n	800aec6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800aeb2:	4a2a      	ldr	r2, [pc, #168]	@ (800af5c <prvAddNewTaskToReadyList+0xc8>)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800aeb8:	4b27      	ldr	r3, [pc, #156]	@ (800af58 <prvAddNewTaskToReadyList+0xc4>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	2b01      	cmp	r3, #1
 800aebe:	d110      	bne.n	800aee2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800aec0:	f000 fc1e 	bl	800b700 <prvInitialiseTaskLists>
 800aec4:	e00d      	b.n	800aee2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800aec6:	4b26      	ldr	r3, [pc, #152]	@ (800af60 <prvAddNewTaskToReadyList+0xcc>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d109      	bne.n	800aee2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800aece:	4b23      	ldr	r3, [pc, #140]	@ (800af5c <prvAddNewTaskToReadyList+0xc8>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d802      	bhi.n	800aee2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800aedc:	4a1f      	ldr	r2, [pc, #124]	@ (800af5c <prvAddNewTaskToReadyList+0xc8>)
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800aee2:	4b20      	ldr	r3, [pc, #128]	@ (800af64 <prvAddNewTaskToReadyList+0xd0>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	3301      	adds	r3, #1
 800aee8:	4a1e      	ldr	r2, [pc, #120]	@ (800af64 <prvAddNewTaskToReadyList+0xd0>)
 800aeea:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800aeec:	4b1d      	ldr	r3, [pc, #116]	@ (800af64 <prvAddNewTaskToReadyList+0xd0>)
 800aeee:	681a      	ldr	r2, [r3, #0]
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aef8:	4b1b      	ldr	r3, [pc, #108]	@ (800af68 <prvAddNewTaskToReadyList+0xd4>)
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	429a      	cmp	r2, r3
 800aefe:	d903      	bls.n	800af08 <prvAddNewTaskToReadyList+0x74>
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af04:	4a18      	ldr	r2, [pc, #96]	@ (800af68 <prvAddNewTaskToReadyList+0xd4>)
 800af06:	6013      	str	r3, [r2, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af0c:	4613      	mov	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	4413      	add	r3, r2
 800af12:	009b      	lsls	r3, r3, #2
 800af14:	4a15      	ldr	r2, [pc, #84]	@ (800af6c <prvAddNewTaskToReadyList+0xd8>)
 800af16:	441a      	add	r2, r3
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	3304      	adds	r3, #4
 800af1c:	4619      	mov	r1, r3
 800af1e:	4610      	mov	r0, r2
 800af20:	f7fe ff6b 	bl	8009dfa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800af24:	f001 fb4a 	bl	800c5bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800af28:	4b0d      	ldr	r3, [pc, #52]	@ (800af60 <prvAddNewTaskToReadyList+0xcc>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d00e      	beq.n	800af4e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800af30:	4b0a      	ldr	r3, [pc, #40]	@ (800af5c <prvAddNewTaskToReadyList+0xc8>)
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d207      	bcs.n	800af4e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800af3e:	4b0c      	ldr	r3, [pc, #48]	@ (800af70 <prvAddNewTaskToReadyList+0xdc>)
 800af40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af44:	601a      	str	r2, [r3, #0]
 800af46:	f3bf 8f4f 	dsb	sy
 800af4a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af4e:	bf00      	nop
 800af50:	3708      	adds	r7, #8
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	20002514 	.word	0x20002514
 800af5c:	20002040 	.word	0x20002040
 800af60:	20002520 	.word	0x20002520
 800af64:	20002530 	.word	0x20002530
 800af68:	2000251c 	.word	0x2000251c
 800af6c:	20002044 	.word	0x20002044
 800af70:	e000ed04 	.word	0xe000ed04

0800af74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800af7c:	2300      	movs	r3, #0
 800af7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d018      	beq.n	800afb8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800af86:	4b14      	ldr	r3, [pc, #80]	@ (800afd8 <vTaskDelay+0x64>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d00b      	beq.n	800afa6 <vTaskDelay+0x32>
	__asm volatile
 800af8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af92:	f383 8811 	msr	BASEPRI, r3
 800af96:	f3bf 8f6f 	isb	sy
 800af9a:	f3bf 8f4f 	dsb	sy
 800af9e:	60bb      	str	r3, [r7, #8]
}
 800afa0:	bf00      	nop
 800afa2:	bf00      	nop
 800afa4:	e7fd      	b.n	800afa2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800afa6:	f000 f883 	bl	800b0b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800afaa:	2100      	movs	r1, #0
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fdf3 	bl	800bb98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800afb2:	f000 f88b 	bl	800b0cc <xTaskResumeAll>
 800afb6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d107      	bne.n	800afce <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800afbe:	4b07      	ldr	r3, [pc, #28]	@ (800afdc <vTaskDelay+0x68>)
 800afc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afc4:	601a      	str	r2, [r3, #0]
 800afc6:	f3bf 8f4f 	dsb	sy
 800afca:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800afce:	bf00      	nop
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	2000253c 	.word	0x2000253c
 800afdc:	e000ed04 	.word	0xe000ed04

0800afe0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b08a      	sub	sp, #40	@ 0x28
 800afe4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800afe6:	2300      	movs	r3, #0
 800afe8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800afea:	2300      	movs	r3, #0
 800afec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800afee:	463a      	mov	r2, r7
 800aff0:	1d39      	adds	r1, r7, #4
 800aff2:	f107 0308 	add.w	r3, r7, #8
 800aff6:	4618      	mov	r0, r3
 800aff8:	f7fe fe9e 	bl	8009d38 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	68ba      	ldr	r2, [r7, #8]
 800b002:	9202      	str	r2, [sp, #8]
 800b004:	9301      	str	r3, [sp, #4]
 800b006:	2300      	movs	r3, #0
 800b008:	9300      	str	r3, [sp, #0]
 800b00a:	2300      	movs	r3, #0
 800b00c:	460a      	mov	r2, r1
 800b00e:	4922      	ldr	r1, [pc, #136]	@ (800b098 <vTaskStartScheduler+0xb8>)
 800b010:	4822      	ldr	r0, [pc, #136]	@ (800b09c <vTaskStartScheduler+0xbc>)
 800b012:	f7ff fe09 	bl	800ac28 <xTaskCreateStatic>
 800b016:	4603      	mov	r3, r0
 800b018:	4a21      	ldr	r2, [pc, #132]	@ (800b0a0 <vTaskStartScheduler+0xc0>)
 800b01a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b01c:	4b20      	ldr	r3, [pc, #128]	@ (800b0a0 <vTaskStartScheduler+0xc0>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d002      	beq.n	800b02a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b024:	2301      	movs	r3, #1
 800b026:	617b      	str	r3, [r7, #20]
 800b028:	e001      	b.n	800b02e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b02a:	2300      	movs	r3, #0
 800b02c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b02e:	697b      	ldr	r3, [r7, #20]
 800b030:	2b01      	cmp	r3, #1
 800b032:	d102      	bne.n	800b03a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b034:	f000 fe04 	bl	800bc40 <xTimerCreateTimerTask>
 800b038:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b03a:	697b      	ldr	r3, [r7, #20]
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	d116      	bne.n	800b06e <vTaskStartScheduler+0x8e>
	__asm volatile
 800b040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b044:	f383 8811 	msr	BASEPRI, r3
 800b048:	f3bf 8f6f 	isb	sy
 800b04c:	f3bf 8f4f 	dsb	sy
 800b050:	613b      	str	r3, [r7, #16]
}
 800b052:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b054:	4b13      	ldr	r3, [pc, #76]	@ (800b0a4 <vTaskStartScheduler+0xc4>)
 800b056:	f04f 32ff 	mov.w	r2, #4294967295
 800b05a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b05c:	4b12      	ldr	r3, [pc, #72]	@ (800b0a8 <vTaskStartScheduler+0xc8>)
 800b05e:	2201      	movs	r2, #1
 800b060:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b062:	4b12      	ldr	r3, [pc, #72]	@ (800b0ac <vTaskStartScheduler+0xcc>)
 800b064:	2200      	movs	r2, #0
 800b066:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b068:	f001 f9d2 	bl	800c410 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b06c:	e00f      	b.n	800b08e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b074:	d10b      	bne.n	800b08e <vTaskStartScheduler+0xae>
	__asm volatile
 800b076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b07a:	f383 8811 	msr	BASEPRI, r3
 800b07e:	f3bf 8f6f 	isb	sy
 800b082:	f3bf 8f4f 	dsb	sy
 800b086:	60fb      	str	r3, [r7, #12]
}
 800b088:	bf00      	nop
 800b08a:	bf00      	nop
 800b08c:	e7fd      	b.n	800b08a <vTaskStartScheduler+0xaa>
}
 800b08e:	bf00      	nop
 800b090:	3718      	adds	r7, #24
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	0800f804 	.word	0x0800f804
 800b09c:	0800b6d1 	.word	0x0800b6d1
 800b0a0:	20002538 	.word	0x20002538
 800b0a4:	20002534 	.word	0x20002534
 800b0a8:	20002520 	.word	0x20002520
 800b0ac:	20002518 	.word	0x20002518

0800b0b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b0b0:	b480      	push	{r7}
 800b0b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b0b4:	4b04      	ldr	r3, [pc, #16]	@ (800b0c8 <vTaskSuspendAll+0x18>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	4a03      	ldr	r2, [pc, #12]	@ (800b0c8 <vTaskSuspendAll+0x18>)
 800b0bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b0be:	bf00      	nop
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr
 800b0c8:	2000253c 	.word	0x2000253c

0800b0cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b084      	sub	sp, #16
 800b0d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b0da:	4b42      	ldr	r3, [pc, #264]	@ (800b1e4 <xTaskResumeAll+0x118>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d10b      	bne.n	800b0fa <xTaskResumeAll+0x2e>
	__asm volatile
 800b0e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e6:	f383 8811 	msr	BASEPRI, r3
 800b0ea:	f3bf 8f6f 	isb	sy
 800b0ee:	f3bf 8f4f 	dsb	sy
 800b0f2:	603b      	str	r3, [r7, #0]
}
 800b0f4:	bf00      	nop
 800b0f6:	bf00      	nop
 800b0f8:	e7fd      	b.n	800b0f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b0fa:	f001 fa2d 	bl	800c558 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b0fe:	4b39      	ldr	r3, [pc, #228]	@ (800b1e4 <xTaskResumeAll+0x118>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	3b01      	subs	r3, #1
 800b104:	4a37      	ldr	r2, [pc, #220]	@ (800b1e4 <xTaskResumeAll+0x118>)
 800b106:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b108:	4b36      	ldr	r3, [pc, #216]	@ (800b1e4 <xTaskResumeAll+0x118>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d162      	bne.n	800b1d6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b110:	4b35      	ldr	r3, [pc, #212]	@ (800b1e8 <xTaskResumeAll+0x11c>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d05e      	beq.n	800b1d6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b118:	e02f      	b.n	800b17a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b11a:	4b34      	ldr	r3, [pc, #208]	@ (800b1ec <xTaskResumeAll+0x120>)
 800b11c:	68db      	ldr	r3, [r3, #12]
 800b11e:	68db      	ldr	r3, [r3, #12]
 800b120:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	3318      	adds	r3, #24
 800b126:	4618      	mov	r0, r3
 800b128:	f7fe fec4 	bl	8009eb4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	3304      	adds	r3, #4
 800b130:	4618      	mov	r0, r3
 800b132:	f7fe febf 	bl	8009eb4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b13a:	4b2d      	ldr	r3, [pc, #180]	@ (800b1f0 <xTaskResumeAll+0x124>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	429a      	cmp	r2, r3
 800b140:	d903      	bls.n	800b14a <xTaskResumeAll+0x7e>
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b146:	4a2a      	ldr	r2, [pc, #168]	@ (800b1f0 <xTaskResumeAll+0x124>)
 800b148:	6013      	str	r3, [r2, #0]
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b14e:	4613      	mov	r3, r2
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	4413      	add	r3, r2
 800b154:	009b      	lsls	r3, r3, #2
 800b156:	4a27      	ldr	r2, [pc, #156]	@ (800b1f4 <xTaskResumeAll+0x128>)
 800b158:	441a      	add	r2, r3
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	3304      	adds	r3, #4
 800b15e:	4619      	mov	r1, r3
 800b160:	4610      	mov	r0, r2
 800b162:	f7fe fe4a 	bl	8009dfa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b16a:	4b23      	ldr	r3, [pc, #140]	@ (800b1f8 <xTaskResumeAll+0x12c>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b170:	429a      	cmp	r2, r3
 800b172:	d302      	bcc.n	800b17a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800b174:	4b21      	ldr	r3, [pc, #132]	@ (800b1fc <xTaskResumeAll+0x130>)
 800b176:	2201      	movs	r2, #1
 800b178:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b17a:	4b1c      	ldr	r3, [pc, #112]	@ (800b1ec <xTaskResumeAll+0x120>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d1cb      	bne.n	800b11a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d001      	beq.n	800b18c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b188:	f000 fb58 	bl	800b83c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b18c:	4b1c      	ldr	r3, [pc, #112]	@ (800b200 <xTaskResumeAll+0x134>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2b00      	cmp	r3, #0
 800b196:	d010      	beq.n	800b1ba <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b198:	f000 f846 	bl	800b228 <xTaskIncrementTick>
 800b19c:	4603      	mov	r3, r0
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d002      	beq.n	800b1a8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800b1a2:	4b16      	ldr	r3, [pc, #88]	@ (800b1fc <xTaskResumeAll+0x130>)
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	3b01      	subs	r3, #1
 800b1ac:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d1f1      	bne.n	800b198 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800b1b4:	4b12      	ldr	r3, [pc, #72]	@ (800b200 <xTaskResumeAll+0x134>)
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b1ba:	4b10      	ldr	r3, [pc, #64]	@ (800b1fc <xTaskResumeAll+0x130>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d009      	beq.n	800b1d6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b1c6:	4b0f      	ldr	r3, [pc, #60]	@ (800b204 <xTaskResumeAll+0x138>)
 800b1c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1cc:	601a      	str	r2, [r3, #0]
 800b1ce:	f3bf 8f4f 	dsb	sy
 800b1d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b1d6:	f001 f9f1 	bl	800c5bc <vPortExitCritical>

	return xAlreadyYielded;
 800b1da:	68bb      	ldr	r3, [r7, #8]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3710      	adds	r7, #16
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}
 800b1e4:	2000253c 	.word	0x2000253c
 800b1e8:	20002514 	.word	0x20002514
 800b1ec:	200024d4 	.word	0x200024d4
 800b1f0:	2000251c 	.word	0x2000251c
 800b1f4:	20002044 	.word	0x20002044
 800b1f8:	20002040 	.word	0x20002040
 800b1fc:	20002528 	.word	0x20002528
 800b200:	20002524 	.word	0x20002524
 800b204:	e000ed04 	.word	0xe000ed04

0800b208 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b208:	b480      	push	{r7}
 800b20a:	b083      	sub	sp, #12
 800b20c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b20e:	4b05      	ldr	r3, [pc, #20]	@ (800b224 <xTaskGetTickCount+0x1c>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b214:	687b      	ldr	r3, [r7, #4]
}
 800b216:	4618      	mov	r0, r3
 800b218:	370c      	adds	r7, #12
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	20002518 	.word	0x20002518

0800b228 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b086      	sub	sp, #24
 800b22c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b22e:	2300      	movs	r3, #0
 800b230:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b232:	4b4f      	ldr	r3, [pc, #316]	@ (800b370 <xTaskIncrementTick+0x148>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	f040 8090 	bne.w	800b35c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b23c:	4b4d      	ldr	r3, [pc, #308]	@ (800b374 <xTaskIncrementTick+0x14c>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	3301      	adds	r3, #1
 800b242:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b244:	4a4b      	ldr	r2, [pc, #300]	@ (800b374 <xTaskIncrementTick+0x14c>)
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d121      	bne.n	800b294 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800b250:	4b49      	ldr	r3, [pc, #292]	@ (800b378 <xTaskIncrementTick+0x150>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d00b      	beq.n	800b272 <xTaskIncrementTick+0x4a>
	__asm volatile
 800b25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b25e:	f383 8811 	msr	BASEPRI, r3
 800b262:	f3bf 8f6f 	isb	sy
 800b266:	f3bf 8f4f 	dsb	sy
 800b26a:	603b      	str	r3, [r7, #0]
}
 800b26c:	bf00      	nop
 800b26e:	bf00      	nop
 800b270:	e7fd      	b.n	800b26e <xTaskIncrementTick+0x46>
 800b272:	4b41      	ldr	r3, [pc, #260]	@ (800b378 <xTaskIncrementTick+0x150>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	60fb      	str	r3, [r7, #12]
 800b278:	4b40      	ldr	r3, [pc, #256]	@ (800b37c <xTaskIncrementTick+0x154>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a3e      	ldr	r2, [pc, #248]	@ (800b378 <xTaskIncrementTick+0x150>)
 800b27e:	6013      	str	r3, [r2, #0]
 800b280:	4a3e      	ldr	r2, [pc, #248]	@ (800b37c <xTaskIncrementTick+0x154>)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	6013      	str	r3, [r2, #0]
 800b286:	4b3e      	ldr	r3, [pc, #248]	@ (800b380 <xTaskIncrementTick+0x158>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	3301      	adds	r3, #1
 800b28c:	4a3c      	ldr	r2, [pc, #240]	@ (800b380 <xTaskIncrementTick+0x158>)
 800b28e:	6013      	str	r3, [r2, #0]
 800b290:	f000 fad4 	bl	800b83c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b294:	4b3b      	ldr	r3, [pc, #236]	@ (800b384 <xTaskIncrementTick+0x15c>)
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	693a      	ldr	r2, [r7, #16]
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d349      	bcc.n	800b332 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b29e:	4b36      	ldr	r3, [pc, #216]	@ (800b378 <xTaskIncrementTick+0x150>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d104      	bne.n	800b2b2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2a8:	4b36      	ldr	r3, [pc, #216]	@ (800b384 <xTaskIncrementTick+0x15c>)
 800b2aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b2ae:	601a      	str	r2, [r3, #0]
					break;
 800b2b0:	e03f      	b.n	800b332 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2b2:	4b31      	ldr	r3, [pc, #196]	@ (800b378 <xTaskIncrementTick+0x150>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	68db      	ldr	r3, [r3, #12]
 800b2b8:	68db      	ldr	r3, [r3, #12]
 800b2ba:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	685b      	ldr	r3, [r3, #4]
 800b2c0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b2c2:	693a      	ldr	r2, [r7, #16]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	429a      	cmp	r2, r3
 800b2c8:	d203      	bcs.n	800b2d2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b2ca:	4a2e      	ldr	r2, [pc, #184]	@ (800b384 <xTaskIncrementTick+0x15c>)
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b2d0:	e02f      	b.n	800b332 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	3304      	adds	r3, #4
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7fe fdec 	bl	8009eb4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b2dc:	68bb      	ldr	r3, [r7, #8]
 800b2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d004      	beq.n	800b2ee <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	3318      	adds	r3, #24
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f7fe fde3 	bl	8009eb4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b2ee:	68bb      	ldr	r3, [r7, #8]
 800b2f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2f2:	4b25      	ldr	r3, [pc, #148]	@ (800b388 <xTaskIncrementTick+0x160>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	429a      	cmp	r2, r3
 800b2f8:	d903      	bls.n	800b302 <xTaskIncrementTick+0xda>
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2fe:	4a22      	ldr	r2, [pc, #136]	@ (800b388 <xTaskIncrementTick+0x160>)
 800b300:	6013      	str	r3, [r2, #0]
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b306:	4613      	mov	r3, r2
 800b308:	009b      	lsls	r3, r3, #2
 800b30a:	4413      	add	r3, r2
 800b30c:	009b      	lsls	r3, r3, #2
 800b30e:	4a1f      	ldr	r2, [pc, #124]	@ (800b38c <xTaskIncrementTick+0x164>)
 800b310:	441a      	add	r2, r3
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	3304      	adds	r3, #4
 800b316:	4619      	mov	r1, r3
 800b318:	4610      	mov	r0, r2
 800b31a:	f7fe fd6e 	bl	8009dfa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b322:	4b1b      	ldr	r3, [pc, #108]	@ (800b390 <xTaskIncrementTick+0x168>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b328:	429a      	cmp	r2, r3
 800b32a:	d3b8      	bcc.n	800b29e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b32c:	2301      	movs	r3, #1
 800b32e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b330:	e7b5      	b.n	800b29e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b332:	4b17      	ldr	r3, [pc, #92]	@ (800b390 <xTaskIncrementTick+0x168>)
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b338:	4914      	ldr	r1, [pc, #80]	@ (800b38c <xTaskIncrementTick+0x164>)
 800b33a:	4613      	mov	r3, r2
 800b33c:	009b      	lsls	r3, r3, #2
 800b33e:	4413      	add	r3, r2
 800b340:	009b      	lsls	r3, r3, #2
 800b342:	440b      	add	r3, r1
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	2b01      	cmp	r3, #1
 800b348:	d901      	bls.n	800b34e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800b34a:	2301      	movs	r3, #1
 800b34c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b34e:	4b11      	ldr	r3, [pc, #68]	@ (800b394 <xTaskIncrementTick+0x16c>)
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d007      	beq.n	800b366 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800b356:	2301      	movs	r3, #1
 800b358:	617b      	str	r3, [r7, #20]
 800b35a:	e004      	b.n	800b366 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b35c:	4b0e      	ldr	r3, [pc, #56]	@ (800b398 <xTaskIncrementTick+0x170>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	3301      	adds	r3, #1
 800b362:	4a0d      	ldr	r2, [pc, #52]	@ (800b398 <xTaskIncrementTick+0x170>)
 800b364:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b366:	697b      	ldr	r3, [r7, #20]
}
 800b368:	4618      	mov	r0, r3
 800b36a:	3718      	adds	r7, #24
 800b36c:	46bd      	mov	sp, r7
 800b36e:	bd80      	pop	{r7, pc}
 800b370:	2000253c 	.word	0x2000253c
 800b374:	20002518 	.word	0x20002518
 800b378:	200024cc 	.word	0x200024cc
 800b37c:	200024d0 	.word	0x200024d0
 800b380:	2000252c 	.word	0x2000252c
 800b384:	20002534 	.word	0x20002534
 800b388:	2000251c 	.word	0x2000251c
 800b38c:	20002044 	.word	0x20002044
 800b390:	20002040 	.word	0x20002040
 800b394:	20002528 	.word	0x20002528
 800b398:	20002524 	.word	0x20002524

0800b39c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b3a2:	4b28      	ldr	r3, [pc, #160]	@ (800b444 <vTaskSwitchContext+0xa8>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d003      	beq.n	800b3b2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b3aa:	4b27      	ldr	r3, [pc, #156]	@ (800b448 <vTaskSwitchContext+0xac>)
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b3b0:	e042      	b.n	800b438 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800b3b2:	4b25      	ldr	r3, [pc, #148]	@ (800b448 <vTaskSwitchContext+0xac>)
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3b8:	4b24      	ldr	r3, [pc, #144]	@ (800b44c <vTaskSwitchContext+0xb0>)
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	60fb      	str	r3, [r7, #12]
 800b3be:	e011      	b.n	800b3e4 <vTaskSwitchContext+0x48>
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d10b      	bne.n	800b3de <vTaskSwitchContext+0x42>
	__asm volatile
 800b3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ca:	f383 8811 	msr	BASEPRI, r3
 800b3ce:	f3bf 8f6f 	isb	sy
 800b3d2:	f3bf 8f4f 	dsb	sy
 800b3d6:	607b      	str	r3, [r7, #4]
}
 800b3d8:	bf00      	nop
 800b3da:	bf00      	nop
 800b3dc:	e7fd      	b.n	800b3da <vTaskSwitchContext+0x3e>
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	3b01      	subs	r3, #1
 800b3e2:	60fb      	str	r3, [r7, #12]
 800b3e4:	491a      	ldr	r1, [pc, #104]	@ (800b450 <vTaskSwitchContext+0xb4>)
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	4613      	mov	r3, r2
 800b3ea:	009b      	lsls	r3, r3, #2
 800b3ec:	4413      	add	r3, r2
 800b3ee:	009b      	lsls	r3, r3, #2
 800b3f0:	440b      	add	r3, r1
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d0e3      	beq.n	800b3c0 <vTaskSwitchContext+0x24>
 800b3f8:	68fa      	ldr	r2, [r7, #12]
 800b3fa:	4613      	mov	r3, r2
 800b3fc:	009b      	lsls	r3, r3, #2
 800b3fe:	4413      	add	r3, r2
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	4a13      	ldr	r2, [pc, #76]	@ (800b450 <vTaskSwitchContext+0xb4>)
 800b404:	4413      	add	r3, r2
 800b406:	60bb      	str	r3, [r7, #8]
 800b408:	68bb      	ldr	r3, [r7, #8]
 800b40a:	685b      	ldr	r3, [r3, #4]
 800b40c:	685a      	ldr	r2, [r3, #4]
 800b40e:	68bb      	ldr	r3, [r7, #8]
 800b410:	605a      	str	r2, [r3, #4]
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	685a      	ldr	r2, [r3, #4]
 800b416:	68bb      	ldr	r3, [r7, #8]
 800b418:	3308      	adds	r3, #8
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d104      	bne.n	800b428 <vTaskSwitchContext+0x8c>
 800b41e:	68bb      	ldr	r3, [r7, #8]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	685a      	ldr	r2, [r3, #4]
 800b424:	68bb      	ldr	r3, [r7, #8]
 800b426:	605a      	str	r2, [r3, #4]
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	68db      	ldr	r3, [r3, #12]
 800b42e:	4a09      	ldr	r2, [pc, #36]	@ (800b454 <vTaskSwitchContext+0xb8>)
 800b430:	6013      	str	r3, [r2, #0]
 800b432:	4a06      	ldr	r2, [pc, #24]	@ (800b44c <vTaskSwitchContext+0xb0>)
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6013      	str	r3, [r2, #0]
}
 800b438:	bf00      	nop
 800b43a:	3714      	adds	r7, #20
 800b43c:	46bd      	mov	sp, r7
 800b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b442:	4770      	bx	lr
 800b444:	2000253c 	.word	0x2000253c
 800b448:	20002528 	.word	0x20002528
 800b44c:	2000251c 	.word	0x2000251c
 800b450:	20002044 	.word	0x20002044
 800b454:	20002040 	.word	0x20002040

0800b458 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
 800b460:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d10b      	bne.n	800b480 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b46c:	f383 8811 	msr	BASEPRI, r3
 800b470:	f3bf 8f6f 	isb	sy
 800b474:	f3bf 8f4f 	dsb	sy
 800b478:	60fb      	str	r3, [r7, #12]
}
 800b47a:	bf00      	nop
 800b47c:	bf00      	nop
 800b47e:	e7fd      	b.n	800b47c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b480:	4b07      	ldr	r3, [pc, #28]	@ (800b4a0 <vTaskPlaceOnEventList+0x48>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	3318      	adds	r3, #24
 800b486:	4619      	mov	r1, r3
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f7fe fcda 	bl	8009e42 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b48e:	2101      	movs	r1, #1
 800b490:	6838      	ldr	r0, [r7, #0]
 800b492:	f000 fb81 	bl	800bb98 <prvAddCurrentTaskToDelayedList>
}
 800b496:	bf00      	nop
 800b498:	3710      	adds	r7, #16
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
 800b49e:	bf00      	nop
 800b4a0:	20002040 	.word	0x20002040

0800b4a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b086      	sub	sp, #24
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	60f8      	str	r0, [r7, #12]
 800b4ac:	60b9      	str	r1, [r7, #8]
 800b4ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d10b      	bne.n	800b4ce <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4ba:	f383 8811 	msr	BASEPRI, r3
 800b4be:	f3bf 8f6f 	isb	sy
 800b4c2:	f3bf 8f4f 	dsb	sy
 800b4c6:	617b      	str	r3, [r7, #20]
}
 800b4c8:	bf00      	nop
 800b4ca:	bf00      	nop
 800b4cc:	e7fd      	b.n	800b4ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b4ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f8 <vTaskPlaceOnEventListRestricted+0x54>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	3318      	adds	r3, #24
 800b4d4:	4619      	mov	r1, r3
 800b4d6:	68f8      	ldr	r0, [r7, #12]
 800b4d8:	f7fe fc8f 	bl	8009dfa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d002      	beq.n	800b4e8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b4e2:	f04f 33ff 	mov.w	r3, #4294967295
 800b4e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b4e8:	6879      	ldr	r1, [r7, #4]
 800b4ea:	68b8      	ldr	r0, [r7, #8]
 800b4ec:	f000 fb54 	bl	800bb98 <prvAddCurrentTaskToDelayedList>
	}
 800b4f0:	bf00      	nop
 800b4f2:	3718      	adds	r7, #24
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	20002040 	.word	0x20002040

0800b4fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b086      	sub	sp, #24
 800b500:	af00      	add	r7, sp, #0
 800b502:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	68db      	ldr	r3, [r3, #12]
 800b508:	68db      	ldr	r3, [r3, #12]
 800b50a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d10b      	bne.n	800b52a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b516:	f383 8811 	msr	BASEPRI, r3
 800b51a:	f3bf 8f6f 	isb	sy
 800b51e:	f3bf 8f4f 	dsb	sy
 800b522:	60fb      	str	r3, [r7, #12]
}
 800b524:	bf00      	nop
 800b526:	bf00      	nop
 800b528:	e7fd      	b.n	800b526 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	3318      	adds	r3, #24
 800b52e:	4618      	mov	r0, r3
 800b530:	f7fe fcc0 	bl	8009eb4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b534:	4b1d      	ldr	r3, [pc, #116]	@ (800b5ac <xTaskRemoveFromEventList+0xb0>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d11d      	bne.n	800b578 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	3304      	adds	r3, #4
 800b540:	4618      	mov	r0, r3
 800b542:	f7fe fcb7 	bl	8009eb4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b54a:	4b19      	ldr	r3, [pc, #100]	@ (800b5b0 <xTaskRemoveFromEventList+0xb4>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	429a      	cmp	r2, r3
 800b550:	d903      	bls.n	800b55a <xTaskRemoveFromEventList+0x5e>
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b556:	4a16      	ldr	r2, [pc, #88]	@ (800b5b0 <xTaskRemoveFromEventList+0xb4>)
 800b558:	6013      	str	r3, [r2, #0]
 800b55a:	693b      	ldr	r3, [r7, #16]
 800b55c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b55e:	4613      	mov	r3, r2
 800b560:	009b      	lsls	r3, r3, #2
 800b562:	4413      	add	r3, r2
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	4a13      	ldr	r2, [pc, #76]	@ (800b5b4 <xTaskRemoveFromEventList+0xb8>)
 800b568:	441a      	add	r2, r3
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	3304      	adds	r3, #4
 800b56e:	4619      	mov	r1, r3
 800b570:	4610      	mov	r0, r2
 800b572:	f7fe fc42 	bl	8009dfa <vListInsertEnd>
 800b576:	e005      	b.n	800b584 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	3318      	adds	r3, #24
 800b57c:	4619      	mov	r1, r3
 800b57e:	480e      	ldr	r0, [pc, #56]	@ (800b5b8 <xTaskRemoveFromEventList+0xbc>)
 800b580:	f7fe fc3b 	bl	8009dfa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b588:	4b0c      	ldr	r3, [pc, #48]	@ (800b5bc <xTaskRemoveFromEventList+0xc0>)
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b58e:	429a      	cmp	r2, r3
 800b590:	d905      	bls.n	800b59e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b592:	2301      	movs	r3, #1
 800b594:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b596:	4b0a      	ldr	r3, [pc, #40]	@ (800b5c0 <xTaskRemoveFromEventList+0xc4>)
 800b598:	2201      	movs	r2, #1
 800b59a:	601a      	str	r2, [r3, #0]
 800b59c:	e001      	b.n	800b5a2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b59e:	2300      	movs	r3, #0
 800b5a0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b5a2:	697b      	ldr	r3, [r7, #20]
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3718      	adds	r7, #24
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	2000253c 	.word	0x2000253c
 800b5b0:	2000251c 	.word	0x2000251c
 800b5b4:	20002044 	.word	0x20002044
 800b5b8:	200024d4 	.word	0x200024d4
 800b5bc:	20002040 	.word	0x20002040
 800b5c0:	20002528 	.word	0x20002528

0800b5c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b5cc:	4b06      	ldr	r3, [pc, #24]	@ (800b5e8 <vTaskInternalSetTimeOutState+0x24>)
 800b5ce:	681a      	ldr	r2, [r3, #0]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b5d4:	4b05      	ldr	r3, [pc, #20]	@ (800b5ec <vTaskInternalSetTimeOutState+0x28>)
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	605a      	str	r2, [r3, #4]
}
 800b5dc:	bf00      	nop
 800b5de:	370c      	adds	r7, #12
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr
 800b5e8:	2000252c 	.word	0x2000252c
 800b5ec:	20002518 	.word	0x20002518

0800b5f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b088      	sub	sp, #32
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
 800b5f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d10b      	bne.n	800b618 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b604:	f383 8811 	msr	BASEPRI, r3
 800b608:	f3bf 8f6f 	isb	sy
 800b60c:	f3bf 8f4f 	dsb	sy
 800b610:	613b      	str	r3, [r7, #16]
}
 800b612:	bf00      	nop
 800b614:	bf00      	nop
 800b616:	e7fd      	b.n	800b614 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b618:	683b      	ldr	r3, [r7, #0]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d10b      	bne.n	800b636 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	60fb      	str	r3, [r7, #12]
}
 800b630:	bf00      	nop
 800b632:	bf00      	nop
 800b634:	e7fd      	b.n	800b632 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b636:	f000 ff8f 	bl	800c558 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b63a:	4b1d      	ldr	r3, [pc, #116]	@ (800b6b0 <xTaskCheckForTimeOut+0xc0>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	69ba      	ldr	r2, [r7, #24]
 800b646:	1ad3      	subs	r3, r2, r3
 800b648:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b652:	d102      	bne.n	800b65a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b654:	2300      	movs	r3, #0
 800b656:	61fb      	str	r3, [r7, #28]
 800b658:	e023      	b.n	800b6a2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681a      	ldr	r2, [r3, #0]
 800b65e:	4b15      	ldr	r3, [pc, #84]	@ (800b6b4 <xTaskCheckForTimeOut+0xc4>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	429a      	cmp	r2, r3
 800b664:	d007      	beq.n	800b676 <xTaskCheckForTimeOut+0x86>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	685b      	ldr	r3, [r3, #4]
 800b66a:	69ba      	ldr	r2, [r7, #24]
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d302      	bcc.n	800b676 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b670:	2301      	movs	r3, #1
 800b672:	61fb      	str	r3, [r7, #28]
 800b674:	e015      	b.n	800b6a2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	697a      	ldr	r2, [r7, #20]
 800b67c:	429a      	cmp	r2, r3
 800b67e:	d20b      	bcs.n	800b698 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	681a      	ldr	r2, [r3, #0]
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	1ad2      	subs	r2, r2, r3
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b68c:	6878      	ldr	r0, [r7, #4]
 800b68e:	f7ff ff99 	bl	800b5c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b692:	2300      	movs	r3, #0
 800b694:	61fb      	str	r3, [r7, #28]
 800b696:	e004      	b.n	800b6a2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	2200      	movs	r2, #0
 800b69c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b69e:	2301      	movs	r3, #1
 800b6a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b6a2:	f000 ff8b 	bl	800c5bc <vPortExitCritical>

	return xReturn;
 800b6a6:	69fb      	ldr	r3, [r7, #28]
}
 800b6a8:	4618      	mov	r0, r3
 800b6aa:	3720      	adds	r7, #32
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	bd80      	pop	{r7, pc}
 800b6b0:	20002518 	.word	0x20002518
 800b6b4:	2000252c 	.word	0x2000252c

0800b6b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b6bc:	4b03      	ldr	r3, [pc, #12]	@ (800b6cc <vTaskMissedYield+0x14>)
 800b6be:	2201      	movs	r2, #1
 800b6c0:	601a      	str	r2, [r3, #0]
}
 800b6c2:	bf00      	nop
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ca:	4770      	bx	lr
 800b6cc:	20002528 	.word	0x20002528

0800b6d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b082      	sub	sp, #8
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b6d8:	f000 f852 	bl	800b780 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b6dc:	4b06      	ldr	r3, [pc, #24]	@ (800b6f8 <prvIdleTask+0x28>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	2b01      	cmp	r3, #1
 800b6e2:	d9f9      	bls.n	800b6d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b6e4:	4b05      	ldr	r3, [pc, #20]	@ (800b6fc <prvIdleTask+0x2c>)
 800b6e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b6ea:	601a      	str	r2, [r3, #0]
 800b6ec:	f3bf 8f4f 	dsb	sy
 800b6f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b6f4:	e7f0      	b.n	800b6d8 <prvIdleTask+0x8>
 800b6f6:	bf00      	nop
 800b6f8:	20002044 	.word	0x20002044
 800b6fc:	e000ed04 	.word	0xe000ed04

0800b700 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b082      	sub	sp, #8
 800b704:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b706:	2300      	movs	r3, #0
 800b708:	607b      	str	r3, [r7, #4]
 800b70a:	e00c      	b.n	800b726 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b70c:	687a      	ldr	r2, [r7, #4]
 800b70e:	4613      	mov	r3, r2
 800b710:	009b      	lsls	r3, r3, #2
 800b712:	4413      	add	r3, r2
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4a12      	ldr	r2, [pc, #72]	@ (800b760 <prvInitialiseTaskLists+0x60>)
 800b718:	4413      	add	r3, r2
 800b71a:	4618      	mov	r0, r3
 800b71c:	f7fe fb40 	bl	8009da0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3301      	adds	r3, #1
 800b724:	607b      	str	r3, [r7, #4]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	2b37      	cmp	r3, #55	@ 0x37
 800b72a:	d9ef      	bls.n	800b70c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b72c:	480d      	ldr	r0, [pc, #52]	@ (800b764 <prvInitialiseTaskLists+0x64>)
 800b72e:	f7fe fb37 	bl	8009da0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b732:	480d      	ldr	r0, [pc, #52]	@ (800b768 <prvInitialiseTaskLists+0x68>)
 800b734:	f7fe fb34 	bl	8009da0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b738:	480c      	ldr	r0, [pc, #48]	@ (800b76c <prvInitialiseTaskLists+0x6c>)
 800b73a:	f7fe fb31 	bl	8009da0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b73e:	480c      	ldr	r0, [pc, #48]	@ (800b770 <prvInitialiseTaskLists+0x70>)
 800b740:	f7fe fb2e 	bl	8009da0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b744:	480b      	ldr	r0, [pc, #44]	@ (800b774 <prvInitialiseTaskLists+0x74>)
 800b746:	f7fe fb2b 	bl	8009da0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b74a:	4b0b      	ldr	r3, [pc, #44]	@ (800b778 <prvInitialiseTaskLists+0x78>)
 800b74c:	4a05      	ldr	r2, [pc, #20]	@ (800b764 <prvInitialiseTaskLists+0x64>)
 800b74e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b750:	4b0a      	ldr	r3, [pc, #40]	@ (800b77c <prvInitialiseTaskLists+0x7c>)
 800b752:	4a05      	ldr	r2, [pc, #20]	@ (800b768 <prvInitialiseTaskLists+0x68>)
 800b754:	601a      	str	r2, [r3, #0]
}
 800b756:	bf00      	nop
 800b758:	3708      	adds	r7, #8
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}
 800b75e:	bf00      	nop
 800b760:	20002044 	.word	0x20002044
 800b764:	200024a4 	.word	0x200024a4
 800b768:	200024b8 	.word	0x200024b8
 800b76c:	200024d4 	.word	0x200024d4
 800b770:	200024e8 	.word	0x200024e8
 800b774:	20002500 	.word	0x20002500
 800b778:	200024cc 	.word	0x200024cc
 800b77c:	200024d0 	.word	0x200024d0

0800b780 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b082      	sub	sp, #8
 800b784:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b786:	e019      	b.n	800b7bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b788:	f000 fee6 	bl	800c558 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b78c:	4b10      	ldr	r3, [pc, #64]	@ (800b7d0 <prvCheckTasksWaitingTermination+0x50>)
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	68db      	ldr	r3, [r3, #12]
 800b792:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	3304      	adds	r3, #4
 800b798:	4618      	mov	r0, r3
 800b79a:	f7fe fb8b 	bl	8009eb4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b79e:	4b0d      	ldr	r3, [pc, #52]	@ (800b7d4 <prvCheckTasksWaitingTermination+0x54>)
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	3b01      	subs	r3, #1
 800b7a4:	4a0b      	ldr	r2, [pc, #44]	@ (800b7d4 <prvCheckTasksWaitingTermination+0x54>)
 800b7a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b7a8:	4b0b      	ldr	r3, [pc, #44]	@ (800b7d8 <prvCheckTasksWaitingTermination+0x58>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	3b01      	subs	r3, #1
 800b7ae:	4a0a      	ldr	r2, [pc, #40]	@ (800b7d8 <prvCheckTasksWaitingTermination+0x58>)
 800b7b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b7b2:	f000 ff03 	bl	800c5bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b7b6:	6878      	ldr	r0, [r7, #4]
 800b7b8:	f000 f810 	bl	800b7dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b7bc:	4b06      	ldr	r3, [pc, #24]	@ (800b7d8 <prvCheckTasksWaitingTermination+0x58>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d1e1      	bne.n	800b788 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b7c4:	bf00      	nop
 800b7c6:	bf00      	nop
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	200024e8 	.word	0x200024e8
 800b7d4:	20002514 	.word	0x20002514
 800b7d8:	200024fc 	.word	0x200024fc

0800b7dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b084      	sub	sp, #16
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d108      	bne.n	800b800 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	f001 f8a0 	bl	800c938 <vPortFree>
				vPortFree( pxTCB );
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	f001 f89d 	bl	800c938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b7fe:	e019      	b.n	800b834 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b806:	2b01      	cmp	r3, #1
 800b808:	d103      	bne.n	800b812 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b80a:	6878      	ldr	r0, [r7, #4]
 800b80c:	f001 f894 	bl	800c938 <vPortFree>
	}
 800b810:	e010      	b.n	800b834 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800b818:	2b02      	cmp	r3, #2
 800b81a:	d00b      	beq.n	800b834 <prvDeleteTCB+0x58>
	__asm volatile
 800b81c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b820:	f383 8811 	msr	BASEPRI, r3
 800b824:	f3bf 8f6f 	isb	sy
 800b828:	f3bf 8f4f 	dsb	sy
 800b82c:	60fb      	str	r3, [r7, #12]
}
 800b82e:	bf00      	nop
 800b830:	bf00      	nop
 800b832:	e7fd      	b.n	800b830 <prvDeleteTCB+0x54>
	}
 800b834:	bf00      	nop
 800b836:	3710      	adds	r7, #16
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b83c:	b480      	push	{r7}
 800b83e:	b083      	sub	sp, #12
 800b840:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b842:	4b0c      	ldr	r3, [pc, #48]	@ (800b874 <prvResetNextTaskUnblockTime+0x38>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d104      	bne.n	800b856 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b84c:	4b0a      	ldr	r3, [pc, #40]	@ (800b878 <prvResetNextTaskUnblockTime+0x3c>)
 800b84e:	f04f 32ff 	mov.w	r2, #4294967295
 800b852:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b854:	e008      	b.n	800b868 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b856:	4b07      	ldr	r3, [pc, #28]	@ (800b874 <prvResetNextTaskUnblockTime+0x38>)
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	68db      	ldr	r3, [r3, #12]
 800b85c:	68db      	ldr	r3, [r3, #12]
 800b85e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	685b      	ldr	r3, [r3, #4]
 800b864:	4a04      	ldr	r2, [pc, #16]	@ (800b878 <prvResetNextTaskUnblockTime+0x3c>)
 800b866:	6013      	str	r3, [r2, #0]
}
 800b868:	bf00      	nop
 800b86a:	370c      	adds	r7, #12
 800b86c:	46bd      	mov	sp, r7
 800b86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b872:	4770      	bx	lr
 800b874:	200024cc 	.word	0x200024cc
 800b878:	20002534 	.word	0x20002534

0800b87c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b87c:	b480      	push	{r7}
 800b87e:	b083      	sub	sp, #12
 800b880:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b882:	4b0b      	ldr	r3, [pc, #44]	@ (800b8b0 <xTaskGetSchedulerState+0x34>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d102      	bne.n	800b890 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b88a:	2301      	movs	r3, #1
 800b88c:	607b      	str	r3, [r7, #4]
 800b88e:	e008      	b.n	800b8a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b890:	4b08      	ldr	r3, [pc, #32]	@ (800b8b4 <xTaskGetSchedulerState+0x38>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d102      	bne.n	800b89e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b898:	2302      	movs	r3, #2
 800b89a:	607b      	str	r3, [r7, #4]
 800b89c:	e001      	b.n	800b8a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b89e:	2300      	movs	r3, #0
 800b8a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b8a2:	687b      	ldr	r3, [r7, #4]
	}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	370c      	adds	r7, #12
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr
 800b8b0:	20002520 	.word	0x20002520
 800b8b4:	2000253c 	.word	0x2000253c

0800b8b8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b8c4:	2300      	movs	r3, #0
 800b8c6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d051      	beq.n	800b972 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b8ce:	68bb      	ldr	r3, [r7, #8]
 800b8d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8d2:	4b2a      	ldr	r3, [pc, #168]	@ (800b97c <xTaskPriorityInherit+0xc4>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8d8:	429a      	cmp	r2, r3
 800b8da:	d241      	bcs.n	800b960 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	699b      	ldr	r3, [r3, #24]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	db06      	blt.n	800b8f2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8e4:	4b25      	ldr	r3, [pc, #148]	@ (800b97c <xTaskPriorityInherit+0xc4>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	6959      	ldr	r1, [r3, #20]
 800b8f6:	68bb      	ldr	r3, [r7, #8]
 800b8f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8fa:	4613      	mov	r3, r2
 800b8fc:	009b      	lsls	r3, r3, #2
 800b8fe:	4413      	add	r3, r2
 800b900:	009b      	lsls	r3, r3, #2
 800b902:	4a1f      	ldr	r2, [pc, #124]	@ (800b980 <xTaskPriorityInherit+0xc8>)
 800b904:	4413      	add	r3, r2
 800b906:	4299      	cmp	r1, r3
 800b908:	d122      	bne.n	800b950 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	3304      	adds	r3, #4
 800b90e:	4618      	mov	r0, r3
 800b910:	f7fe fad0 	bl	8009eb4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b914:	4b19      	ldr	r3, [pc, #100]	@ (800b97c <xTaskPriorityInherit+0xc4>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b91a:	68bb      	ldr	r3, [r7, #8]
 800b91c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b922:	4b18      	ldr	r3, [pc, #96]	@ (800b984 <xTaskPriorityInherit+0xcc>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	429a      	cmp	r2, r3
 800b928:	d903      	bls.n	800b932 <xTaskPriorityInherit+0x7a>
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b92e:	4a15      	ldr	r2, [pc, #84]	@ (800b984 <xTaskPriorityInherit+0xcc>)
 800b930:	6013      	str	r3, [r2, #0]
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b936:	4613      	mov	r3, r2
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	4413      	add	r3, r2
 800b93c:	009b      	lsls	r3, r3, #2
 800b93e:	4a10      	ldr	r2, [pc, #64]	@ (800b980 <xTaskPriorityInherit+0xc8>)
 800b940:	441a      	add	r2, r3
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	3304      	adds	r3, #4
 800b946:	4619      	mov	r1, r3
 800b948:	4610      	mov	r0, r2
 800b94a:	f7fe fa56 	bl	8009dfa <vListInsertEnd>
 800b94e:	e004      	b.n	800b95a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b950:	4b0a      	ldr	r3, [pc, #40]	@ (800b97c <xTaskPriorityInherit+0xc4>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b956:	68bb      	ldr	r3, [r7, #8]
 800b958:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b95a:	2301      	movs	r3, #1
 800b95c:	60fb      	str	r3, [r7, #12]
 800b95e:	e008      	b.n	800b972 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b964:	4b05      	ldr	r3, [pc, #20]	@ (800b97c <xTaskPriorityInherit+0xc4>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b96a:	429a      	cmp	r2, r3
 800b96c:	d201      	bcs.n	800b972 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b96e:	2301      	movs	r3, #1
 800b970:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b972:	68fb      	ldr	r3, [r7, #12]
	}
 800b974:	4618      	mov	r0, r3
 800b976:	3710      	adds	r7, #16
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}
 800b97c:	20002040 	.word	0x20002040
 800b980:	20002044 	.word	0x20002044
 800b984:	2000251c 	.word	0x2000251c

0800b988 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b086      	sub	sp, #24
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b994:	2300      	movs	r3, #0
 800b996:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d058      	beq.n	800ba50 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b99e:	4b2f      	ldr	r3, [pc, #188]	@ (800ba5c <xTaskPriorityDisinherit+0xd4>)
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	693a      	ldr	r2, [r7, #16]
 800b9a4:	429a      	cmp	r2, r3
 800b9a6:	d00b      	beq.n	800b9c0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b9a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ac:	f383 8811 	msr	BASEPRI, r3
 800b9b0:	f3bf 8f6f 	isb	sy
 800b9b4:	f3bf 8f4f 	dsb	sy
 800b9b8:	60fb      	str	r3, [r7, #12]
}
 800b9ba:	bf00      	nop
 800b9bc:	bf00      	nop
 800b9be:	e7fd      	b.n	800b9bc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b9c0:	693b      	ldr	r3, [r7, #16]
 800b9c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d10b      	bne.n	800b9e0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b9c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9cc:	f383 8811 	msr	BASEPRI, r3
 800b9d0:	f3bf 8f6f 	isb	sy
 800b9d4:	f3bf 8f4f 	dsb	sy
 800b9d8:	60bb      	str	r3, [r7, #8]
}
 800b9da:	bf00      	nop
 800b9dc:	bf00      	nop
 800b9de:	e7fd      	b.n	800b9dc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9e4:	1e5a      	subs	r2, r3, #1
 800b9e6:	693b      	ldr	r3, [r7, #16]
 800b9e8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9ee:	693b      	ldr	r3, [r7, #16]
 800b9f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d02c      	beq.n	800ba50 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d128      	bne.n	800ba50 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	3304      	adds	r3, #4
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7fe fa56 	bl	8009eb4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba14:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ba1c:	693b      	ldr	r3, [r7, #16]
 800ba1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba20:	4b0f      	ldr	r3, [pc, #60]	@ (800ba60 <xTaskPriorityDisinherit+0xd8>)
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d903      	bls.n	800ba30 <xTaskPriorityDisinherit+0xa8>
 800ba28:	693b      	ldr	r3, [r7, #16]
 800ba2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba2c:	4a0c      	ldr	r2, [pc, #48]	@ (800ba60 <xTaskPriorityDisinherit+0xd8>)
 800ba2e:	6013      	str	r3, [r2, #0]
 800ba30:	693b      	ldr	r3, [r7, #16]
 800ba32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba34:	4613      	mov	r3, r2
 800ba36:	009b      	lsls	r3, r3, #2
 800ba38:	4413      	add	r3, r2
 800ba3a:	009b      	lsls	r3, r3, #2
 800ba3c:	4a09      	ldr	r2, [pc, #36]	@ (800ba64 <xTaskPriorityDisinherit+0xdc>)
 800ba3e:	441a      	add	r2, r3
 800ba40:	693b      	ldr	r3, [r7, #16]
 800ba42:	3304      	adds	r3, #4
 800ba44:	4619      	mov	r1, r3
 800ba46:	4610      	mov	r0, r2
 800ba48:	f7fe f9d7 	bl	8009dfa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ba4c:	2301      	movs	r3, #1
 800ba4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ba50:	697b      	ldr	r3, [r7, #20]
	}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3718      	adds	r7, #24
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}
 800ba5a:	bf00      	nop
 800ba5c:	20002040 	.word	0x20002040
 800ba60:	2000251c 	.word	0x2000251c
 800ba64:	20002044 	.word	0x20002044

0800ba68 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b088      	sub	sp, #32
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ba76:	2301      	movs	r3, #1
 800ba78:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d06c      	beq.n	800bb5a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ba80:	69bb      	ldr	r3, [r7, #24]
 800ba82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d10b      	bne.n	800baa0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ba88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba8c:	f383 8811 	msr	BASEPRI, r3
 800ba90:	f3bf 8f6f 	isb	sy
 800ba94:	f3bf 8f4f 	dsb	sy
 800ba98:	60fb      	str	r3, [r7, #12]
}
 800ba9a:	bf00      	nop
 800ba9c:	bf00      	nop
 800ba9e:	e7fd      	b.n	800ba9c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800baa0:	69bb      	ldr	r3, [r7, #24]
 800baa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800baa4:	683a      	ldr	r2, [r7, #0]
 800baa6:	429a      	cmp	r2, r3
 800baa8:	d902      	bls.n	800bab0 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800baaa:	683b      	ldr	r3, [r7, #0]
 800baac:	61fb      	str	r3, [r7, #28]
 800baae:	e002      	b.n	800bab6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bab0:	69bb      	ldr	r3, [r7, #24]
 800bab2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bab4:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bab6:	69bb      	ldr	r3, [r7, #24]
 800bab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baba:	69fa      	ldr	r2, [r7, #28]
 800babc:	429a      	cmp	r2, r3
 800babe:	d04c      	beq.n	800bb5a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bac0:	69bb      	ldr	r3, [r7, #24]
 800bac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bac4:	697a      	ldr	r2, [r7, #20]
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d147      	bne.n	800bb5a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800baca:	4b26      	ldr	r3, [pc, #152]	@ (800bb64 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	69ba      	ldr	r2, [r7, #24]
 800bad0:	429a      	cmp	r2, r3
 800bad2:	d10b      	bne.n	800baec <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800bad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bad8:	f383 8811 	msr	BASEPRI, r3
 800badc:	f3bf 8f6f 	isb	sy
 800bae0:	f3bf 8f4f 	dsb	sy
 800bae4:	60bb      	str	r3, [r7, #8]
}
 800bae6:	bf00      	nop
 800bae8:	bf00      	nop
 800baea:	e7fd      	b.n	800bae8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800baec:	69bb      	ldr	r3, [r7, #24]
 800baee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baf0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	69fa      	ldr	r2, [r7, #28]
 800baf6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800baf8:	69bb      	ldr	r3, [r7, #24]
 800bafa:	699b      	ldr	r3, [r3, #24]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	db04      	blt.n	800bb0a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb00:	69fb      	ldr	r3, [r7, #28]
 800bb02:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bb0a:	69bb      	ldr	r3, [r7, #24]
 800bb0c:	6959      	ldr	r1, [r3, #20]
 800bb0e:	693a      	ldr	r2, [r7, #16]
 800bb10:	4613      	mov	r3, r2
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4413      	add	r3, r2
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	4a13      	ldr	r2, [pc, #76]	@ (800bb68 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800bb1a:	4413      	add	r3, r2
 800bb1c:	4299      	cmp	r1, r3
 800bb1e:	d11c      	bne.n	800bb5a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bb20:	69bb      	ldr	r3, [r7, #24]
 800bb22:	3304      	adds	r3, #4
 800bb24:	4618      	mov	r0, r3
 800bb26:	f7fe f9c5 	bl	8009eb4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800bb2a:	69bb      	ldr	r3, [r7, #24]
 800bb2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb2e:	4b0f      	ldr	r3, [pc, #60]	@ (800bb6c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	429a      	cmp	r2, r3
 800bb34:	d903      	bls.n	800bb3e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800bb36:	69bb      	ldr	r3, [r7, #24]
 800bb38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb3a:	4a0c      	ldr	r2, [pc, #48]	@ (800bb6c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800bb3c:	6013      	str	r3, [r2, #0]
 800bb3e:	69bb      	ldr	r3, [r7, #24]
 800bb40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb42:	4613      	mov	r3, r2
 800bb44:	009b      	lsls	r3, r3, #2
 800bb46:	4413      	add	r3, r2
 800bb48:	009b      	lsls	r3, r3, #2
 800bb4a:	4a07      	ldr	r2, [pc, #28]	@ (800bb68 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800bb4c:	441a      	add	r2, r3
 800bb4e:	69bb      	ldr	r3, [r7, #24]
 800bb50:	3304      	adds	r3, #4
 800bb52:	4619      	mov	r1, r3
 800bb54:	4610      	mov	r0, r2
 800bb56:	f7fe f950 	bl	8009dfa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bb5a:	bf00      	nop
 800bb5c:	3720      	adds	r7, #32
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bd80      	pop	{r7, pc}
 800bb62:	bf00      	nop
 800bb64:	20002040 	.word	0x20002040
 800bb68:	20002044 	.word	0x20002044
 800bb6c:	2000251c 	.word	0x2000251c

0800bb70 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800bb70:	b480      	push	{r7}
 800bb72:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bb74:	4b07      	ldr	r3, [pc, #28]	@ (800bb94 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d004      	beq.n	800bb86 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800bb7c:	4b05      	ldr	r3, [pc, #20]	@ (800bb94 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800bb82:	3201      	adds	r2, #1
 800bb84:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800bb86:	4b03      	ldr	r3, [pc, #12]	@ (800bb94 <pvTaskIncrementMutexHeldCount+0x24>)
 800bb88:	681b      	ldr	r3, [r3, #0]
	}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr
 800bb94:	20002040 	.word	0x20002040

0800bb98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bb98:	b580      	push	{r7, lr}
 800bb9a:	b084      	sub	sp, #16
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	6078      	str	r0, [r7, #4]
 800bba0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bba2:	4b21      	ldr	r3, [pc, #132]	@ (800bc28 <prvAddCurrentTaskToDelayedList+0x90>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bba8:	4b20      	ldr	r3, [pc, #128]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	3304      	adds	r3, #4
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f7fe f980 	bl	8009eb4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbba:	d10a      	bne.n	800bbd2 <prvAddCurrentTaskToDelayedList+0x3a>
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d007      	beq.n	800bbd2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbc2:	4b1a      	ldr	r3, [pc, #104]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	3304      	adds	r3, #4
 800bbc8:	4619      	mov	r1, r3
 800bbca:	4819      	ldr	r0, [pc, #100]	@ (800bc30 <prvAddCurrentTaskToDelayedList+0x98>)
 800bbcc:	f7fe f915 	bl	8009dfa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bbd0:	e026      	b.n	800bc20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bbd2:	68fa      	ldr	r2, [r7, #12]
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	4413      	add	r3, r2
 800bbd8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bbda:	4b14      	ldr	r3, [pc, #80]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	68ba      	ldr	r2, [r7, #8]
 800bbe0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bbe2:	68ba      	ldr	r2, [r7, #8]
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d209      	bcs.n	800bbfe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbea:	4b12      	ldr	r3, [pc, #72]	@ (800bc34 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bbec:	681a      	ldr	r2, [r3, #0]
 800bbee:	4b0f      	ldr	r3, [pc, #60]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0x94>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3304      	adds	r3, #4
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	4610      	mov	r0, r2
 800bbf8:	f7fe f923 	bl	8009e42 <vListInsert>
}
 800bbfc:	e010      	b.n	800bc20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bbfe:	4b0e      	ldr	r3, [pc, #56]	@ (800bc38 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bc00:	681a      	ldr	r2, [r3, #0]
 800bc02:	4b0a      	ldr	r3, [pc, #40]	@ (800bc2c <prvAddCurrentTaskToDelayedList+0x94>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	3304      	adds	r3, #4
 800bc08:	4619      	mov	r1, r3
 800bc0a:	4610      	mov	r0, r2
 800bc0c:	f7fe f919 	bl	8009e42 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bc10:	4b0a      	ldr	r3, [pc, #40]	@ (800bc3c <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	68ba      	ldr	r2, [r7, #8]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d202      	bcs.n	800bc20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bc1a:	4a08      	ldr	r2, [pc, #32]	@ (800bc3c <prvAddCurrentTaskToDelayedList+0xa4>)
 800bc1c:	68bb      	ldr	r3, [r7, #8]
 800bc1e:	6013      	str	r3, [r2, #0]
}
 800bc20:	bf00      	nop
 800bc22:	3710      	adds	r7, #16
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	20002518 	.word	0x20002518
 800bc2c:	20002040 	.word	0x20002040
 800bc30:	20002500 	.word	0x20002500
 800bc34:	200024d0 	.word	0x200024d0
 800bc38:	200024cc 	.word	0x200024cc
 800bc3c:	20002534 	.word	0x20002534

0800bc40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b08a      	sub	sp, #40	@ 0x28
 800bc44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bc46:	2300      	movs	r3, #0
 800bc48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bc4a:	f000 fb13 	bl	800c274 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bc4e:	4b1d      	ldr	r3, [pc, #116]	@ (800bcc4 <xTimerCreateTimerTask+0x84>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d021      	beq.n	800bc9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bc56:	2300      	movs	r3, #0
 800bc58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bc5e:	1d3a      	adds	r2, r7, #4
 800bc60:	f107 0108 	add.w	r1, r7, #8
 800bc64:	f107 030c 	add.w	r3, r7, #12
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f7fe f87f 	bl	8009d6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bc6e:	6879      	ldr	r1, [r7, #4]
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	68fa      	ldr	r2, [r7, #12]
 800bc74:	9202      	str	r2, [sp, #8]
 800bc76:	9301      	str	r3, [sp, #4]
 800bc78:	2302      	movs	r3, #2
 800bc7a:	9300      	str	r3, [sp, #0]
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	460a      	mov	r2, r1
 800bc80:	4911      	ldr	r1, [pc, #68]	@ (800bcc8 <xTimerCreateTimerTask+0x88>)
 800bc82:	4812      	ldr	r0, [pc, #72]	@ (800bccc <xTimerCreateTimerTask+0x8c>)
 800bc84:	f7fe ffd0 	bl	800ac28 <xTaskCreateStatic>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	4a11      	ldr	r2, [pc, #68]	@ (800bcd0 <xTimerCreateTimerTask+0x90>)
 800bc8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bc8e:	4b10      	ldr	r3, [pc, #64]	@ (800bcd0 <xTimerCreateTimerTask+0x90>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d001      	beq.n	800bc9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bc96:	2301      	movs	r3, #1
 800bc98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d10b      	bne.n	800bcb8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bca4:	f383 8811 	msr	BASEPRI, r3
 800bca8:	f3bf 8f6f 	isb	sy
 800bcac:	f3bf 8f4f 	dsb	sy
 800bcb0:	613b      	str	r3, [r7, #16]
}
 800bcb2:	bf00      	nop
 800bcb4:	bf00      	nop
 800bcb6:	e7fd      	b.n	800bcb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bcb8:	697b      	ldr	r3, [r7, #20]
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3718      	adds	r7, #24
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bd80      	pop	{r7, pc}
 800bcc2:	bf00      	nop
 800bcc4:	20002570 	.word	0x20002570
 800bcc8:	0800f80c 	.word	0x0800f80c
 800bccc:	0800be0d 	.word	0x0800be0d
 800bcd0:	20002574 	.word	0x20002574

0800bcd4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b08a      	sub	sp, #40	@ 0x28
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	60f8      	str	r0, [r7, #12]
 800bcdc:	60b9      	str	r1, [r7, #8]
 800bcde:	607a      	str	r2, [r7, #4]
 800bce0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bce2:	2300      	movs	r3, #0
 800bce4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d10b      	bne.n	800bd04 <xTimerGenericCommand+0x30>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	623b      	str	r3, [r7, #32]
}
 800bcfe:	bf00      	nop
 800bd00:	bf00      	nop
 800bd02:	e7fd      	b.n	800bd00 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bd04:	4b19      	ldr	r3, [pc, #100]	@ (800bd6c <xTimerGenericCommand+0x98>)
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d02a      	beq.n	800bd62 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	2b05      	cmp	r3, #5
 800bd1c:	dc18      	bgt.n	800bd50 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bd1e:	f7ff fdad 	bl	800b87c <xTaskGetSchedulerState>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b02      	cmp	r3, #2
 800bd26:	d109      	bne.n	800bd3c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bd28:	4b10      	ldr	r3, [pc, #64]	@ (800bd6c <xTimerGenericCommand+0x98>)
 800bd2a:	6818      	ldr	r0, [r3, #0]
 800bd2c:	f107 0110 	add.w	r1, r7, #16
 800bd30:	2300      	movs	r3, #0
 800bd32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd34:	f7fe fa60 	bl	800a1f8 <xQueueGenericSend>
 800bd38:	6278      	str	r0, [r7, #36]	@ 0x24
 800bd3a:	e012      	b.n	800bd62 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bd3c:	4b0b      	ldr	r3, [pc, #44]	@ (800bd6c <xTimerGenericCommand+0x98>)
 800bd3e:	6818      	ldr	r0, [r3, #0]
 800bd40:	f107 0110 	add.w	r1, r7, #16
 800bd44:	2300      	movs	r3, #0
 800bd46:	2200      	movs	r2, #0
 800bd48:	f7fe fa56 	bl	800a1f8 <xQueueGenericSend>
 800bd4c:	6278      	str	r0, [r7, #36]	@ 0x24
 800bd4e:	e008      	b.n	800bd62 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bd50:	4b06      	ldr	r3, [pc, #24]	@ (800bd6c <xTimerGenericCommand+0x98>)
 800bd52:	6818      	ldr	r0, [r3, #0]
 800bd54:	f107 0110 	add.w	r1, r7, #16
 800bd58:	2300      	movs	r3, #0
 800bd5a:	683a      	ldr	r2, [r7, #0]
 800bd5c:	f7fe fb4e 	bl	800a3fc <xQueueGenericSendFromISR>
 800bd60:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	3728      	adds	r7, #40	@ 0x28
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	bd80      	pop	{r7, pc}
 800bd6c:	20002570 	.word	0x20002570

0800bd70 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b088      	sub	sp, #32
 800bd74:	af02      	add	r7, sp, #8
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd7a:	4b23      	ldr	r3, [pc, #140]	@ (800be08 <prvProcessExpiredTimer+0x98>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	68db      	ldr	r3, [r3, #12]
 800bd80:	68db      	ldr	r3, [r3, #12]
 800bd82:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bd84:	697b      	ldr	r3, [r7, #20]
 800bd86:	3304      	adds	r3, #4
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f7fe f893 	bl	8009eb4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd94:	f003 0304 	and.w	r3, r3, #4
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d023      	beq.n	800bde4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	699a      	ldr	r2, [r3, #24]
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	18d1      	adds	r1, r2, r3
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	683a      	ldr	r2, [r7, #0]
 800bda8:	6978      	ldr	r0, [r7, #20]
 800bdaa:	f000 f8d5 	bl	800bf58 <prvInsertTimerInActiveList>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d020      	beq.n	800bdf6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	9300      	str	r3, [sp, #0]
 800bdb8:	2300      	movs	r3, #0
 800bdba:	687a      	ldr	r2, [r7, #4]
 800bdbc:	2100      	movs	r1, #0
 800bdbe:	6978      	ldr	r0, [r7, #20]
 800bdc0:	f7ff ff88 	bl	800bcd4 <xTimerGenericCommand>
 800bdc4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d114      	bne.n	800bdf6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bdcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdd0:	f383 8811 	msr	BASEPRI, r3
 800bdd4:	f3bf 8f6f 	isb	sy
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	60fb      	str	r3, [r7, #12]
}
 800bdde:	bf00      	nop
 800bde0:	bf00      	nop
 800bde2:	e7fd      	b.n	800bde0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bde4:	697b      	ldr	r3, [r7, #20]
 800bde6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdea:	f023 0301 	bic.w	r3, r3, #1
 800bdee:	b2da      	uxtb	r2, r3
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bdf6:	697b      	ldr	r3, [r7, #20]
 800bdf8:	6a1b      	ldr	r3, [r3, #32]
 800bdfa:	6978      	ldr	r0, [r7, #20]
 800bdfc:	4798      	blx	r3
}
 800bdfe:	bf00      	nop
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	20002568 	.word	0x20002568

0800be0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b084      	sub	sp, #16
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be14:	f107 0308 	add.w	r3, r7, #8
 800be18:	4618      	mov	r0, r3
 800be1a:	f000 f859 	bl	800bed0 <prvGetNextExpireTime>
 800be1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800be20:	68bb      	ldr	r3, [r7, #8]
 800be22:	4619      	mov	r1, r3
 800be24:	68f8      	ldr	r0, [r7, #12]
 800be26:	f000 f805 	bl	800be34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800be2a:	f000 f8d7 	bl	800bfdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800be2e:	bf00      	nop
 800be30:	e7f0      	b.n	800be14 <prvTimerTask+0x8>
	...

0800be34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800be3e:	f7ff f937 	bl	800b0b0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800be42:	f107 0308 	add.w	r3, r7, #8
 800be46:	4618      	mov	r0, r3
 800be48:	f000 f866 	bl	800bf18 <prvSampleTimeNow>
 800be4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d130      	bne.n	800beb6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d10a      	bne.n	800be70 <prvProcessTimerOrBlockTask+0x3c>
 800be5a:	687a      	ldr	r2, [r7, #4]
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	429a      	cmp	r2, r3
 800be60:	d806      	bhi.n	800be70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800be62:	f7ff f933 	bl	800b0cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800be66:	68f9      	ldr	r1, [r7, #12]
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f7ff ff81 	bl	800bd70 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800be6e:	e024      	b.n	800beba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d008      	beq.n	800be88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800be76:	4b13      	ldr	r3, [pc, #76]	@ (800bec4 <prvProcessTimerOrBlockTask+0x90>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d101      	bne.n	800be84 <prvProcessTimerOrBlockTask+0x50>
 800be80:	2301      	movs	r3, #1
 800be82:	e000      	b.n	800be86 <prvProcessTimerOrBlockTask+0x52>
 800be84:	2300      	movs	r3, #0
 800be86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800be88:	4b0f      	ldr	r3, [pc, #60]	@ (800bec8 <prvProcessTimerOrBlockTask+0x94>)
 800be8a:	6818      	ldr	r0, [r3, #0]
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	1ad3      	subs	r3, r2, r3
 800be92:	683a      	ldr	r2, [r7, #0]
 800be94:	4619      	mov	r1, r3
 800be96:	f7fe fe93 	bl	800abc0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800be9a:	f7ff f917 	bl	800b0cc <xTaskResumeAll>
 800be9e:	4603      	mov	r3, r0
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d10a      	bne.n	800beba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bea4:	4b09      	ldr	r3, [pc, #36]	@ (800becc <prvProcessTimerOrBlockTask+0x98>)
 800bea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beaa:	601a      	str	r2, [r3, #0]
 800beac:	f3bf 8f4f 	dsb	sy
 800beb0:	f3bf 8f6f 	isb	sy
}
 800beb4:	e001      	b.n	800beba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800beb6:	f7ff f909 	bl	800b0cc <xTaskResumeAll>
}
 800beba:	bf00      	nop
 800bebc:	3710      	adds	r7, #16
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop
 800bec4:	2000256c 	.word	0x2000256c
 800bec8:	20002570 	.word	0x20002570
 800becc:	e000ed04 	.word	0xe000ed04

0800bed0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bed0:	b480      	push	{r7}
 800bed2:	b085      	sub	sp, #20
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bed8:	4b0e      	ldr	r3, [pc, #56]	@ (800bf14 <prvGetNextExpireTime+0x44>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d101      	bne.n	800bee6 <prvGetNextExpireTime+0x16>
 800bee2:	2201      	movs	r2, #1
 800bee4:	e000      	b.n	800bee8 <prvGetNextExpireTime+0x18>
 800bee6:	2200      	movs	r2, #0
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d105      	bne.n	800bf00 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bef4:	4b07      	ldr	r3, [pc, #28]	@ (800bf14 <prvGetNextExpireTime+0x44>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	68db      	ldr	r3, [r3, #12]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	60fb      	str	r3, [r7, #12]
 800befe:	e001      	b.n	800bf04 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bf00:	2300      	movs	r3, #0
 800bf02:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bf04:	68fb      	ldr	r3, [r7, #12]
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3714      	adds	r7, #20
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr
 800bf12:	bf00      	nop
 800bf14:	20002568 	.word	0x20002568

0800bf18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b084      	sub	sp, #16
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bf20:	f7ff f972 	bl	800b208 <xTaskGetTickCount>
 800bf24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bf26:	4b0b      	ldr	r3, [pc, #44]	@ (800bf54 <prvSampleTimeNow+0x3c>)
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	68fa      	ldr	r2, [r7, #12]
 800bf2c:	429a      	cmp	r2, r3
 800bf2e:	d205      	bcs.n	800bf3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bf30:	f000 f93a 	bl	800c1a8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2201      	movs	r2, #1
 800bf38:	601a      	str	r2, [r3, #0]
 800bf3a:	e002      	b.n	800bf42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	2200      	movs	r2, #0
 800bf40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bf42:	4a04      	ldr	r2, [pc, #16]	@ (800bf54 <prvSampleTimeNow+0x3c>)
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bf48:	68fb      	ldr	r3, [r7, #12]
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3710      	adds	r7, #16
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}
 800bf52:	bf00      	nop
 800bf54:	20002578 	.word	0x20002578

0800bf58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b086      	sub	sp, #24
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	60f8      	str	r0, [r7, #12]
 800bf60:	60b9      	str	r1, [r7, #8]
 800bf62:	607a      	str	r2, [r7, #4]
 800bf64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bf66:	2300      	movs	r3, #0
 800bf68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	68ba      	ldr	r2, [r7, #8]
 800bf6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	68fa      	ldr	r2, [r7, #12]
 800bf74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bf76:	68ba      	ldr	r2, [r7, #8]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	429a      	cmp	r2, r3
 800bf7c:	d812      	bhi.n	800bfa4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf7e:	687a      	ldr	r2, [r7, #4]
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	1ad2      	subs	r2, r2, r3
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	699b      	ldr	r3, [r3, #24]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d302      	bcc.n	800bf92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	617b      	str	r3, [r7, #20]
 800bf90:	e01b      	b.n	800bfca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bf92:	4b10      	ldr	r3, [pc, #64]	@ (800bfd4 <prvInsertTimerInActiveList+0x7c>)
 800bf94:	681a      	ldr	r2, [r3, #0]
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	3304      	adds	r3, #4
 800bf9a:	4619      	mov	r1, r3
 800bf9c:	4610      	mov	r0, r2
 800bf9e:	f7fd ff50 	bl	8009e42 <vListInsert>
 800bfa2:	e012      	b.n	800bfca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bfa4:	687a      	ldr	r2, [r7, #4]
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d206      	bcs.n	800bfba <prvInsertTimerInActiveList+0x62>
 800bfac:	68ba      	ldr	r2, [r7, #8]
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	429a      	cmp	r2, r3
 800bfb2:	d302      	bcc.n	800bfba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bfb4:	2301      	movs	r3, #1
 800bfb6:	617b      	str	r3, [r7, #20]
 800bfb8:	e007      	b.n	800bfca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bfba:	4b07      	ldr	r3, [pc, #28]	@ (800bfd8 <prvInsertTimerInActiveList+0x80>)
 800bfbc:	681a      	ldr	r2, [r3, #0]
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	3304      	adds	r3, #4
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	4610      	mov	r0, r2
 800bfc6:	f7fd ff3c 	bl	8009e42 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bfca:	697b      	ldr	r3, [r7, #20]
}
 800bfcc:	4618      	mov	r0, r3
 800bfce:	3718      	adds	r7, #24
 800bfd0:	46bd      	mov	sp, r7
 800bfd2:	bd80      	pop	{r7, pc}
 800bfd4:	2000256c 	.word	0x2000256c
 800bfd8:	20002568 	.word	0x20002568

0800bfdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b08e      	sub	sp, #56	@ 0x38
 800bfe0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bfe2:	e0ce      	b.n	800c182 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	da19      	bge.n	800c01e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bfea:	1d3b      	adds	r3, r7, #4
 800bfec:	3304      	adds	r3, #4
 800bfee:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d10b      	bne.n	800c00e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bffa:	f383 8811 	msr	BASEPRI, r3
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	61fb      	str	r3, [r7, #28]
}
 800c008:	bf00      	nop
 800c00a:	bf00      	nop
 800c00c:	e7fd      	b.n	800c00a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c014:	6850      	ldr	r0, [r2, #4]
 800c016:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c018:	6892      	ldr	r2, [r2, #8]
 800c01a:	4611      	mov	r1, r2
 800c01c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2b00      	cmp	r3, #0
 800c022:	f2c0 80ae 	blt.w	800c182 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02c:	695b      	ldr	r3, [r3, #20]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d004      	beq.n	800c03c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c034:	3304      	adds	r3, #4
 800c036:	4618      	mov	r0, r3
 800c038:	f7fd ff3c 	bl	8009eb4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c03c:	463b      	mov	r3, r7
 800c03e:	4618      	mov	r0, r3
 800c040:	f7ff ff6a 	bl	800bf18 <prvSampleTimeNow>
 800c044:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2b09      	cmp	r3, #9
 800c04a:	f200 8097 	bhi.w	800c17c <prvProcessReceivedCommands+0x1a0>
 800c04e:	a201      	add	r2, pc, #4	@ (adr r2, 800c054 <prvProcessReceivedCommands+0x78>)
 800c050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c054:	0800c07d 	.word	0x0800c07d
 800c058:	0800c07d 	.word	0x0800c07d
 800c05c:	0800c07d 	.word	0x0800c07d
 800c060:	0800c0f3 	.word	0x0800c0f3
 800c064:	0800c107 	.word	0x0800c107
 800c068:	0800c153 	.word	0x0800c153
 800c06c:	0800c07d 	.word	0x0800c07d
 800c070:	0800c07d 	.word	0x0800c07d
 800c074:	0800c0f3 	.word	0x0800c0f3
 800c078:	0800c107 	.word	0x0800c107
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c07c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c082:	f043 0301 	orr.w	r3, r3, #1
 800c086:	b2da      	uxtb	r2, r3
 800c088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c08a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c092:	699b      	ldr	r3, [r3, #24]
 800c094:	18d1      	adds	r1, r2, r3
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c09a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c09c:	f7ff ff5c 	bl	800bf58 <prvInsertTimerInActiveList>
 800c0a0:	4603      	mov	r3, r0
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d06c      	beq.n	800c180 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0a8:	6a1b      	ldr	r3, [r3, #32]
 800c0aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0ac:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c0b4:	f003 0304 	and.w	r3, r3, #4
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d061      	beq.n	800c180 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c0bc:	68ba      	ldr	r2, [r7, #8]
 800c0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0c0:	699b      	ldr	r3, [r3, #24]
 800c0c2:	441a      	add	r2, r3
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	9300      	str	r3, [sp, #0]
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	2100      	movs	r1, #0
 800c0cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c0ce:	f7ff fe01 	bl	800bcd4 <xTimerGenericCommand>
 800c0d2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c0d4:	6a3b      	ldr	r3, [r7, #32]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d152      	bne.n	800c180 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c0da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0de:	f383 8811 	msr	BASEPRI, r3
 800c0e2:	f3bf 8f6f 	isb	sy
 800c0e6:	f3bf 8f4f 	dsb	sy
 800c0ea:	61bb      	str	r3, [r7, #24]
}
 800c0ec:	bf00      	nop
 800c0ee:	bf00      	nop
 800c0f0:	e7fd      	b.n	800c0ee <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c0f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c0f8:	f023 0301 	bic.w	r3, r3, #1
 800c0fc:	b2da      	uxtb	r2, r3
 800c0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c100:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c104:	e03d      	b.n	800c182 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c108:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c10c:	f043 0301 	orr.w	r3, r3, #1
 800c110:	b2da      	uxtb	r2, r3
 800c112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c114:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c118:	68ba      	ldr	r2, [r7, #8]
 800c11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c11c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c120:	699b      	ldr	r3, [r3, #24]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d10b      	bne.n	800c13e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	f3bf 8f6f 	isb	sy
 800c132:	f3bf 8f4f 	dsb	sy
 800c136:	617b      	str	r3, [r7, #20]
}
 800c138:	bf00      	nop
 800c13a:	bf00      	nop
 800c13c:	e7fd      	b.n	800c13a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c140:	699a      	ldr	r2, [r3, #24]
 800c142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c144:	18d1      	adds	r1, r2, r3
 800c146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c14a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c14c:	f7ff ff04 	bl	800bf58 <prvInsertTimerInActiveList>
					break;
 800c150:	e017      	b.n	800c182 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c154:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c158:	f003 0302 	and.w	r3, r3, #2
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d103      	bne.n	800c168 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c160:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c162:	f000 fbe9 	bl	800c938 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c166:	e00c      	b.n	800c182 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c16a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c16e:	f023 0301 	bic.w	r3, r3, #1
 800c172:	b2da      	uxtb	r2, r3
 800c174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c176:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c17a:	e002      	b.n	800c182 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c17c:	bf00      	nop
 800c17e:	e000      	b.n	800c182 <prvProcessReceivedCommands+0x1a6>
					break;
 800c180:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c182:	4b08      	ldr	r3, [pc, #32]	@ (800c1a4 <prvProcessReceivedCommands+0x1c8>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	1d39      	adds	r1, r7, #4
 800c188:	2200      	movs	r2, #0
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7fe f9d4 	bl	800a538 <xQueueReceive>
 800c190:	4603      	mov	r3, r0
 800c192:	2b00      	cmp	r3, #0
 800c194:	f47f af26 	bne.w	800bfe4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c198:	bf00      	nop
 800c19a:	bf00      	nop
 800c19c:	3730      	adds	r7, #48	@ 0x30
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}
 800c1a2:	bf00      	nop
 800c1a4:	20002570 	.word	0x20002570

0800c1a8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b088      	sub	sp, #32
 800c1ac:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c1ae:	e049      	b.n	800c244 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c1b0:	4b2e      	ldr	r3, [pc, #184]	@ (800c26c <prvSwitchTimerLists+0xc4>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	68db      	ldr	r3, [r3, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1ba:	4b2c      	ldr	r3, [pc, #176]	@ (800c26c <prvSwitchTimerLists+0xc4>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	3304      	adds	r3, #4
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f7fd fe73 	bl	8009eb4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	6a1b      	ldr	r3, [r3, #32]
 800c1d2:	68f8      	ldr	r0, [r7, #12]
 800c1d4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c1dc:	f003 0304 	and.w	r3, r3, #4
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d02f      	beq.n	800c244 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	699b      	ldr	r3, [r3, #24]
 800c1e8:	693a      	ldr	r2, [r7, #16]
 800c1ea:	4413      	add	r3, r2
 800c1ec:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c1ee:	68ba      	ldr	r2, [r7, #8]
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	429a      	cmp	r2, r3
 800c1f4:	d90e      	bls.n	800c214 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	68ba      	ldr	r2, [r7, #8]
 800c1fa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	68fa      	ldr	r2, [r7, #12]
 800c200:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c202:	4b1a      	ldr	r3, [pc, #104]	@ (800c26c <prvSwitchTimerLists+0xc4>)
 800c204:	681a      	ldr	r2, [r3, #0]
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	3304      	adds	r3, #4
 800c20a:	4619      	mov	r1, r3
 800c20c:	4610      	mov	r0, r2
 800c20e:	f7fd fe18 	bl	8009e42 <vListInsert>
 800c212:	e017      	b.n	800c244 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c214:	2300      	movs	r3, #0
 800c216:	9300      	str	r3, [sp, #0]
 800c218:	2300      	movs	r3, #0
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	2100      	movs	r1, #0
 800c21e:	68f8      	ldr	r0, [r7, #12]
 800c220:	f7ff fd58 	bl	800bcd4 <xTimerGenericCommand>
 800c224:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d10b      	bne.n	800c244 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c22c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c230:	f383 8811 	msr	BASEPRI, r3
 800c234:	f3bf 8f6f 	isb	sy
 800c238:	f3bf 8f4f 	dsb	sy
 800c23c:	603b      	str	r3, [r7, #0]
}
 800c23e:	bf00      	nop
 800c240:	bf00      	nop
 800c242:	e7fd      	b.n	800c240 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c244:	4b09      	ldr	r3, [pc, #36]	@ (800c26c <prvSwitchTimerLists+0xc4>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d1b0      	bne.n	800c1b0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c24e:	4b07      	ldr	r3, [pc, #28]	@ (800c26c <prvSwitchTimerLists+0xc4>)
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c254:	4b06      	ldr	r3, [pc, #24]	@ (800c270 <prvSwitchTimerLists+0xc8>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a04      	ldr	r2, [pc, #16]	@ (800c26c <prvSwitchTimerLists+0xc4>)
 800c25a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c25c:	4a04      	ldr	r2, [pc, #16]	@ (800c270 <prvSwitchTimerLists+0xc8>)
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	6013      	str	r3, [r2, #0]
}
 800c262:	bf00      	nop
 800c264:	3718      	adds	r7, #24
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}
 800c26a:	bf00      	nop
 800c26c:	20002568 	.word	0x20002568
 800c270:	2000256c 	.word	0x2000256c

0800c274 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b082      	sub	sp, #8
 800c278:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c27a:	f000 f96d 	bl	800c558 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c27e:	4b15      	ldr	r3, [pc, #84]	@ (800c2d4 <prvCheckForValidListAndQueue+0x60>)
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d120      	bne.n	800c2c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c286:	4814      	ldr	r0, [pc, #80]	@ (800c2d8 <prvCheckForValidListAndQueue+0x64>)
 800c288:	f7fd fd8a 	bl	8009da0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c28c:	4813      	ldr	r0, [pc, #76]	@ (800c2dc <prvCheckForValidListAndQueue+0x68>)
 800c28e:	f7fd fd87 	bl	8009da0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c292:	4b13      	ldr	r3, [pc, #76]	@ (800c2e0 <prvCheckForValidListAndQueue+0x6c>)
 800c294:	4a10      	ldr	r2, [pc, #64]	@ (800c2d8 <prvCheckForValidListAndQueue+0x64>)
 800c296:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c298:	4b12      	ldr	r3, [pc, #72]	@ (800c2e4 <prvCheckForValidListAndQueue+0x70>)
 800c29a:	4a10      	ldr	r2, [pc, #64]	@ (800c2dc <prvCheckForValidListAndQueue+0x68>)
 800c29c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c29e:	2300      	movs	r3, #0
 800c2a0:	9300      	str	r3, [sp, #0]
 800c2a2:	4b11      	ldr	r3, [pc, #68]	@ (800c2e8 <prvCheckForValidListAndQueue+0x74>)
 800c2a4:	4a11      	ldr	r2, [pc, #68]	@ (800c2ec <prvCheckForValidListAndQueue+0x78>)
 800c2a6:	2110      	movs	r1, #16
 800c2a8:	200a      	movs	r0, #10
 800c2aa:	f7fd fe97 	bl	8009fdc <xQueueGenericCreateStatic>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	4a08      	ldr	r2, [pc, #32]	@ (800c2d4 <prvCheckForValidListAndQueue+0x60>)
 800c2b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c2b4:	4b07      	ldr	r3, [pc, #28]	@ (800c2d4 <prvCheckForValidListAndQueue+0x60>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d005      	beq.n	800c2c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c2bc:	4b05      	ldr	r3, [pc, #20]	@ (800c2d4 <prvCheckForValidListAndQueue+0x60>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	490b      	ldr	r1, [pc, #44]	@ (800c2f0 <prvCheckForValidListAndQueue+0x7c>)
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7fe fc52 	bl	800ab6c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c2c8:	f000 f978 	bl	800c5bc <vPortExitCritical>
}
 800c2cc:	bf00      	nop
 800c2ce:	46bd      	mov	sp, r7
 800c2d0:	bd80      	pop	{r7, pc}
 800c2d2:	bf00      	nop
 800c2d4:	20002570 	.word	0x20002570
 800c2d8:	20002540 	.word	0x20002540
 800c2dc:	20002554 	.word	0x20002554
 800c2e0:	20002568 	.word	0x20002568
 800c2e4:	2000256c 	.word	0x2000256c
 800c2e8:	2000261c 	.word	0x2000261c
 800c2ec:	2000257c 	.word	0x2000257c
 800c2f0:	0800f814 	.word	0x0800f814

0800c2f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b085      	sub	sp, #20
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	60f8      	str	r0, [r7, #12]
 800c2fc:	60b9      	str	r1, [r7, #8]
 800c2fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	3b04      	subs	r3, #4
 800c304:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c30c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	3b04      	subs	r3, #4
 800c312:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	f023 0201 	bic.w	r2, r3, #1
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	3b04      	subs	r3, #4
 800c322:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c324:	4a0c      	ldr	r2, [pc, #48]	@ (800c358 <pxPortInitialiseStack+0x64>)
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	3b14      	subs	r3, #20
 800c32e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c330:	687a      	ldr	r2, [r7, #4]
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	3b04      	subs	r3, #4
 800c33a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	f06f 0202 	mvn.w	r2, #2
 800c342:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	3b20      	subs	r3, #32
 800c348:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c34a:	68fb      	ldr	r3, [r7, #12]
}
 800c34c:	4618      	mov	r0, r3
 800c34e:	3714      	adds	r7, #20
 800c350:	46bd      	mov	sp, r7
 800c352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c356:	4770      	bx	lr
 800c358:	0800c35d 	.word	0x0800c35d

0800c35c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c35c:	b480      	push	{r7}
 800c35e:	b085      	sub	sp, #20
 800c360:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c362:	2300      	movs	r3, #0
 800c364:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c366:	4b13      	ldr	r3, [pc, #76]	@ (800c3b4 <prvTaskExitError+0x58>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c36e:	d00b      	beq.n	800c388 <prvTaskExitError+0x2c>
	__asm volatile
 800c370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c374:	f383 8811 	msr	BASEPRI, r3
 800c378:	f3bf 8f6f 	isb	sy
 800c37c:	f3bf 8f4f 	dsb	sy
 800c380:	60fb      	str	r3, [r7, #12]
}
 800c382:	bf00      	nop
 800c384:	bf00      	nop
 800c386:	e7fd      	b.n	800c384 <prvTaskExitError+0x28>
	__asm volatile
 800c388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c38c:	f383 8811 	msr	BASEPRI, r3
 800c390:	f3bf 8f6f 	isb	sy
 800c394:	f3bf 8f4f 	dsb	sy
 800c398:	60bb      	str	r3, [r7, #8]
}
 800c39a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c39c:	bf00      	nop
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d0fc      	beq.n	800c39e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c3a4:	bf00      	nop
 800c3a6:	bf00      	nop
 800c3a8:	3714      	adds	r7, #20
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b0:	4770      	bx	lr
 800c3b2:	bf00      	nop
 800c3b4:	2000000c 	.word	0x2000000c
	...

0800c3c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c3c0:	4b07      	ldr	r3, [pc, #28]	@ (800c3e0 <pxCurrentTCBConst2>)
 800c3c2:	6819      	ldr	r1, [r3, #0]
 800c3c4:	6808      	ldr	r0, [r1, #0]
 800c3c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ca:	f380 8809 	msr	PSP, r0
 800c3ce:	f3bf 8f6f 	isb	sy
 800c3d2:	f04f 0000 	mov.w	r0, #0
 800c3d6:	f380 8811 	msr	BASEPRI, r0
 800c3da:	4770      	bx	lr
 800c3dc:	f3af 8000 	nop.w

0800c3e0 <pxCurrentTCBConst2>:
 800c3e0:	20002040 	.word	0x20002040
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c3e4:	bf00      	nop
 800c3e6:	bf00      	nop

0800c3e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c3e8:	4808      	ldr	r0, [pc, #32]	@ (800c40c <prvPortStartFirstTask+0x24>)
 800c3ea:	6800      	ldr	r0, [r0, #0]
 800c3ec:	6800      	ldr	r0, [r0, #0]
 800c3ee:	f380 8808 	msr	MSP, r0
 800c3f2:	f04f 0000 	mov.w	r0, #0
 800c3f6:	f380 8814 	msr	CONTROL, r0
 800c3fa:	b662      	cpsie	i
 800c3fc:	b661      	cpsie	f
 800c3fe:	f3bf 8f4f 	dsb	sy
 800c402:	f3bf 8f6f 	isb	sy
 800c406:	df00      	svc	0
 800c408:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c40a:	bf00      	nop
 800c40c:	e000ed08 	.word	0xe000ed08

0800c410 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b086      	sub	sp, #24
 800c414:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c416:	4b47      	ldr	r3, [pc, #284]	@ (800c534 <xPortStartScheduler+0x124>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4a47      	ldr	r2, [pc, #284]	@ (800c538 <xPortStartScheduler+0x128>)
 800c41c:	4293      	cmp	r3, r2
 800c41e:	d10b      	bne.n	800c438 <xPortStartScheduler+0x28>
	__asm volatile
 800c420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c424:	f383 8811 	msr	BASEPRI, r3
 800c428:	f3bf 8f6f 	isb	sy
 800c42c:	f3bf 8f4f 	dsb	sy
 800c430:	60fb      	str	r3, [r7, #12]
}
 800c432:	bf00      	nop
 800c434:	bf00      	nop
 800c436:	e7fd      	b.n	800c434 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c438:	4b3e      	ldr	r3, [pc, #248]	@ (800c534 <xPortStartScheduler+0x124>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	4a3f      	ldr	r2, [pc, #252]	@ (800c53c <xPortStartScheduler+0x12c>)
 800c43e:	4293      	cmp	r3, r2
 800c440:	d10b      	bne.n	800c45a <xPortStartScheduler+0x4a>
	__asm volatile
 800c442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c446:	f383 8811 	msr	BASEPRI, r3
 800c44a:	f3bf 8f6f 	isb	sy
 800c44e:	f3bf 8f4f 	dsb	sy
 800c452:	613b      	str	r3, [r7, #16]
}
 800c454:	bf00      	nop
 800c456:	bf00      	nop
 800c458:	e7fd      	b.n	800c456 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c45a:	4b39      	ldr	r3, [pc, #228]	@ (800c540 <xPortStartScheduler+0x130>)
 800c45c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c45e:	697b      	ldr	r3, [r7, #20]
 800c460:	781b      	ldrb	r3, [r3, #0]
 800c462:	b2db      	uxtb	r3, r3
 800c464:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c466:	697b      	ldr	r3, [r7, #20]
 800c468:	22ff      	movs	r2, #255	@ 0xff
 800c46a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c46c:	697b      	ldr	r3, [r7, #20]
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	b2db      	uxtb	r3, r3
 800c472:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c474:	78fb      	ldrb	r3, [r7, #3]
 800c476:	b2db      	uxtb	r3, r3
 800c478:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c47c:	b2da      	uxtb	r2, r3
 800c47e:	4b31      	ldr	r3, [pc, #196]	@ (800c544 <xPortStartScheduler+0x134>)
 800c480:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c482:	4b31      	ldr	r3, [pc, #196]	@ (800c548 <xPortStartScheduler+0x138>)
 800c484:	2207      	movs	r2, #7
 800c486:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c488:	e009      	b.n	800c49e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c48a:	4b2f      	ldr	r3, [pc, #188]	@ (800c548 <xPortStartScheduler+0x138>)
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	3b01      	subs	r3, #1
 800c490:	4a2d      	ldr	r2, [pc, #180]	@ (800c548 <xPortStartScheduler+0x138>)
 800c492:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c494:	78fb      	ldrb	r3, [r7, #3]
 800c496:	b2db      	uxtb	r3, r3
 800c498:	005b      	lsls	r3, r3, #1
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c49e:	78fb      	ldrb	r3, [r7, #3]
 800c4a0:	b2db      	uxtb	r3, r3
 800c4a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4a6:	2b80      	cmp	r3, #128	@ 0x80
 800c4a8:	d0ef      	beq.n	800c48a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c4aa:	4b27      	ldr	r3, [pc, #156]	@ (800c548 <xPortStartScheduler+0x138>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f1c3 0307 	rsb	r3, r3, #7
 800c4b2:	2b04      	cmp	r3, #4
 800c4b4:	d00b      	beq.n	800c4ce <xPortStartScheduler+0xbe>
	__asm volatile
 800c4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ba:	f383 8811 	msr	BASEPRI, r3
 800c4be:	f3bf 8f6f 	isb	sy
 800c4c2:	f3bf 8f4f 	dsb	sy
 800c4c6:	60bb      	str	r3, [r7, #8]
}
 800c4c8:	bf00      	nop
 800c4ca:	bf00      	nop
 800c4cc:	e7fd      	b.n	800c4ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c4ce:	4b1e      	ldr	r3, [pc, #120]	@ (800c548 <xPortStartScheduler+0x138>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	021b      	lsls	r3, r3, #8
 800c4d4:	4a1c      	ldr	r2, [pc, #112]	@ (800c548 <xPortStartScheduler+0x138>)
 800c4d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c4d8:	4b1b      	ldr	r3, [pc, #108]	@ (800c548 <xPortStartScheduler+0x138>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c4e0:	4a19      	ldr	r2, [pc, #100]	@ (800c548 <xPortStartScheduler+0x138>)
 800c4e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	b2da      	uxtb	r2, r3
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c4ec:	4b17      	ldr	r3, [pc, #92]	@ (800c54c <xPortStartScheduler+0x13c>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	4a16      	ldr	r2, [pc, #88]	@ (800c54c <xPortStartScheduler+0x13c>)
 800c4f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c4f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c4f8:	4b14      	ldr	r3, [pc, #80]	@ (800c54c <xPortStartScheduler+0x13c>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4a13      	ldr	r2, [pc, #76]	@ (800c54c <xPortStartScheduler+0x13c>)
 800c4fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c502:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c504:	f000 f8da 	bl	800c6bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c508:	4b11      	ldr	r3, [pc, #68]	@ (800c550 <xPortStartScheduler+0x140>)
 800c50a:	2200      	movs	r2, #0
 800c50c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c50e:	f000 f8f9 	bl	800c704 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c512:	4b10      	ldr	r3, [pc, #64]	@ (800c554 <xPortStartScheduler+0x144>)
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	4a0f      	ldr	r2, [pc, #60]	@ (800c554 <xPortStartScheduler+0x144>)
 800c518:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c51c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c51e:	f7ff ff63 	bl	800c3e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c522:	f7fe ff3b 	bl	800b39c <vTaskSwitchContext>
	prvTaskExitError();
 800c526:	f7ff ff19 	bl	800c35c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c52a:	2300      	movs	r3, #0
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3718      	adds	r7, #24
 800c530:	46bd      	mov	sp, r7
 800c532:	bd80      	pop	{r7, pc}
 800c534:	e000ed00 	.word	0xe000ed00
 800c538:	410fc271 	.word	0x410fc271
 800c53c:	410fc270 	.word	0x410fc270
 800c540:	e000e400 	.word	0xe000e400
 800c544:	2000266c 	.word	0x2000266c
 800c548:	20002670 	.word	0x20002670
 800c54c:	e000ed20 	.word	0xe000ed20
 800c550:	2000000c 	.word	0x2000000c
 800c554:	e000ef34 	.word	0xe000ef34

0800c558 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c558:	b480      	push	{r7}
 800c55a:	b083      	sub	sp, #12
 800c55c:	af00      	add	r7, sp, #0
	__asm volatile
 800c55e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c562:	f383 8811 	msr	BASEPRI, r3
 800c566:	f3bf 8f6f 	isb	sy
 800c56a:	f3bf 8f4f 	dsb	sy
 800c56e:	607b      	str	r3, [r7, #4]
}
 800c570:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c572:	4b10      	ldr	r3, [pc, #64]	@ (800c5b4 <vPortEnterCritical+0x5c>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	3301      	adds	r3, #1
 800c578:	4a0e      	ldr	r2, [pc, #56]	@ (800c5b4 <vPortEnterCritical+0x5c>)
 800c57a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c57c:	4b0d      	ldr	r3, [pc, #52]	@ (800c5b4 <vPortEnterCritical+0x5c>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	2b01      	cmp	r3, #1
 800c582:	d110      	bne.n	800c5a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c584:	4b0c      	ldr	r3, [pc, #48]	@ (800c5b8 <vPortEnterCritical+0x60>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	b2db      	uxtb	r3, r3
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d00b      	beq.n	800c5a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c592:	f383 8811 	msr	BASEPRI, r3
 800c596:	f3bf 8f6f 	isb	sy
 800c59a:	f3bf 8f4f 	dsb	sy
 800c59e:	603b      	str	r3, [r7, #0]
}
 800c5a0:	bf00      	nop
 800c5a2:	bf00      	nop
 800c5a4:	e7fd      	b.n	800c5a2 <vPortEnterCritical+0x4a>
	}
}
 800c5a6:	bf00      	nop
 800c5a8:	370c      	adds	r7, #12
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b0:	4770      	bx	lr
 800c5b2:	bf00      	nop
 800c5b4:	2000000c 	.word	0x2000000c
 800c5b8:	e000ed04 	.word	0xe000ed04

0800c5bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c5c2:	4b12      	ldr	r3, [pc, #72]	@ (800c60c <vPortExitCritical+0x50>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d10b      	bne.n	800c5e2 <vPortExitCritical+0x26>
	__asm volatile
 800c5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5ce:	f383 8811 	msr	BASEPRI, r3
 800c5d2:	f3bf 8f6f 	isb	sy
 800c5d6:	f3bf 8f4f 	dsb	sy
 800c5da:	607b      	str	r3, [r7, #4]
}
 800c5dc:	bf00      	nop
 800c5de:	bf00      	nop
 800c5e0:	e7fd      	b.n	800c5de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c5e2:	4b0a      	ldr	r3, [pc, #40]	@ (800c60c <vPortExitCritical+0x50>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	3b01      	subs	r3, #1
 800c5e8:	4a08      	ldr	r2, [pc, #32]	@ (800c60c <vPortExitCritical+0x50>)
 800c5ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c5ec:	4b07      	ldr	r3, [pc, #28]	@ (800c60c <vPortExitCritical+0x50>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d105      	bne.n	800c600 <vPortExitCritical+0x44>
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	f383 8811 	msr	BASEPRI, r3
}
 800c5fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c600:	bf00      	nop
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr
 800c60c:	2000000c 	.word	0x2000000c

0800c610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c610:	f3ef 8009 	mrs	r0, PSP
 800c614:	f3bf 8f6f 	isb	sy
 800c618:	4b15      	ldr	r3, [pc, #84]	@ (800c670 <pxCurrentTCBConst>)
 800c61a:	681a      	ldr	r2, [r3, #0]
 800c61c:	f01e 0f10 	tst.w	lr, #16
 800c620:	bf08      	it	eq
 800c622:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c626:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c62a:	6010      	str	r0, [r2, #0]
 800c62c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c630:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c634:	f380 8811 	msr	BASEPRI, r0
 800c638:	f3bf 8f4f 	dsb	sy
 800c63c:	f3bf 8f6f 	isb	sy
 800c640:	f7fe feac 	bl	800b39c <vTaskSwitchContext>
 800c644:	f04f 0000 	mov.w	r0, #0
 800c648:	f380 8811 	msr	BASEPRI, r0
 800c64c:	bc09      	pop	{r0, r3}
 800c64e:	6819      	ldr	r1, [r3, #0]
 800c650:	6808      	ldr	r0, [r1, #0]
 800c652:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c656:	f01e 0f10 	tst.w	lr, #16
 800c65a:	bf08      	it	eq
 800c65c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c660:	f380 8809 	msr	PSP, r0
 800c664:	f3bf 8f6f 	isb	sy
 800c668:	4770      	bx	lr
 800c66a:	bf00      	nop
 800c66c:	f3af 8000 	nop.w

0800c670 <pxCurrentTCBConst>:
 800c670:	20002040 	.word	0x20002040
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c674:	bf00      	nop
 800c676:	bf00      	nop

0800c678 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b082      	sub	sp, #8
 800c67c:	af00      	add	r7, sp, #0
	__asm volatile
 800c67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c682:	f383 8811 	msr	BASEPRI, r3
 800c686:	f3bf 8f6f 	isb	sy
 800c68a:	f3bf 8f4f 	dsb	sy
 800c68e:	607b      	str	r3, [r7, #4]
}
 800c690:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c692:	f7fe fdc9 	bl	800b228 <xTaskIncrementTick>
 800c696:	4603      	mov	r3, r0
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d003      	beq.n	800c6a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c69c:	4b06      	ldr	r3, [pc, #24]	@ (800c6b8 <xPortSysTickHandler+0x40>)
 800c69e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c6a2:	601a      	str	r2, [r3, #0]
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c6a8:	683b      	ldr	r3, [r7, #0]
 800c6aa:	f383 8811 	msr	BASEPRI, r3
}
 800c6ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c6b0:	bf00      	nop
 800c6b2:	3708      	adds	r7, #8
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}
 800c6b8:	e000ed04 	.word	0xe000ed04

0800c6bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c6bc:	b480      	push	{r7}
 800c6be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c6c0:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f0 <vPortSetupTimerInterrupt+0x34>)
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c6c6:	4b0b      	ldr	r3, [pc, #44]	@ (800c6f4 <vPortSetupTimerInterrupt+0x38>)
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c6cc:	4b0a      	ldr	r3, [pc, #40]	@ (800c6f8 <vPortSetupTimerInterrupt+0x3c>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	4a0a      	ldr	r2, [pc, #40]	@ (800c6fc <vPortSetupTimerInterrupt+0x40>)
 800c6d2:	fba2 2303 	umull	r2, r3, r2, r3
 800c6d6:	099b      	lsrs	r3, r3, #6
 800c6d8:	4a09      	ldr	r2, [pc, #36]	@ (800c700 <vPortSetupTimerInterrupt+0x44>)
 800c6da:	3b01      	subs	r3, #1
 800c6dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c6de:	4b04      	ldr	r3, [pc, #16]	@ (800c6f0 <vPortSetupTimerInterrupt+0x34>)
 800c6e0:	2207      	movs	r2, #7
 800c6e2:	601a      	str	r2, [r3, #0]
}
 800c6e4:	bf00      	nop
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	e000e010 	.word	0xe000e010
 800c6f4:	e000e018 	.word	0xe000e018
 800c6f8:	20000000 	.word	0x20000000
 800c6fc:	10624dd3 	.word	0x10624dd3
 800c700:	e000e014 	.word	0xe000e014

0800c704 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c704:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c714 <vPortEnableVFP+0x10>
 800c708:	6801      	ldr	r1, [r0, #0]
 800c70a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c70e:	6001      	str	r1, [r0, #0]
 800c710:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c712:	bf00      	nop
 800c714:	e000ed88 	.word	0xe000ed88

0800c718 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c718:	b480      	push	{r7}
 800c71a:	b085      	sub	sp, #20
 800c71c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c71e:	f3ef 8305 	mrs	r3, IPSR
 800c722:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2b0f      	cmp	r3, #15
 800c728:	d915      	bls.n	800c756 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c72a:	4a18      	ldr	r2, [pc, #96]	@ (800c78c <vPortValidateInterruptPriority+0x74>)
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	4413      	add	r3, r2
 800c730:	781b      	ldrb	r3, [r3, #0]
 800c732:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c734:	4b16      	ldr	r3, [pc, #88]	@ (800c790 <vPortValidateInterruptPriority+0x78>)
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	7afa      	ldrb	r2, [r7, #11]
 800c73a:	429a      	cmp	r2, r3
 800c73c:	d20b      	bcs.n	800c756 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c742:	f383 8811 	msr	BASEPRI, r3
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	f3bf 8f4f 	dsb	sy
 800c74e:	607b      	str	r3, [r7, #4]
}
 800c750:	bf00      	nop
 800c752:	bf00      	nop
 800c754:	e7fd      	b.n	800c752 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c756:	4b0f      	ldr	r3, [pc, #60]	@ (800c794 <vPortValidateInterruptPriority+0x7c>)
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c75e:	4b0e      	ldr	r3, [pc, #56]	@ (800c798 <vPortValidateInterruptPriority+0x80>)
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	429a      	cmp	r2, r3
 800c764:	d90b      	bls.n	800c77e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c76a:	f383 8811 	msr	BASEPRI, r3
 800c76e:	f3bf 8f6f 	isb	sy
 800c772:	f3bf 8f4f 	dsb	sy
 800c776:	603b      	str	r3, [r7, #0]
}
 800c778:	bf00      	nop
 800c77a:	bf00      	nop
 800c77c:	e7fd      	b.n	800c77a <vPortValidateInterruptPriority+0x62>
	}
 800c77e:	bf00      	nop
 800c780:	3714      	adds	r7, #20
 800c782:	46bd      	mov	sp, r7
 800c784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c788:	4770      	bx	lr
 800c78a:	bf00      	nop
 800c78c:	e000e3f0 	.word	0xe000e3f0
 800c790:	2000266c 	.word	0x2000266c
 800c794:	e000ed0c 	.word	0xe000ed0c
 800c798:	20002670 	.word	0x20002670

0800c79c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c79c:	b580      	push	{r7, lr}
 800c79e:	b08a      	sub	sp, #40	@ 0x28
 800c7a0:	af00      	add	r7, sp, #0
 800c7a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c7a8:	f7fe fc82 	bl	800b0b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c7ac:	4b5c      	ldr	r3, [pc, #368]	@ (800c920 <pvPortMalloc+0x184>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d101      	bne.n	800c7b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c7b4:	f000 f924 	bl	800ca00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c7b8:	4b5a      	ldr	r3, [pc, #360]	@ (800c924 <pvPortMalloc+0x188>)
 800c7ba:	681a      	ldr	r2, [r3, #0]
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	4013      	ands	r3, r2
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	f040 8095 	bne.w	800c8f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d01e      	beq.n	800c80a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c7cc:	2208      	movs	r2, #8
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	4413      	add	r3, r2
 800c7d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	f003 0307 	and.w	r3, r3, #7
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d015      	beq.n	800c80a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	f023 0307 	bic.w	r3, r3, #7
 800c7e4:	3308      	adds	r3, #8
 800c7e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f003 0307 	and.w	r3, r3, #7
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d00b      	beq.n	800c80a <pvPortMalloc+0x6e>
	__asm volatile
 800c7f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f6:	f383 8811 	msr	BASEPRI, r3
 800c7fa:	f3bf 8f6f 	isb	sy
 800c7fe:	f3bf 8f4f 	dsb	sy
 800c802:	617b      	str	r3, [r7, #20]
}
 800c804:	bf00      	nop
 800c806:	bf00      	nop
 800c808:	e7fd      	b.n	800c806 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d06f      	beq.n	800c8f0 <pvPortMalloc+0x154>
 800c810:	4b45      	ldr	r3, [pc, #276]	@ (800c928 <pvPortMalloc+0x18c>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	429a      	cmp	r2, r3
 800c818:	d86a      	bhi.n	800c8f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c81a:	4b44      	ldr	r3, [pc, #272]	@ (800c92c <pvPortMalloc+0x190>)
 800c81c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c81e:	4b43      	ldr	r3, [pc, #268]	@ (800c92c <pvPortMalloc+0x190>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c824:	e004      	b.n	800c830 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c828:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	687a      	ldr	r2, [r7, #4]
 800c836:	429a      	cmp	r2, r3
 800c838:	d903      	bls.n	800c842 <pvPortMalloc+0xa6>
 800c83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d1f1      	bne.n	800c826 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c842:	4b37      	ldr	r3, [pc, #220]	@ (800c920 <pvPortMalloc+0x184>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c848:	429a      	cmp	r2, r3
 800c84a:	d051      	beq.n	800c8f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c84c:	6a3b      	ldr	r3, [r7, #32]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	2208      	movs	r2, #8
 800c852:	4413      	add	r3, r2
 800c854:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c858:	681a      	ldr	r2, [r3, #0]
 800c85a:	6a3b      	ldr	r3, [r7, #32]
 800c85c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c860:	685a      	ldr	r2, [r3, #4]
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	1ad2      	subs	r2, r2, r3
 800c866:	2308      	movs	r3, #8
 800c868:	005b      	lsls	r3, r3, #1
 800c86a:	429a      	cmp	r2, r3
 800c86c:	d920      	bls.n	800c8b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c86e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	4413      	add	r3, r2
 800c874:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c876:	69bb      	ldr	r3, [r7, #24]
 800c878:	f003 0307 	and.w	r3, r3, #7
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d00b      	beq.n	800c898 <pvPortMalloc+0xfc>
	__asm volatile
 800c880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c884:	f383 8811 	msr	BASEPRI, r3
 800c888:	f3bf 8f6f 	isb	sy
 800c88c:	f3bf 8f4f 	dsb	sy
 800c890:	613b      	str	r3, [r7, #16]
}
 800c892:	bf00      	nop
 800c894:	bf00      	nop
 800c896:	e7fd      	b.n	800c894 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c89a:	685a      	ldr	r2, [r3, #4]
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	1ad2      	subs	r2, r2, r3
 800c8a0:	69bb      	ldr	r3, [r7, #24]
 800c8a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c8aa:	69b8      	ldr	r0, [r7, #24]
 800c8ac:	f000 f90a 	bl	800cac4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c8b0:	4b1d      	ldr	r3, [pc, #116]	@ (800c928 <pvPortMalloc+0x18c>)
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b6:	685b      	ldr	r3, [r3, #4]
 800c8b8:	1ad3      	subs	r3, r2, r3
 800c8ba:	4a1b      	ldr	r2, [pc, #108]	@ (800c928 <pvPortMalloc+0x18c>)
 800c8bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c8be:	4b1a      	ldr	r3, [pc, #104]	@ (800c928 <pvPortMalloc+0x18c>)
 800c8c0:	681a      	ldr	r2, [r3, #0]
 800c8c2:	4b1b      	ldr	r3, [pc, #108]	@ (800c930 <pvPortMalloc+0x194>)
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d203      	bcs.n	800c8d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c8ca:	4b17      	ldr	r3, [pc, #92]	@ (800c928 <pvPortMalloc+0x18c>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	4a18      	ldr	r2, [pc, #96]	@ (800c930 <pvPortMalloc+0x194>)
 800c8d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8d4:	685a      	ldr	r2, [r3, #4]
 800c8d6:	4b13      	ldr	r3, [pc, #76]	@ (800c924 <pvPortMalloc+0x188>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	431a      	orrs	r2, r3
 800c8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e2:	2200      	movs	r2, #0
 800c8e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c8e6:	4b13      	ldr	r3, [pc, #76]	@ (800c934 <pvPortMalloc+0x198>)
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	3301      	adds	r3, #1
 800c8ec:	4a11      	ldr	r2, [pc, #68]	@ (800c934 <pvPortMalloc+0x198>)
 800c8ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c8f0:	f7fe fbec 	bl	800b0cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c8f4:	69fb      	ldr	r3, [r7, #28]
 800c8f6:	f003 0307 	and.w	r3, r3, #7
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d00b      	beq.n	800c916 <pvPortMalloc+0x17a>
	__asm volatile
 800c8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c902:	f383 8811 	msr	BASEPRI, r3
 800c906:	f3bf 8f6f 	isb	sy
 800c90a:	f3bf 8f4f 	dsb	sy
 800c90e:	60fb      	str	r3, [r7, #12]
}
 800c910:	bf00      	nop
 800c912:	bf00      	nop
 800c914:	e7fd      	b.n	800c912 <pvPortMalloc+0x176>
	return pvReturn;
 800c916:	69fb      	ldr	r3, [r7, #28]
}
 800c918:	4618      	mov	r0, r3
 800c91a:	3728      	adds	r7, #40	@ 0x28
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}
 800c920:	2000327c 	.word	0x2000327c
 800c924:	20003290 	.word	0x20003290
 800c928:	20003280 	.word	0x20003280
 800c92c:	20003274 	.word	0x20003274
 800c930:	20003284 	.word	0x20003284
 800c934:	20003288 	.word	0x20003288

0800c938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b086      	sub	sp, #24
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d04f      	beq.n	800c9ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c94a:	2308      	movs	r3, #8
 800c94c:	425b      	negs	r3, r3
 800c94e:	697a      	ldr	r2, [r7, #20]
 800c950:	4413      	add	r3, r2
 800c952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c958:	693b      	ldr	r3, [r7, #16]
 800c95a:	685a      	ldr	r2, [r3, #4]
 800c95c:	4b25      	ldr	r3, [pc, #148]	@ (800c9f4 <vPortFree+0xbc>)
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	4013      	ands	r3, r2
 800c962:	2b00      	cmp	r3, #0
 800c964:	d10b      	bne.n	800c97e <vPortFree+0x46>
	__asm volatile
 800c966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c96a:	f383 8811 	msr	BASEPRI, r3
 800c96e:	f3bf 8f6f 	isb	sy
 800c972:	f3bf 8f4f 	dsb	sy
 800c976:	60fb      	str	r3, [r7, #12]
}
 800c978:	bf00      	nop
 800c97a:	bf00      	nop
 800c97c:	e7fd      	b.n	800c97a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	2b00      	cmp	r3, #0
 800c984:	d00b      	beq.n	800c99e <vPortFree+0x66>
	__asm volatile
 800c986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c98a:	f383 8811 	msr	BASEPRI, r3
 800c98e:	f3bf 8f6f 	isb	sy
 800c992:	f3bf 8f4f 	dsb	sy
 800c996:	60bb      	str	r3, [r7, #8]
}
 800c998:	bf00      	nop
 800c99a:	bf00      	nop
 800c99c:	e7fd      	b.n	800c99a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	685a      	ldr	r2, [r3, #4]
 800c9a2:	4b14      	ldr	r3, [pc, #80]	@ (800c9f4 <vPortFree+0xbc>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4013      	ands	r3, r2
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d01e      	beq.n	800c9ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d11a      	bne.n	800c9ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	685a      	ldr	r2, [r3, #4]
 800c9b8:	4b0e      	ldr	r3, [pc, #56]	@ (800c9f4 <vPortFree+0xbc>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	43db      	mvns	r3, r3
 800c9be:	401a      	ands	r2, r3
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c9c4:	f7fe fb74 	bl	800b0b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c9c8:	693b      	ldr	r3, [r7, #16]
 800c9ca:	685a      	ldr	r2, [r3, #4]
 800c9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800c9f8 <vPortFree+0xc0>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	4a09      	ldr	r2, [pc, #36]	@ (800c9f8 <vPortFree+0xc0>)
 800c9d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c9d6:	6938      	ldr	r0, [r7, #16]
 800c9d8:	f000 f874 	bl	800cac4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c9dc:	4b07      	ldr	r3, [pc, #28]	@ (800c9fc <vPortFree+0xc4>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	3301      	adds	r3, #1
 800c9e2:	4a06      	ldr	r2, [pc, #24]	@ (800c9fc <vPortFree+0xc4>)
 800c9e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c9e6:	f7fe fb71 	bl	800b0cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c9ea:	bf00      	nop
 800c9ec:	3718      	adds	r7, #24
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	bd80      	pop	{r7, pc}
 800c9f2:	bf00      	nop
 800c9f4:	20003290 	.word	0x20003290
 800c9f8:	20003280 	.word	0x20003280
 800c9fc:	2000328c 	.word	0x2000328c

0800ca00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ca00:	b480      	push	{r7}
 800ca02:	b085      	sub	sp, #20
 800ca04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ca06:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800ca0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ca0c:	4b27      	ldr	r3, [pc, #156]	@ (800caac <prvHeapInit+0xac>)
 800ca0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	f003 0307 	and.w	r3, r3, #7
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d00c      	beq.n	800ca34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	3307      	adds	r3, #7
 800ca1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	f023 0307 	bic.w	r3, r3, #7
 800ca26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ca28:	68ba      	ldr	r2, [r7, #8]
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	1ad3      	subs	r3, r2, r3
 800ca2e:	4a1f      	ldr	r2, [pc, #124]	@ (800caac <prvHeapInit+0xac>)
 800ca30:	4413      	add	r3, r2
 800ca32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ca38:	4a1d      	ldr	r2, [pc, #116]	@ (800cab0 <prvHeapInit+0xb0>)
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ca3e:	4b1c      	ldr	r3, [pc, #112]	@ (800cab0 <prvHeapInit+0xb0>)
 800ca40:	2200      	movs	r2, #0
 800ca42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	68ba      	ldr	r2, [r7, #8]
 800ca48:	4413      	add	r3, r2
 800ca4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ca4c:	2208      	movs	r2, #8
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	1a9b      	subs	r3, r3, r2
 800ca52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	f023 0307 	bic.w	r3, r3, #7
 800ca5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	4a15      	ldr	r2, [pc, #84]	@ (800cab4 <prvHeapInit+0xb4>)
 800ca60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ca62:	4b14      	ldr	r3, [pc, #80]	@ (800cab4 <prvHeapInit+0xb4>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	2200      	movs	r2, #0
 800ca68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ca6a:	4b12      	ldr	r3, [pc, #72]	@ (800cab4 <prvHeapInit+0xb4>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	2200      	movs	r2, #0
 800ca70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	68fa      	ldr	r2, [r7, #12]
 800ca7a:	1ad2      	subs	r2, r2, r3
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ca80:	4b0c      	ldr	r3, [pc, #48]	@ (800cab4 <prvHeapInit+0xb4>)
 800ca82:	681a      	ldr	r2, [r3, #0]
 800ca84:	683b      	ldr	r3, [r7, #0]
 800ca86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	685b      	ldr	r3, [r3, #4]
 800ca8c:	4a0a      	ldr	r2, [pc, #40]	@ (800cab8 <prvHeapInit+0xb8>)
 800ca8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	4a09      	ldr	r2, [pc, #36]	@ (800cabc <prvHeapInit+0xbc>)
 800ca96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ca98:	4b09      	ldr	r3, [pc, #36]	@ (800cac0 <prvHeapInit+0xc0>)
 800ca9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ca9e:	601a      	str	r2, [r3, #0]
}
 800caa0:	bf00      	nop
 800caa2:	3714      	adds	r7, #20
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr
 800caac:	20002674 	.word	0x20002674
 800cab0:	20003274 	.word	0x20003274
 800cab4:	2000327c 	.word	0x2000327c
 800cab8:	20003284 	.word	0x20003284
 800cabc:	20003280 	.word	0x20003280
 800cac0:	20003290 	.word	0x20003290

0800cac4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cac4:	b480      	push	{r7}
 800cac6:	b085      	sub	sp, #20
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cacc:	4b28      	ldr	r3, [pc, #160]	@ (800cb70 <prvInsertBlockIntoFreeList+0xac>)
 800cace:	60fb      	str	r3, [r7, #12]
 800cad0:	e002      	b.n	800cad8 <prvInsertBlockIntoFreeList+0x14>
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	60fb      	str	r3, [r7, #12]
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	687a      	ldr	r2, [r7, #4]
 800cade:	429a      	cmp	r2, r3
 800cae0:	d8f7      	bhi.n	800cad2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	685b      	ldr	r3, [r3, #4]
 800caea:	68ba      	ldr	r2, [r7, #8]
 800caec:	4413      	add	r3, r2
 800caee:	687a      	ldr	r2, [r7, #4]
 800caf0:	429a      	cmp	r2, r3
 800caf2:	d108      	bne.n	800cb06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	685a      	ldr	r2, [r3, #4]
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	685b      	ldr	r3, [r3, #4]
 800cafc:	441a      	add	r2, r3
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	685b      	ldr	r3, [r3, #4]
 800cb0e:	68ba      	ldr	r2, [r7, #8]
 800cb10:	441a      	add	r2, r3
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d118      	bne.n	800cb4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681a      	ldr	r2, [r3, #0]
 800cb1e:	4b15      	ldr	r3, [pc, #84]	@ (800cb74 <prvInsertBlockIntoFreeList+0xb0>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	429a      	cmp	r2, r3
 800cb24:	d00d      	beq.n	800cb42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	685a      	ldr	r2, [r3, #4]
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	441a      	add	r2, r3
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	681a      	ldr	r2, [r3, #0]
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	601a      	str	r2, [r3, #0]
 800cb40:	e008      	b.n	800cb54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cb42:	4b0c      	ldr	r3, [pc, #48]	@ (800cb74 <prvInsertBlockIntoFreeList+0xb0>)
 800cb44:	681a      	ldr	r2, [r3, #0]
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	601a      	str	r2, [r3, #0]
 800cb4a:	e003      	b.n	800cb54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681a      	ldr	r2, [r3, #0]
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cb54:	68fa      	ldr	r2, [r7, #12]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	429a      	cmp	r2, r3
 800cb5a:	d002      	beq.n	800cb62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	687a      	ldr	r2, [r7, #4]
 800cb60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cb62:	bf00      	nop
 800cb64:	3714      	adds	r7, #20
 800cb66:	46bd      	mov	sp, r7
 800cb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6c:	4770      	bx	lr
 800cb6e:	bf00      	nop
 800cb70:	20003274 	.word	0x20003274
 800cb74:	2000327c 	.word	0x2000327c

0800cb78 <__cvt>:
 800cb78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cb7c:	ec57 6b10 	vmov	r6, r7, d0
 800cb80:	2f00      	cmp	r7, #0
 800cb82:	460c      	mov	r4, r1
 800cb84:	4619      	mov	r1, r3
 800cb86:	463b      	mov	r3, r7
 800cb88:	bfbb      	ittet	lt
 800cb8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cb8e:	461f      	movlt	r7, r3
 800cb90:	2300      	movge	r3, #0
 800cb92:	232d      	movlt	r3, #45	@ 0x2d
 800cb94:	700b      	strb	r3, [r1, #0]
 800cb96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cb9c:	4691      	mov	r9, r2
 800cb9e:	f023 0820 	bic.w	r8, r3, #32
 800cba2:	bfbc      	itt	lt
 800cba4:	4632      	movlt	r2, r6
 800cba6:	4616      	movlt	r6, r2
 800cba8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cbac:	d005      	beq.n	800cbba <__cvt+0x42>
 800cbae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cbb2:	d100      	bne.n	800cbb6 <__cvt+0x3e>
 800cbb4:	3401      	adds	r4, #1
 800cbb6:	2102      	movs	r1, #2
 800cbb8:	e000      	b.n	800cbbc <__cvt+0x44>
 800cbba:	2103      	movs	r1, #3
 800cbbc:	ab03      	add	r3, sp, #12
 800cbbe:	9301      	str	r3, [sp, #4]
 800cbc0:	ab02      	add	r3, sp, #8
 800cbc2:	9300      	str	r3, [sp, #0]
 800cbc4:	ec47 6b10 	vmov	d0, r6, r7
 800cbc8:	4653      	mov	r3, sl
 800cbca:	4622      	mov	r2, r4
 800cbcc:	f000 ff64 	bl	800da98 <_dtoa_r>
 800cbd0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cbd4:	4605      	mov	r5, r0
 800cbd6:	d119      	bne.n	800cc0c <__cvt+0x94>
 800cbd8:	f019 0f01 	tst.w	r9, #1
 800cbdc:	d00e      	beq.n	800cbfc <__cvt+0x84>
 800cbde:	eb00 0904 	add.w	r9, r0, r4
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	4639      	mov	r1, r7
 800cbea:	f7f3 ffa5 	bl	8000b38 <__aeabi_dcmpeq>
 800cbee:	b108      	cbz	r0, 800cbf4 <__cvt+0x7c>
 800cbf0:	f8cd 900c 	str.w	r9, [sp, #12]
 800cbf4:	2230      	movs	r2, #48	@ 0x30
 800cbf6:	9b03      	ldr	r3, [sp, #12]
 800cbf8:	454b      	cmp	r3, r9
 800cbfa:	d31e      	bcc.n	800cc3a <__cvt+0xc2>
 800cbfc:	9b03      	ldr	r3, [sp, #12]
 800cbfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc00:	1b5b      	subs	r3, r3, r5
 800cc02:	4628      	mov	r0, r5
 800cc04:	6013      	str	r3, [r2, #0]
 800cc06:	b004      	add	sp, #16
 800cc08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cc10:	eb00 0904 	add.w	r9, r0, r4
 800cc14:	d1e5      	bne.n	800cbe2 <__cvt+0x6a>
 800cc16:	7803      	ldrb	r3, [r0, #0]
 800cc18:	2b30      	cmp	r3, #48	@ 0x30
 800cc1a:	d10a      	bne.n	800cc32 <__cvt+0xba>
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	2300      	movs	r3, #0
 800cc20:	4630      	mov	r0, r6
 800cc22:	4639      	mov	r1, r7
 800cc24:	f7f3 ff88 	bl	8000b38 <__aeabi_dcmpeq>
 800cc28:	b918      	cbnz	r0, 800cc32 <__cvt+0xba>
 800cc2a:	f1c4 0401 	rsb	r4, r4, #1
 800cc2e:	f8ca 4000 	str.w	r4, [sl]
 800cc32:	f8da 3000 	ldr.w	r3, [sl]
 800cc36:	4499      	add	r9, r3
 800cc38:	e7d3      	b.n	800cbe2 <__cvt+0x6a>
 800cc3a:	1c59      	adds	r1, r3, #1
 800cc3c:	9103      	str	r1, [sp, #12]
 800cc3e:	701a      	strb	r2, [r3, #0]
 800cc40:	e7d9      	b.n	800cbf6 <__cvt+0x7e>

0800cc42 <__exponent>:
 800cc42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc44:	2900      	cmp	r1, #0
 800cc46:	bfba      	itte	lt
 800cc48:	4249      	neglt	r1, r1
 800cc4a:	232d      	movlt	r3, #45	@ 0x2d
 800cc4c:	232b      	movge	r3, #43	@ 0x2b
 800cc4e:	2909      	cmp	r1, #9
 800cc50:	7002      	strb	r2, [r0, #0]
 800cc52:	7043      	strb	r3, [r0, #1]
 800cc54:	dd29      	ble.n	800ccaa <__exponent+0x68>
 800cc56:	f10d 0307 	add.w	r3, sp, #7
 800cc5a:	461d      	mov	r5, r3
 800cc5c:	270a      	movs	r7, #10
 800cc5e:	461a      	mov	r2, r3
 800cc60:	fbb1 f6f7 	udiv	r6, r1, r7
 800cc64:	fb07 1416 	mls	r4, r7, r6, r1
 800cc68:	3430      	adds	r4, #48	@ 0x30
 800cc6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cc6e:	460c      	mov	r4, r1
 800cc70:	2c63      	cmp	r4, #99	@ 0x63
 800cc72:	f103 33ff 	add.w	r3, r3, #4294967295
 800cc76:	4631      	mov	r1, r6
 800cc78:	dcf1      	bgt.n	800cc5e <__exponent+0x1c>
 800cc7a:	3130      	adds	r1, #48	@ 0x30
 800cc7c:	1e94      	subs	r4, r2, #2
 800cc7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cc82:	1c41      	adds	r1, r0, #1
 800cc84:	4623      	mov	r3, r4
 800cc86:	42ab      	cmp	r3, r5
 800cc88:	d30a      	bcc.n	800cca0 <__exponent+0x5e>
 800cc8a:	f10d 0309 	add.w	r3, sp, #9
 800cc8e:	1a9b      	subs	r3, r3, r2
 800cc90:	42ac      	cmp	r4, r5
 800cc92:	bf88      	it	hi
 800cc94:	2300      	movhi	r3, #0
 800cc96:	3302      	adds	r3, #2
 800cc98:	4403      	add	r3, r0
 800cc9a:	1a18      	subs	r0, r3, r0
 800cc9c:	b003      	add	sp, #12
 800cc9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cca0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cca4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cca8:	e7ed      	b.n	800cc86 <__exponent+0x44>
 800ccaa:	2330      	movs	r3, #48	@ 0x30
 800ccac:	3130      	adds	r1, #48	@ 0x30
 800ccae:	7083      	strb	r3, [r0, #2]
 800ccb0:	70c1      	strb	r1, [r0, #3]
 800ccb2:	1d03      	adds	r3, r0, #4
 800ccb4:	e7f1      	b.n	800cc9a <__exponent+0x58>
	...

0800ccb8 <_printf_float>:
 800ccb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccbc:	b08d      	sub	sp, #52	@ 0x34
 800ccbe:	460c      	mov	r4, r1
 800ccc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ccc4:	4616      	mov	r6, r2
 800ccc6:	461f      	mov	r7, r3
 800ccc8:	4605      	mov	r5, r0
 800ccca:	f000 fdd7 	bl	800d87c <_localeconv_r>
 800ccce:	6803      	ldr	r3, [r0, #0]
 800ccd0:	9304      	str	r3, [sp, #16]
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	f7f3 fb04 	bl	80002e0 <strlen>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	930a      	str	r3, [sp, #40]	@ 0x28
 800ccdc:	f8d8 3000 	ldr.w	r3, [r8]
 800cce0:	9005      	str	r0, [sp, #20]
 800cce2:	3307      	adds	r3, #7
 800cce4:	f023 0307 	bic.w	r3, r3, #7
 800cce8:	f103 0208 	add.w	r2, r3, #8
 800ccec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ccf0:	f8d4 b000 	ldr.w	fp, [r4]
 800ccf4:	f8c8 2000 	str.w	r2, [r8]
 800ccf8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ccfc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cd00:	9307      	str	r3, [sp, #28]
 800cd02:	f8cd 8018 	str.w	r8, [sp, #24]
 800cd06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cd0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd0e:	4b9c      	ldr	r3, [pc, #624]	@ (800cf80 <_printf_float+0x2c8>)
 800cd10:	f04f 32ff 	mov.w	r2, #4294967295
 800cd14:	f7f3 ff42 	bl	8000b9c <__aeabi_dcmpun>
 800cd18:	bb70      	cbnz	r0, 800cd78 <_printf_float+0xc0>
 800cd1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cd1e:	4b98      	ldr	r3, [pc, #608]	@ (800cf80 <_printf_float+0x2c8>)
 800cd20:	f04f 32ff 	mov.w	r2, #4294967295
 800cd24:	f7f3 ff1c 	bl	8000b60 <__aeabi_dcmple>
 800cd28:	bb30      	cbnz	r0, 800cd78 <_printf_float+0xc0>
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	4640      	mov	r0, r8
 800cd30:	4649      	mov	r1, r9
 800cd32:	f7f3 ff0b 	bl	8000b4c <__aeabi_dcmplt>
 800cd36:	b110      	cbz	r0, 800cd3e <_printf_float+0x86>
 800cd38:	232d      	movs	r3, #45	@ 0x2d
 800cd3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd3e:	4a91      	ldr	r2, [pc, #580]	@ (800cf84 <_printf_float+0x2cc>)
 800cd40:	4b91      	ldr	r3, [pc, #580]	@ (800cf88 <_printf_float+0x2d0>)
 800cd42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cd46:	bf8c      	ite	hi
 800cd48:	4690      	movhi	r8, r2
 800cd4a:	4698      	movls	r8, r3
 800cd4c:	2303      	movs	r3, #3
 800cd4e:	6123      	str	r3, [r4, #16]
 800cd50:	f02b 0304 	bic.w	r3, fp, #4
 800cd54:	6023      	str	r3, [r4, #0]
 800cd56:	f04f 0900 	mov.w	r9, #0
 800cd5a:	9700      	str	r7, [sp, #0]
 800cd5c:	4633      	mov	r3, r6
 800cd5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cd60:	4621      	mov	r1, r4
 800cd62:	4628      	mov	r0, r5
 800cd64:	f000 f9d2 	bl	800d10c <_printf_common>
 800cd68:	3001      	adds	r0, #1
 800cd6a:	f040 808d 	bne.w	800ce88 <_printf_float+0x1d0>
 800cd6e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd72:	b00d      	add	sp, #52	@ 0x34
 800cd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd78:	4642      	mov	r2, r8
 800cd7a:	464b      	mov	r3, r9
 800cd7c:	4640      	mov	r0, r8
 800cd7e:	4649      	mov	r1, r9
 800cd80:	f7f3 ff0c 	bl	8000b9c <__aeabi_dcmpun>
 800cd84:	b140      	cbz	r0, 800cd98 <_printf_float+0xe0>
 800cd86:	464b      	mov	r3, r9
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	bfbc      	itt	lt
 800cd8c:	232d      	movlt	r3, #45	@ 0x2d
 800cd8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cd92:	4a7e      	ldr	r2, [pc, #504]	@ (800cf8c <_printf_float+0x2d4>)
 800cd94:	4b7e      	ldr	r3, [pc, #504]	@ (800cf90 <_printf_float+0x2d8>)
 800cd96:	e7d4      	b.n	800cd42 <_printf_float+0x8a>
 800cd98:	6863      	ldr	r3, [r4, #4]
 800cd9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cd9e:	9206      	str	r2, [sp, #24]
 800cda0:	1c5a      	adds	r2, r3, #1
 800cda2:	d13b      	bne.n	800ce1c <_printf_float+0x164>
 800cda4:	2306      	movs	r3, #6
 800cda6:	6063      	str	r3, [r4, #4]
 800cda8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cdac:	2300      	movs	r3, #0
 800cdae:	6022      	str	r2, [r4, #0]
 800cdb0:	9303      	str	r3, [sp, #12]
 800cdb2:	ab0a      	add	r3, sp, #40	@ 0x28
 800cdb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cdb8:	ab09      	add	r3, sp, #36	@ 0x24
 800cdba:	9300      	str	r3, [sp, #0]
 800cdbc:	6861      	ldr	r1, [r4, #4]
 800cdbe:	ec49 8b10 	vmov	d0, r8, r9
 800cdc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cdc6:	4628      	mov	r0, r5
 800cdc8:	f7ff fed6 	bl	800cb78 <__cvt>
 800cdcc:	9b06      	ldr	r3, [sp, #24]
 800cdce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cdd0:	2b47      	cmp	r3, #71	@ 0x47
 800cdd2:	4680      	mov	r8, r0
 800cdd4:	d129      	bne.n	800ce2a <_printf_float+0x172>
 800cdd6:	1cc8      	adds	r0, r1, #3
 800cdd8:	db02      	blt.n	800cde0 <_printf_float+0x128>
 800cdda:	6863      	ldr	r3, [r4, #4]
 800cddc:	4299      	cmp	r1, r3
 800cdde:	dd41      	ble.n	800ce64 <_printf_float+0x1ac>
 800cde0:	f1aa 0a02 	sub.w	sl, sl, #2
 800cde4:	fa5f fa8a 	uxtb.w	sl, sl
 800cde8:	3901      	subs	r1, #1
 800cdea:	4652      	mov	r2, sl
 800cdec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cdf0:	9109      	str	r1, [sp, #36]	@ 0x24
 800cdf2:	f7ff ff26 	bl	800cc42 <__exponent>
 800cdf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cdf8:	1813      	adds	r3, r2, r0
 800cdfa:	2a01      	cmp	r2, #1
 800cdfc:	4681      	mov	r9, r0
 800cdfe:	6123      	str	r3, [r4, #16]
 800ce00:	dc02      	bgt.n	800ce08 <_printf_float+0x150>
 800ce02:	6822      	ldr	r2, [r4, #0]
 800ce04:	07d2      	lsls	r2, r2, #31
 800ce06:	d501      	bpl.n	800ce0c <_printf_float+0x154>
 800ce08:	3301      	adds	r3, #1
 800ce0a:	6123      	str	r3, [r4, #16]
 800ce0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d0a2      	beq.n	800cd5a <_printf_float+0xa2>
 800ce14:	232d      	movs	r3, #45	@ 0x2d
 800ce16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce1a:	e79e      	b.n	800cd5a <_printf_float+0xa2>
 800ce1c:	9a06      	ldr	r2, [sp, #24]
 800ce1e:	2a47      	cmp	r2, #71	@ 0x47
 800ce20:	d1c2      	bne.n	800cda8 <_printf_float+0xf0>
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d1c0      	bne.n	800cda8 <_printf_float+0xf0>
 800ce26:	2301      	movs	r3, #1
 800ce28:	e7bd      	b.n	800cda6 <_printf_float+0xee>
 800ce2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ce2e:	d9db      	bls.n	800cde8 <_printf_float+0x130>
 800ce30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ce34:	d118      	bne.n	800ce68 <_printf_float+0x1b0>
 800ce36:	2900      	cmp	r1, #0
 800ce38:	6863      	ldr	r3, [r4, #4]
 800ce3a:	dd0b      	ble.n	800ce54 <_printf_float+0x19c>
 800ce3c:	6121      	str	r1, [r4, #16]
 800ce3e:	b913      	cbnz	r3, 800ce46 <_printf_float+0x18e>
 800ce40:	6822      	ldr	r2, [r4, #0]
 800ce42:	07d0      	lsls	r0, r2, #31
 800ce44:	d502      	bpl.n	800ce4c <_printf_float+0x194>
 800ce46:	3301      	adds	r3, #1
 800ce48:	440b      	add	r3, r1
 800ce4a:	6123      	str	r3, [r4, #16]
 800ce4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ce4e:	f04f 0900 	mov.w	r9, #0
 800ce52:	e7db      	b.n	800ce0c <_printf_float+0x154>
 800ce54:	b913      	cbnz	r3, 800ce5c <_printf_float+0x1a4>
 800ce56:	6822      	ldr	r2, [r4, #0]
 800ce58:	07d2      	lsls	r2, r2, #31
 800ce5a:	d501      	bpl.n	800ce60 <_printf_float+0x1a8>
 800ce5c:	3302      	adds	r3, #2
 800ce5e:	e7f4      	b.n	800ce4a <_printf_float+0x192>
 800ce60:	2301      	movs	r3, #1
 800ce62:	e7f2      	b.n	800ce4a <_printf_float+0x192>
 800ce64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ce68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce6a:	4299      	cmp	r1, r3
 800ce6c:	db05      	blt.n	800ce7a <_printf_float+0x1c2>
 800ce6e:	6823      	ldr	r3, [r4, #0]
 800ce70:	6121      	str	r1, [r4, #16]
 800ce72:	07d8      	lsls	r0, r3, #31
 800ce74:	d5ea      	bpl.n	800ce4c <_printf_float+0x194>
 800ce76:	1c4b      	adds	r3, r1, #1
 800ce78:	e7e7      	b.n	800ce4a <_printf_float+0x192>
 800ce7a:	2900      	cmp	r1, #0
 800ce7c:	bfd4      	ite	le
 800ce7e:	f1c1 0202 	rsble	r2, r1, #2
 800ce82:	2201      	movgt	r2, #1
 800ce84:	4413      	add	r3, r2
 800ce86:	e7e0      	b.n	800ce4a <_printf_float+0x192>
 800ce88:	6823      	ldr	r3, [r4, #0]
 800ce8a:	055a      	lsls	r2, r3, #21
 800ce8c:	d407      	bmi.n	800ce9e <_printf_float+0x1e6>
 800ce8e:	6923      	ldr	r3, [r4, #16]
 800ce90:	4642      	mov	r2, r8
 800ce92:	4631      	mov	r1, r6
 800ce94:	4628      	mov	r0, r5
 800ce96:	47b8      	blx	r7
 800ce98:	3001      	adds	r0, #1
 800ce9a:	d12b      	bne.n	800cef4 <_printf_float+0x23c>
 800ce9c:	e767      	b.n	800cd6e <_printf_float+0xb6>
 800ce9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cea2:	f240 80dd 	bls.w	800d060 <_printf_float+0x3a8>
 800cea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ceaa:	2200      	movs	r2, #0
 800ceac:	2300      	movs	r3, #0
 800ceae:	f7f3 fe43 	bl	8000b38 <__aeabi_dcmpeq>
 800ceb2:	2800      	cmp	r0, #0
 800ceb4:	d033      	beq.n	800cf1e <_printf_float+0x266>
 800ceb6:	4a37      	ldr	r2, [pc, #220]	@ (800cf94 <_printf_float+0x2dc>)
 800ceb8:	2301      	movs	r3, #1
 800ceba:	4631      	mov	r1, r6
 800cebc:	4628      	mov	r0, r5
 800cebe:	47b8      	blx	r7
 800cec0:	3001      	adds	r0, #1
 800cec2:	f43f af54 	beq.w	800cd6e <_printf_float+0xb6>
 800cec6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ceca:	4543      	cmp	r3, r8
 800cecc:	db02      	blt.n	800ced4 <_printf_float+0x21c>
 800cece:	6823      	ldr	r3, [r4, #0]
 800ced0:	07d8      	lsls	r0, r3, #31
 800ced2:	d50f      	bpl.n	800cef4 <_printf_float+0x23c>
 800ced4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ced8:	4631      	mov	r1, r6
 800ceda:	4628      	mov	r0, r5
 800cedc:	47b8      	blx	r7
 800cede:	3001      	adds	r0, #1
 800cee0:	f43f af45 	beq.w	800cd6e <_printf_float+0xb6>
 800cee4:	f04f 0900 	mov.w	r9, #0
 800cee8:	f108 38ff 	add.w	r8, r8, #4294967295
 800ceec:	f104 0a1a 	add.w	sl, r4, #26
 800cef0:	45c8      	cmp	r8, r9
 800cef2:	dc09      	bgt.n	800cf08 <_printf_float+0x250>
 800cef4:	6823      	ldr	r3, [r4, #0]
 800cef6:	079b      	lsls	r3, r3, #30
 800cef8:	f100 8103 	bmi.w	800d102 <_printf_float+0x44a>
 800cefc:	68e0      	ldr	r0, [r4, #12]
 800cefe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf00:	4298      	cmp	r0, r3
 800cf02:	bfb8      	it	lt
 800cf04:	4618      	movlt	r0, r3
 800cf06:	e734      	b.n	800cd72 <_printf_float+0xba>
 800cf08:	2301      	movs	r3, #1
 800cf0a:	4652      	mov	r2, sl
 800cf0c:	4631      	mov	r1, r6
 800cf0e:	4628      	mov	r0, r5
 800cf10:	47b8      	blx	r7
 800cf12:	3001      	adds	r0, #1
 800cf14:	f43f af2b 	beq.w	800cd6e <_printf_float+0xb6>
 800cf18:	f109 0901 	add.w	r9, r9, #1
 800cf1c:	e7e8      	b.n	800cef0 <_printf_float+0x238>
 800cf1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	dc39      	bgt.n	800cf98 <_printf_float+0x2e0>
 800cf24:	4a1b      	ldr	r2, [pc, #108]	@ (800cf94 <_printf_float+0x2dc>)
 800cf26:	2301      	movs	r3, #1
 800cf28:	4631      	mov	r1, r6
 800cf2a:	4628      	mov	r0, r5
 800cf2c:	47b8      	blx	r7
 800cf2e:	3001      	adds	r0, #1
 800cf30:	f43f af1d 	beq.w	800cd6e <_printf_float+0xb6>
 800cf34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cf38:	ea59 0303 	orrs.w	r3, r9, r3
 800cf3c:	d102      	bne.n	800cf44 <_printf_float+0x28c>
 800cf3e:	6823      	ldr	r3, [r4, #0]
 800cf40:	07d9      	lsls	r1, r3, #31
 800cf42:	d5d7      	bpl.n	800cef4 <_printf_float+0x23c>
 800cf44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf48:	4631      	mov	r1, r6
 800cf4a:	4628      	mov	r0, r5
 800cf4c:	47b8      	blx	r7
 800cf4e:	3001      	adds	r0, #1
 800cf50:	f43f af0d 	beq.w	800cd6e <_printf_float+0xb6>
 800cf54:	f04f 0a00 	mov.w	sl, #0
 800cf58:	f104 0b1a 	add.w	fp, r4, #26
 800cf5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf5e:	425b      	negs	r3, r3
 800cf60:	4553      	cmp	r3, sl
 800cf62:	dc01      	bgt.n	800cf68 <_printf_float+0x2b0>
 800cf64:	464b      	mov	r3, r9
 800cf66:	e793      	b.n	800ce90 <_printf_float+0x1d8>
 800cf68:	2301      	movs	r3, #1
 800cf6a:	465a      	mov	r2, fp
 800cf6c:	4631      	mov	r1, r6
 800cf6e:	4628      	mov	r0, r5
 800cf70:	47b8      	blx	r7
 800cf72:	3001      	adds	r0, #1
 800cf74:	f43f aefb 	beq.w	800cd6e <_printf_float+0xb6>
 800cf78:	f10a 0a01 	add.w	sl, sl, #1
 800cf7c:	e7ee      	b.n	800cf5c <_printf_float+0x2a4>
 800cf7e:	bf00      	nop
 800cf80:	7fefffff 	.word	0x7fefffff
 800cf84:	0800f884 	.word	0x0800f884
 800cf88:	0800f880 	.word	0x0800f880
 800cf8c:	0800f88c 	.word	0x0800f88c
 800cf90:	0800f888 	.word	0x0800f888
 800cf94:	0800f890 	.word	0x0800f890
 800cf98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cf9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cf9e:	4553      	cmp	r3, sl
 800cfa0:	bfa8      	it	ge
 800cfa2:	4653      	movge	r3, sl
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	4699      	mov	r9, r3
 800cfa8:	dc36      	bgt.n	800d018 <_printf_float+0x360>
 800cfaa:	f04f 0b00 	mov.w	fp, #0
 800cfae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cfb2:	f104 021a 	add.w	r2, r4, #26
 800cfb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cfb8:	9306      	str	r3, [sp, #24]
 800cfba:	eba3 0309 	sub.w	r3, r3, r9
 800cfbe:	455b      	cmp	r3, fp
 800cfc0:	dc31      	bgt.n	800d026 <_printf_float+0x36e>
 800cfc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc4:	459a      	cmp	sl, r3
 800cfc6:	dc3a      	bgt.n	800d03e <_printf_float+0x386>
 800cfc8:	6823      	ldr	r3, [r4, #0]
 800cfca:	07da      	lsls	r2, r3, #31
 800cfcc:	d437      	bmi.n	800d03e <_printf_float+0x386>
 800cfce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfd0:	ebaa 0903 	sub.w	r9, sl, r3
 800cfd4:	9b06      	ldr	r3, [sp, #24]
 800cfd6:	ebaa 0303 	sub.w	r3, sl, r3
 800cfda:	4599      	cmp	r9, r3
 800cfdc:	bfa8      	it	ge
 800cfde:	4699      	movge	r9, r3
 800cfe0:	f1b9 0f00 	cmp.w	r9, #0
 800cfe4:	dc33      	bgt.n	800d04e <_printf_float+0x396>
 800cfe6:	f04f 0800 	mov.w	r8, #0
 800cfea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cfee:	f104 0b1a 	add.w	fp, r4, #26
 800cff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cff4:	ebaa 0303 	sub.w	r3, sl, r3
 800cff8:	eba3 0309 	sub.w	r3, r3, r9
 800cffc:	4543      	cmp	r3, r8
 800cffe:	f77f af79 	ble.w	800cef4 <_printf_float+0x23c>
 800d002:	2301      	movs	r3, #1
 800d004:	465a      	mov	r2, fp
 800d006:	4631      	mov	r1, r6
 800d008:	4628      	mov	r0, r5
 800d00a:	47b8      	blx	r7
 800d00c:	3001      	adds	r0, #1
 800d00e:	f43f aeae 	beq.w	800cd6e <_printf_float+0xb6>
 800d012:	f108 0801 	add.w	r8, r8, #1
 800d016:	e7ec      	b.n	800cff2 <_printf_float+0x33a>
 800d018:	4642      	mov	r2, r8
 800d01a:	4631      	mov	r1, r6
 800d01c:	4628      	mov	r0, r5
 800d01e:	47b8      	blx	r7
 800d020:	3001      	adds	r0, #1
 800d022:	d1c2      	bne.n	800cfaa <_printf_float+0x2f2>
 800d024:	e6a3      	b.n	800cd6e <_printf_float+0xb6>
 800d026:	2301      	movs	r3, #1
 800d028:	4631      	mov	r1, r6
 800d02a:	4628      	mov	r0, r5
 800d02c:	9206      	str	r2, [sp, #24]
 800d02e:	47b8      	blx	r7
 800d030:	3001      	adds	r0, #1
 800d032:	f43f ae9c 	beq.w	800cd6e <_printf_float+0xb6>
 800d036:	9a06      	ldr	r2, [sp, #24]
 800d038:	f10b 0b01 	add.w	fp, fp, #1
 800d03c:	e7bb      	b.n	800cfb6 <_printf_float+0x2fe>
 800d03e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d042:	4631      	mov	r1, r6
 800d044:	4628      	mov	r0, r5
 800d046:	47b8      	blx	r7
 800d048:	3001      	adds	r0, #1
 800d04a:	d1c0      	bne.n	800cfce <_printf_float+0x316>
 800d04c:	e68f      	b.n	800cd6e <_printf_float+0xb6>
 800d04e:	9a06      	ldr	r2, [sp, #24]
 800d050:	464b      	mov	r3, r9
 800d052:	4442      	add	r2, r8
 800d054:	4631      	mov	r1, r6
 800d056:	4628      	mov	r0, r5
 800d058:	47b8      	blx	r7
 800d05a:	3001      	adds	r0, #1
 800d05c:	d1c3      	bne.n	800cfe6 <_printf_float+0x32e>
 800d05e:	e686      	b.n	800cd6e <_printf_float+0xb6>
 800d060:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d064:	f1ba 0f01 	cmp.w	sl, #1
 800d068:	dc01      	bgt.n	800d06e <_printf_float+0x3b6>
 800d06a:	07db      	lsls	r3, r3, #31
 800d06c:	d536      	bpl.n	800d0dc <_printf_float+0x424>
 800d06e:	2301      	movs	r3, #1
 800d070:	4642      	mov	r2, r8
 800d072:	4631      	mov	r1, r6
 800d074:	4628      	mov	r0, r5
 800d076:	47b8      	blx	r7
 800d078:	3001      	adds	r0, #1
 800d07a:	f43f ae78 	beq.w	800cd6e <_printf_float+0xb6>
 800d07e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d082:	4631      	mov	r1, r6
 800d084:	4628      	mov	r0, r5
 800d086:	47b8      	blx	r7
 800d088:	3001      	adds	r0, #1
 800d08a:	f43f ae70 	beq.w	800cd6e <_printf_float+0xb6>
 800d08e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d092:	2200      	movs	r2, #0
 800d094:	2300      	movs	r3, #0
 800d096:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d09a:	f7f3 fd4d 	bl	8000b38 <__aeabi_dcmpeq>
 800d09e:	b9c0      	cbnz	r0, 800d0d2 <_printf_float+0x41a>
 800d0a0:	4653      	mov	r3, sl
 800d0a2:	f108 0201 	add.w	r2, r8, #1
 800d0a6:	4631      	mov	r1, r6
 800d0a8:	4628      	mov	r0, r5
 800d0aa:	47b8      	blx	r7
 800d0ac:	3001      	adds	r0, #1
 800d0ae:	d10c      	bne.n	800d0ca <_printf_float+0x412>
 800d0b0:	e65d      	b.n	800cd6e <_printf_float+0xb6>
 800d0b2:	2301      	movs	r3, #1
 800d0b4:	465a      	mov	r2, fp
 800d0b6:	4631      	mov	r1, r6
 800d0b8:	4628      	mov	r0, r5
 800d0ba:	47b8      	blx	r7
 800d0bc:	3001      	adds	r0, #1
 800d0be:	f43f ae56 	beq.w	800cd6e <_printf_float+0xb6>
 800d0c2:	f108 0801 	add.w	r8, r8, #1
 800d0c6:	45d0      	cmp	r8, sl
 800d0c8:	dbf3      	blt.n	800d0b2 <_printf_float+0x3fa>
 800d0ca:	464b      	mov	r3, r9
 800d0cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d0d0:	e6df      	b.n	800ce92 <_printf_float+0x1da>
 800d0d2:	f04f 0800 	mov.w	r8, #0
 800d0d6:	f104 0b1a 	add.w	fp, r4, #26
 800d0da:	e7f4      	b.n	800d0c6 <_printf_float+0x40e>
 800d0dc:	2301      	movs	r3, #1
 800d0de:	4642      	mov	r2, r8
 800d0e0:	e7e1      	b.n	800d0a6 <_printf_float+0x3ee>
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	464a      	mov	r2, r9
 800d0e6:	4631      	mov	r1, r6
 800d0e8:	4628      	mov	r0, r5
 800d0ea:	47b8      	blx	r7
 800d0ec:	3001      	adds	r0, #1
 800d0ee:	f43f ae3e 	beq.w	800cd6e <_printf_float+0xb6>
 800d0f2:	f108 0801 	add.w	r8, r8, #1
 800d0f6:	68e3      	ldr	r3, [r4, #12]
 800d0f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d0fa:	1a5b      	subs	r3, r3, r1
 800d0fc:	4543      	cmp	r3, r8
 800d0fe:	dcf0      	bgt.n	800d0e2 <_printf_float+0x42a>
 800d100:	e6fc      	b.n	800cefc <_printf_float+0x244>
 800d102:	f04f 0800 	mov.w	r8, #0
 800d106:	f104 0919 	add.w	r9, r4, #25
 800d10a:	e7f4      	b.n	800d0f6 <_printf_float+0x43e>

0800d10c <_printf_common>:
 800d10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d110:	4616      	mov	r6, r2
 800d112:	4698      	mov	r8, r3
 800d114:	688a      	ldr	r2, [r1, #8]
 800d116:	690b      	ldr	r3, [r1, #16]
 800d118:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d11c:	4293      	cmp	r3, r2
 800d11e:	bfb8      	it	lt
 800d120:	4613      	movlt	r3, r2
 800d122:	6033      	str	r3, [r6, #0]
 800d124:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d128:	4607      	mov	r7, r0
 800d12a:	460c      	mov	r4, r1
 800d12c:	b10a      	cbz	r2, 800d132 <_printf_common+0x26>
 800d12e:	3301      	adds	r3, #1
 800d130:	6033      	str	r3, [r6, #0]
 800d132:	6823      	ldr	r3, [r4, #0]
 800d134:	0699      	lsls	r1, r3, #26
 800d136:	bf42      	ittt	mi
 800d138:	6833      	ldrmi	r3, [r6, #0]
 800d13a:	3302      	addmi	r3, #2
 800d13c:	6033      	strmi	r3, [r6, #0]
 800d13e:	6825      	ldr	r5, [r4, #0]
 800d140:	f015 0506 	ands.w	r5, r5, #6
 800d144:	d106      	bne.n	800d154 <_printf_common+0x48>
 800d146:	f104 0a19 	add.w	sl, r4, #25
 800d14a:	68e3      	ldr	r3, [r4, #12]
 800d14c:	6832      	ldr	r2, [r6, #0]
 800d14e:	1a9b      	subs	r3, r3, r2
 800d150:	42ab      	cmp	r3, r5
 800d152:	dc26      	bgt.n	800d1a2 <_printf_common+0x96>
 800d154:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d158:	6822      	ldr	r2, [r4, #0]
 800d15a:	3b00      	subs	r3, #0
 800d15c:	bf18      	it	ne
 800d15e:	2301      	movne	r3, #1
 800d160:	0692      	lsls	r2, r2, #26
 800d162:	d42b      	bmi.n	800d1bc <_printf_common+0xb0>
 800d164:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d168:	4641      	mov	r1, r8
 800d16a:	4638      	mov	r0, r7
 800d16c:	47c8      	blx	r9
 800d16e:	3001      	adds	r0, #1
 800d170:	d01e      	beq.n	800d1b0 <_printf_common+0xa4>
 800d172:	6823      	ldr	r3, [r4, #0]
 800d174:	6922      	ldr	r2, [r4, #16]
 800d176:	f003 0306 	and.w	r3, r3, #6
 800d17a:	2b04      	cmp	r3, #4
 800d17c:	bf02      	ittt	eq
 800d17e:	68e5      	ldreq	r5, [r4, #12]
 800d180:	6833      	ldreq	r3, [r6, #0]
 800d182:	1aed      	subeq	r5, r5, r3
 800d184:	68a3      	ldr	r3, [r4, #8]
 800d186:	bf0c      	ite	eq
 800d188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d18c:	2500      	movne	r5, #0
 800d18e:	4293      	cmp	r3, r2
 800d190:	bfc4      	itt	gt
 800d192:	1a9b      	subgt	r3, r3, r2
 800d194:	18ed      	addgt	r5, r5, r3
 800d196:	2600      	movs	r6, #0
 800d198:	341a      	adds	r4, #26
 800d19a:	42b5      	cmp	r5, r6
 800d19c:	d11a      	bne.n	800d1d4 <_printf_common+0xc8>
 800d19e:	2000      	movs	r0, #0
 800d1a0:	e008      	b.n	800d1b4 <_printf_common+0xa8>
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	4652      	mov	r2, sl
 800d1a6:	4641      	mov	r1, r8
 800d1a8:	4638      	mov	r0, r7
 800d1aa:	47c8      	blx	r9
 800d1ac:	3001      	adds	r0, #1
 800d1ae:	d103      	bne.n	800d1b8 <_printf_common+0xac>
 800d1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1b8:	3501      	adds	r5, #1
 800d1ba:	e7c6      	b.n	800d14a <_printf_common+0x3e>
 800d1bc:	18e1      	adds	r1, r4, r3
 800d1be:	1c5a      	adds	r2, r3, #1
 800d1c0:	2030      	movs	r0, #48	@ 0x30
 800d1c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d1c6:	4422      	add	r2, r4
 800d1c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d1cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d1d0:	3302      	adds	r3, #2
 800d1d2:	e7c7      	b.n	800d164 <_printf_common+0x58>
 800d1d4:	2301      	movs	r3, #1
 800d1d6:	4622      	mov	r2, r4
 800d1d8:	4641      	mov	r1, r8
 800d1da:	4638      	mov	r0, r7
 800d1dc:	47c8      	blx	r9
 800d1de:	3001      	adds	r0, #1
 800d1e0:	d0e6      	beq.n	800d1b0 <_printf_common+0xa4>
 800d1e2:	3601      	adds	r6, #1
 800d1e4:	e7d9      	b.n	800d19a <_printf_common+0x8e>
	...

0800d1e8 <_printf_i>:
 800d1e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d1ec:	7e0f      	ldrb	r7, [r1, #24]
 800d1ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d1f0:	2f78      	cmp	r7, #120	@ 0x78
 800d1f2:	4691      	mov	r9, r2
 800d1f4:	4680      	mov	r8, r0
 800d1f6:	460c      	mov	r4, r1
 800d1f8:	469a      	mov	sl, r3
 800d1fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d1fe:	d807      	bhi.n	800d210 <_printf_i+0x28>
 800d200:	2f62      	cmp	r7, #98	@ 0x62
 800d202:	d80a      	bhi.n	800d21a <_printf_i+0x32>
 800d204:	2f00      	cmp	r7, #0
 800d206:	f000 80d1 	beq.w	800d3ac <_printf_i+0x1c4>
 800d20a:	2f58      	cmp	r7, #88	@ 0x58
 800d20c:	f000 80b8 	beq.w	800d380 <_printf_i+0x198>
 800d210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d214:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d218:	e03a      	b.n	800d290 <_printf_i+0xa8>
 800d21a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d21e:	2b15      	cmp	r3, #21
 800d220:	d8f6      	bhi.n	800d210 <_printf_i+0x28>
 800d222:	a101      	add	r1, pc, #4	@ (adr r1, 800d228 <_printf_i+0x40>)
 800d224:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d228:	0800d281 	.word	0x0800d281
 800d22c:	0800d295 	.word	0x0800d295
 800d230:	0800d211 	.word	0x0800d211
 800d234:	0800d211 	.word	0x0800d211
 800d238:	0800d211 	.word	0x0800d211
 800d23c:	0800d211 	.word	0x0800d211
 800d240:	0800d295 	.word	0x0800d295
 800d244:	0800d211 	.word	0x0800d211
 800d248:	0800d211 	.word	0x0800d211
 800d24c:	0800d211 	.word	0x0800d211
 800d250:	0800d211 	.word	0x0800d211
 800d254:	0800d393 	.word	0x0800d393
 800d258:	0800d2bf 	.word	0x0800d2bf
 800d25c:	0800d34d 	.word	0x0800d34d
 800d260:	0800d211 	.word	0x0800d211
 800d264:	0800d211 	.word	0x0800d211
 800d268:	0800d3b5 	.word	0x0800d3b5
 800d26c:	0800d211 	.word	0x0800d211
 800d270:	0800d2bf 	.word	0x0800d2bf
 800d274:	0800d211 	.word	0x0800d211
 800d278:	0800d211 	.word	0x0800d211
 800d27c:	0800d355 	.word	0x0800d355
 800d280:	6833      	ldr	r3, [r6, #0]
 800d282:	1d1a      	adds	r2, r3, #4
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	6032      	str	r2, [r6, #0]
 800d288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d28c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d290:	2301      	movs	r3, #1
 800d292:	e09c      	b.n	800d3ce <_printf_i+0x1e6>
 800d294:	6833      	ldr	r3, [r6, #0]
 800d296:	6820      	ldr	r0, [r4, #0]
 800d298:	1d19      	adds	r1, r3, #4
 800d29a:	6031      	str	r1, [r6, #0]
 800d29c:	0606      	lsls	r6, r0, #24
 800d29e:	d501      	bpl.n	800d2a4 <_printf_i+0xbc>
 800d2a0:	681d      	ldr	r5, [r3, #0]
 800d2a2:	e003      	b.n	800d2ac <_printf_i+0xc4>
 800d2a4:	0645      	lsls	r5, r0, #25
 800d2a6:	d5fb      	bpl.n	800d2a0 <_printf_i+0xb8>
 800d2a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d2ac:	2d00      	cmp	r5, #0
 800d2ae:	da03      	bge.n	800d2b8 <_printf_i+0xd0>
 800d2b0:	232d      	movs	r3, #45	@ 0x2d
 800d2b2:	426d      	negs	r5, r5
 800d2b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2b8:	4858      	ldr	r0, [pc, #352]	@ (800d41c <_printf_i+0x234>)
 800d2ba:	230a      	movs	r3, #10
 800d2bc:	e011      	b.n	800d2e2 <_printf_i+0xfa>
 800d2be:	6821      	ldr	r1, [r4, #0]
 800d2c0:	6833      	ldr	r3, [r6, #0]
 800d2c2:	0608      	lsls	r0, r1, #24
 800d2c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d2c8:	d402      	bmi.n	800d2d0 <_printf_i+0xe8>
 800d2ca:	0649      	lsls	r1, r1, #25
 800d2cc:	bf48      	it	mi
 800d2ce:	b2ad      	uxthmi	r5, r5
 800d2d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800d2d2:	4852      	ldr	r0, [pc, #328]	@ (800d41c <_printf_i+0x234>)
 800d2d4:	6033      	str	r3, [r6, #0]
 800d2d6:	bf14      	ite	ne
 800d2d8:	230a      	movne	r3, #10
 800d2da:	2308      	moveq	r3, #8
 800d2dc:	2100      	movs	r1, #0
 800d2de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d2e2:	6866      	ldr	r6, [r4, #4]
 800d2e4:	60a6      	str	r6, [r4, #8]
 800d2e6:	2e00      	cmp	r6, #0
 800d2e8:	db05      	blt.n	800d2f6 <_printf_i+0x10e>
 800d2ea:	6821      	ldr	r1, [r4, #0]
 800d2ec:	432e      	orrs	r6, r5
 800d2ee:	f021 0104 	bic.w	r1, r1, #4
 800d2f2:	6021      	str	r1, [r4, #0]
 800d2f4:	d04b      	beq.n	800d38e <_printf_i+0x1a6>
 800d2f6:	4616      	mov	r6, r2
 800d2f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800d2fc:	fb03 5711 	mls	r7, r3, r1, r5
 800d300:	5dc7      	ldrb	r7, [r0, r7]
 800d302:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d306:	462f      	mov	r7, r5
 800d308:	42bb      	cmp	r3, r7
 800d30a:	460d      	mov	r5, r1
 800d30c:	d9f4      	bls.n	800d2f8 <_printf_i+0x110>
 800d30e:	2b08      	cmp	r3, #8
 800d310:	d10b      	bne.n	800d32a <_printf_i+0x142>
 800d312:	6823      	ldr	r3, [r4, #0]
 800d314:	07df      	lsls	r7, r3, #31
 800d316:	d508      	bpl.n	800d32a <_printf_i+0x142>
 800d318:	6923      	ldr	r3, [r4, #16]
 800d31a:	6861      	ldr	r1, [r4, #4]
 800d31c:	4299      	cmp	r1, r3
 800d31e:	bfde      	ittt	le
 800d320:	2330      	movle	r3, #48	@ 0x30
 800d322:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d326:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d32a:	1b92      	subs	r2, r2, r6
 800d32c:	6122      	str	r2, [r4, #16]
 800d32e:	f8cd a000 	str.w	sl, [sp]
 800d332:	464b      	mov	r3, r9
 800d334:	aa03      	add	r2, sp, #12
 800d336:	4621      	mov	r1, r4
 800d338:	4640      	mov	r0, r8
 800d33a:	f7ff fee7 	bl	800d10c <_printf_common>
 800d33e:	3001      	adds	r0, #1
 800d340:	d14a      	bne.n	800d3d8 <_printf_i+0x1f0>
 800d342:	f04f 30ff 	mov.w	r0, #4294967295
 800d346:	b004      	add	sp, #16
 800d348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d34c:	6823      	ldr	r3, [r4, #0]
 800d34e:	f043 0320 	orr.w	r3, r3, #32
 800d352:	6023      	str	r3, [r4, #0]
 800d354:	4832      	ldr	r0, [pc, #200]	@ (800d420 <_printf_i+0x238>)
 800d356:	2778      	movs	r7, #120	@ 0x78
 800d358:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d35c:	6823      	ldr	r3, [r4, #0]
 800d35e:	6831      	ldr	r1, [r6, #0]
 800d360:	061f      	lsls	r7, r3, #24
 800d362:	f851 5b04 	ldr.w	r5, [r1], #4
 800d366:	d402      	bmi.n	800d36e <_printf_i+0x186>
 800d368:	065f      	lsls	r7, r3, #25
 800d36a:	bf48      	it	mi
 800d36c:	b2ad      	uxthmi	r5, r5
 800d36e:	6031      	str	r1, [r6, #0]
 800d370:	07d9      	lsls	r1, r3, #31
 800d372:	bf44      	itt	mi
 800d374:	f043 0320 	orrmi.w	r3, r3, #32
 800d378:	6023      	strmi	r3, [r4, #0]
 800d37a:	b11d      	cbz	r5, 800d384 <_printf_i+0x19c>
 800d37c:	2310      	movs	r3, #16
 800d37e:	e7ad      	b.n	800d2dc <_printf_i+0xf4>
 800d380:	4826      	ldr	r0, [pc, #152]	@ (800d41c <_printf_i+0x234>)
 800d382:	e7e9      	b.n	800d358 <_printf_i+0x170>
 800d384:	6823      	ldr	r3, [r4, #0]
 800d386:	f023 0320 	bic.w	r3, r3, #32
 800d38a:	6023      	str	r3, [r4, #0]
 800d38c:	e7f6      	b.n	800d37c <_printf_i+0x194>
 800d38e:	4616      	mov	r6, r2
 800d390:	e7bd      	b.n	800d30e <_printf_i+0x126>
 800d392:	6833      	ldr	r3, [r6, #0]
 800d394:	6825      	ldr	r5, [r4, #0]
 800d396:	6961      	ldr	r1, [r4, #20]
 800d398:	1d18      	adds	r0, r3, #4
 800d39a:	6030      	str	r0, [r6, #0]
 800d39c:	062e      	lsls	r6, r5, #24
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	d501      	bpl.n	800d3a6 <_printf_i+0x1be>
 800d3a2:	6019      	str	r1, [r3, #0]
 800d3a4:	e002      	b.n	800d3ac <_printf_i+0x1c4>
 800d3a6:	0668      	lsls	r0, r5, #25
 800d3a8:	d5fb      	bpl.n	800d3a2 <_printf_i+0x1ba>
 800d3aa:	8019      	strh	r1, [r3, #0]
 800d3ac:	2300      	movs	r3, #0
 800d3ae:	6123      	str	r3, [r4, #16]
 800d3b0:	4616      	mov	r6, r2
 800d3b2:	e7bc      	b.n	800d32e <_printf_i+0x146>
 800d3b4:	6833      	ldr	r3, [r6, #0]
 800d3b6:	1d1a      	adds	r2, r3, #4
 800d3b8:	6032      	str	r2, [r6, #0]
 800d3ba:	681e      	ldr	r6, [r3, #0]
 800d3bc:	6862      	ldr	r2, [r4, #4]
 800d3be:	2100      	movs	r1, #0
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	f7f2 ff3d 	bl	8000240 <memchr>
 800d3c6:	b108      	cbz	r0, 800d3cc <_printf_i+0x1e4>
 800d3c8:	1b80      	subs	r0, r0, r6
 800d3ca:	6060      	str	r0, [r4, #4]
 800d3cc:	6863      	ldr	r3, [r4, #4]
 800d3ce:	6123      	str	r3, [r4, #16]
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d3d6:	e7aa      	b.n	800d32e <_printf_i+0x146>
 800d3d8:	6923      	ldr	r3, [r4, #16]
 800d3da:	4632      	mov	r2, r6
 800d3dc:	4649      	mov	r1, r9
 800d3de:	4640      	mov	r0, r8
 800d3e0:	47d0      	blx	sl
 800d3e2:	3001      	adds	r0, #1
 800d3e4:	d0ad      	beq.n	800d342 <_printf_i+0x15a>
 800d3e6:	6823      	ldr	r3, [r4, #0]
 800d3e8:	079b      	lsls	r3, r3, #30
 800d3ea:	d413      	bmi.n	800d414 <_printf_i+0x22c>
 800d3ec:	68e0      	ldr	r0, [r4, #12]
 800d3ee:	9b03      	ldr	r3, [sp, #12]
 800d3f0:	4298      	cmp	r0, r3
 800d3f2:	bfb8      	it	lt
 800d3f4:	4618      	movlt	r0, r3
 800d3f6:	e7a6      	b.n	800d346 <_printf_i+0x15e>
 800d3f8:	2301      	movs	r3, #1
 800d3fa:	4632      	mov	r2, r6
 800d3fc:	4649      	mov	r1, r9
 800d3fe:	4640      	mov	r0, r8
 800d400:	47d0      	blx	sl
 800d402:	3001      	adds	r0, #1
 800d404:	d09d      	beq.n	800d342 <_printf_i+0x15a>
 800d406:	3501      	adds	r5, #1
 800d408:	68e3      	ldr	r3, [r4, #12]
 800d40a:	9903      	ldr	r1, [sp, #12]
 800d40c:	1a5b      	subs	r3, r3, r1
 800d40e:	42ab      	cmp	r3, r5
 800d410:	dcf2      	bgt.n	800d3f8 <_printf_i+0x210>
 800d412:	e7eb      	b.n	800d3ec <_printf_i+0x204>
 800d414:	2500      	movs	r5, #0
 800d416:	f104 0619 	add.w	r6, r4, #25
 800d41a:	e7f5      	b.n	800d408 <_printf_i+0x220>
 800d41c:	0800f892 	.word	0x0800f892
 800d420:	0800f8a3 	.word	0x0800f8a3

0800d424 <std>:
 800d424:	2300      	movs	r3, #0
 800d426:	b510      	push	{r4, lr}
 800d428:	4604      	mov	r4, r0
 800d42a:	e9c0 3300 	strd	r3, r3, [r0]
 800d42e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d432:	6083      	str	r3, [r0, #8]
 800d434:	8181      	strh	r1, [r0, #12]
 800d436:	6643      	str	r3, [r0, #100]	@ 0x64
 800d438:	81c2      	strh	r2, [r0, #14]
 800d43a:	6183      	str	r3, [r0, #24]
 800d43c:	4619      	mov	r1, r3
 800d43e:	2208      	movs	r2, #8
 800d440:	305c      	adds	r0, #92	@ 0x5c
 800d442:	f000 fa13 	bl	800d86c <memset>
 800d446:	4b0d      	ldr	r3, [pc, #52]	@ (800d47c <std+0x58>)
 800d448:	6263      	str	r3, [r4, #36]	@ 0x24
 800d44a:	4b0d      	ldr	r3, [pc, #52]	@ (800d480 <std+0x5c>)
 800d44c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d44e:	4b0d      	ldr	r3, [pc, #52]	@ (800d484 <std+0x60>)
 800d450:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d452:	4b0d      	ldr	r3, [pc, #52]	@ (800d488 <std+0x64>)
 800d454:	6323      	str	r3, [r4, #48]	@ 0x30
 800d456:	4b0d      	ldr	r3, [pc, #52]	@ (800d48c <std+0x68>)
 800d458:	6224      	str	r4, [r4, #32]
 800d45a:	429c      	cmp	r4, r3
 800d45c:	d006      	beq.n	800d46c <std+0x48>
 800d45e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d462:	4294      	cmp	r4, r2
 800d464:	d002      	beq.n	800d46c <std+0x48>
 800d466:	33d0      	adds	r3, #208	@ 0xd0
 800d468:	429c      	cmp	r4, r3
 800d46a:	d105      	bne.n	800d478 <std+0x54>
 800d46c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d474:	f000 ba76 	b.w	800d964 <__retarget_lock_init_recursive>
 800d478:	bd10      	pop	{r4, pc}
 800d47a:	bf00      	nop
 800d47c:	0800d689 	.word	0x0800d689
 800d480:	0800d6ab 	.word	0x0800d6ab
 800d484:	0800d6e3 	.word	0x0800d6e3
 800d488:	0800d707 	.word	0x0800d707
 800d48c:	20003294 	.word	0x20003294

0800d490 <stdio_exit_handler>:
 800d490:	4a02      	ldr	r2, [pc, #8]	@ (800d49c <stdio_exit_handler+0xc>)
 800d492:	4903      	ldr	r1, [pc, #12]	@ (800d4a0 <stdio_exit_handler+0x10>)
 800d494:	4803      	ldr	r0, [pc, #12]	@ (800d4a4 <stdio_exit_handler+0x14>)
 800d496:	f000 b869 	b.w	800d56c <_fwalk_sglue>
 800d49a:	bf00      	nop
 800d49c:	20000010 	.word	0x20000010
 800d4a0:	0800f2b9 	.word	0x0800f2b9
 800d4a4:	20000020 	.word	0x20000020

0800d4a8 <cleanup_stdio>:
 800d4a8:	6841      	ldr	r1, [r0, #4]
 800d4aa:	4b0c      	ldr	r3, [pc, #48]	@ (800d4dc <cleanup_stdio+0x34>)
 800d4ac:	4299      	cmp	r1, r3
 800d4ae:	b510      	push	{r4, lr}
 800d4b0:	4604      	mov	r4, r0
 800d4b2:	d001      	beq.n	800d4b8 <cleanup_stdio+0x10>
 800d4b4:	f001 ff00 	bl	800f2b8 <_fflush_r>
 800d4b8:	68a1      	ldr	r1, [r4, #8]
 800d4ba:	4b09      	ldr	r3, [pc, #36]	@ (800d4e0 <cleanup_stdio+0x38>)
 800d4bc:	4299      	cmp	r1, r3
 800d4be:	d002      	beq.n	800d4c6 <cleanup_stdio+0x1e>
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	f001 fef9 	bl	800f2b8 <_fflush_r>
 800d4c6:	68e1      	ldr	r1, [r4, #12]
 800d4c8:	4b06      	ldr	r3, [pc, #24]	@ (800d4e4 <cleanup_stdio+0x3c>)
 800d4ca:	4299      	cmp	r1, r3
 800d4cc:	d004      	beq.n	800d4d8 <cleanup_stdio+0x30>
 800d4ce:	4620      	mov	r0, r4
 800d4d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4d4:	f001 bef0 	b.w	800f2b8 <_fflush_r>
 800d4d8:	bd10      	pop	{r4, pc}
 800d4da:	bf00      	nop
 800d4dc:	20003294 	.word	0x20003294
 800d4e0:	200032fc 	.word	0x200032fc
 800d4e4:	20003364 	.word	0x20003364

0800d4e8 <global_stdio_init.part.0>:
 800d4e8:	b510      	push	{r4, lr}
 800d4ea:	4b0b      	ldr	r3, [pc, #44]	@ (800d518 <global_stdio_init.part.0+0x30>)
 800d4ec:	4c0b      	ldr	r4, [pc, #44]	@ (800d51c <global_stdio_init.part.0+0x34>)
 800d4ee:	4a0c      	ldr	r2, [pc, #48]	@ (800d520 <global_stdio_init.part.0+0x38>)
 800d4f0:	601a      	str	r2, [r3, #0]
 800d4f2:	4620      	mov	r0, r4
 800d4f4:	2200      	movs	r2, #0
 800d4f6:	2104      	movs	r1, #4
 800d4f8:	f7ff ff94 	bl	800d424 <std>
 800d4fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d500:	2201      	movs	r2, #1
 800d502:	2109      	movs	r1, #9
 800d504:	f7ff ff8e 	bl	800d424 <std>
 800d508:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d50c:	2202      	movs	r2, #2
 800d50e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d512:	2112      	movs	r1, #18
 800d514:	f7ff bf86 	b.w	800d424 <std>
 800d518:	200033cc 	.word	0x200033cc
 800d51c:	20003294 	.word	0x20003294
 800d520:	0800d491 	.word	0x0800d491

0800d524 <__sfp_lock_acquire>:
 800d524:	4801      	ldr	r0, [pc, #4]	@ (800d52c <__sfp_lock_acquire+0x8>)
 800d526:	f000 ba1e 	b.w	800d966 <__retarget_lock_acquire_recursive>
 800d52a:	bf00      	nop
 800d52c:	200033d5 	.word	0x200033d5

0800d530 <__sfp_lock_release>:
 800d530:	4801      	ldr	r0, [pc, #4]	@ (800d538 <__sfp_lock_release+0x8>)
 800d532:	f000 ba19 	b.w	800d968 <__retarget_lock_release_recursive>
 800d536:	bf00      	nop
 800d538:	200033d5 	.word	0x200033d5

0800d53c <__sinit>:
 800d53c:	b510      	push	{r4, lr}
 800d53e:	4604      	mov	r4, r0
 800d540:	f7ff fff0 	bl	800d524 <__sfp_lock_acquire>
 800d544:	6a23      	ldr	r3, [r4, #32]
 800d546:	b11b      	cbz	r3, 800d550 <__sinit+0x14>
 800d548:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d54c:	f7ff bff0 	b.w	800d530 <__sfp_lock_release>
 800d550:	4b04      	ldr	r3, [pc, #16]	@ (800d564 <__sinit+0x28>)
 800d552:	6223      	str	r3, [r4, #32]
 800d554:	4b04      	ldr	r3, [pc, #16]	@ (800d568 <__sinit+0x2c>)
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d1f5      	bne.n	800d548 <__sinit+0xc>
 800d55c:	f7ff ffc4 	bl	800d4e8 <global_stdio_init.part.0>
 800d560:	e7f2      	b.n	800d548 <__sinit+0xc>
 800d562:	bf00      	nop
 800d564:	0800d4a9 	.word	0x0800d4a9
 800d568:	200033cc 	.word	0x200033cc

0800d56c <_fwalk_sglue>:
 800d56c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d570:	4607      	mov	r7, r0
 800d572:	4688      	mov	r8, r1
 800d574:	4614      	mov	r4, r2
 800d576:	2600      	movs	r6, #0
 800d578:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d57c:	f1b9 0901 	subs.w	r9, r9, #1
 800d580:	d505      	bpl.n	800d58e <_fwalk_sglue+0x22>
 800d582:	6824      	ldr	r4, [r4, #0]
 800d584:	2c00      	cmp	r4, #0
 800d586:	d1f7      	bne.n	800d578 <_fwalk_sglue+0xc>
 800d588:	4630      	mov	r0, r6
 800d58a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d58e:	89ab      	ldrh	r3, [r5, #12]
 800d590:	2b01      	cmp	r3, #1
 800d592:	d907      	bls.n	800d5a4 <_fwalk_sglue+0x38>
 800d594:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d598:	3301      	adds	r3, #1
 800d59a:	d003      	beq.n	800d5a4 <_fwalk_sglue+0x38>
 800d59c:	4629      	mov	r1, r5
 800d59e:	4638      	mov	r0, r7
 800d5a0:	47c0      	blx	r8
 800d5a2:	4306      	orrs	r6, r0
 800d5a4:	3568      	adds	r5, #104	@ 0x68
 800d5a6:	e7e9      	b.n	800d57c <_fwalk_sglue+0x10>

0800d5a8 <iprintf>:
 800d5a8:	b40f      	push	{r0, r1, r2, r3}
 800d5aa:	b507      	push	{r0, r1, r2, lr}
 800d5ac:	4906      	ldr	r1, [pc, #24]	@ (800d5c8 <iprintf+0x20>)
 800d5ae:	ab04      	add	r3, sp, #16
 800d5b0:	6808      	ldr	r0, [r1, #0]
 800d5b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5b6:	6881      	ldr	r1, [r0, #8]
 800d5b8:	9301      	str	r3, [sp, #4]
 800d5ba:	f001 fce1 	bl	800ef80 <_vfiprintf_r>
 800d5be:	b003      	add	sp, #12
 800d5c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5c4:	b004      	add	sp, #16
 800d5c6:	4770      	bx	lr
 800d5c8:	2000001c 	.word	0x2000001c

0800d5cc <_puts_r>:
 800d5cc:	6a03      	ldr	r3, [r0, #32]
 800d5ce:	b570      	push	{r4, r5, r6, lr}
 800d5d0:	6884      	ldr	r4, [r0, #8]
 800d5d2:	4605      	mov	r5, r0
 800d5d4:	460e      	mov	r6, r1
 800d5d6:	b90b      	cbnz	r3, 800d5dc <_puts_r+0x10>
 800d5d8:	f7ff ffb0 	bl	800d53c <__sinit>
 800d5dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d5de:	07db      	lsls	r3, r3, #31
 800d5e0:	d405      	bmi.n	800d5ee <_puts_r+0x22>
 800d5e2:	89a3      	ldrh	r3, [r4, #12]
 800d5e4:	0598      	lsls	r0, r3, #22
 800d5e6:	d402      	bmi.n	800d5ee <_puts_r+0x22>
 800d5e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d5ea:	f000 f9bc 	bl	800d966 <__retarget_lock_acquire_recursive>
 800d5ee:	89a3      	ldrh	r3, [r4, #12]
 800d5f0:	0719      	lsls	r1, r3, #28
 800d5f2:	d502      	bpl.n	800d5fa <_puts_r+0x2e>
 800d5f4:	6923      	ldr	r3, [r4, #16]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d135      	bne.n	800d666 <_puts_r+0x9a>
 800d5fa:	4621      	mov	r1, r4
 800d5fc:	4628      	mov	r0, r5
 800d5fe:	f000 f8c5 	bl	800d78c <__swsetup_r>
 800d602:	b380      	cbz	r0, 800d666 <_puts_r+0x9a>
 800d604:	f04f 35ff 	mov.w	r5, #4294967295
 800d608:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d60a:	07da      	lsls	r2, r3, #31
 800d60c:	d405      	bmi.n	800d61a <_puts_r+0x4e>
 800d60e:	89a3      	ldrh	r3, [r4, #12]
 800d610:	059b      	lsls	r3, r3, #22
 800d612:	d402      	bmi.n	800d61a <_puts_r+0x4e>
 800d614:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d616:	f000 f9a7 	bl	800d968 <__retarget_lock_release_recursive>
 800d61a:	4628      	mov	r0, r5
 800d61c:	bd70      	pop	{r4, r5, r6, pc}
 800d61e:	2b00      	cmp	r3, #0
 800d620:	da04      	bge.n	800d62c <_puts_r+0x60>
 800d622:	69a2      	ldr	r2, [r4, #24]
 800d624:	429a      	cmp	r2, r3
 800d626:	dc17      	bgt.n	800d658 <_puts_r+0x8c>
 800d628:	290a      	cmp	r1, #10
 800d62a:	d015      	beq.n	800d658 <_puts_r+0x8c>
 800d62c:	6823      	ldr	r3, [r4, #0]
 800d62e:	1c5a      	adds	r2, r3, #1
 800d630:	6022      	str	r2, [r4, #0]
 800d632:	7019      	strb	r1, [r3, #0]
 800d634:	68a3      	ldr	r3, [r4, #8]
 800d636:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d63a:	3b01      	subs	r3, #1
 800d63c:	60a3      	str	r3, [r4, #8]
 800d63e:	2900      	cmp	r1, #0
 800d640:	d1ed      	bne.n	800d61e <_puts_r+0x52>
 800d642:	2b00      	cmp	r3, #0
 800d644:	da11      	bge.n	800d66a <_puts_r+0x9e>
 800d646:	4622      	mov	r2, r4
 800d648:	210a      	movs	r1, #10
 800d64a:	4628      	mov	r0, r5
 800d64c:	f000 f85f 	bl	800d70e <__swbuf_r>
 800d650:	3001      	adds	r0, #1
 800d652:	d0d7      	beq.n	800d604 <_puts_r+0x38>
 800d654:	250a      	movs	r5, #10
 800d656:	e7d7      	b.n	800d608 <_puts_r+0x3c>
 800d658:	4622      	mov	r2, r4
 800d65a:	4628      	mov	r0, r5
 800d65c:	f000 f857 	bl	800d70e <__swbuf_r>
 800d660:	3001      	adds	r0, #1
 800d662:	d1e7      	bne.n	800d634 <_puts_r+0x68>
 800d664:	e7ce      	b.n	800d604 <_puts_r+0x38>
 800d666:	3e01      	subs	r6, #1
 800d668:	e7e4      	b.n	800d634 <_puts_r+0x68>
 800d66a:	6823      	ldr	r3, [r4, #0]
 800d66c:	1c5a      	adds	r2, r3, #1
 800d66e:	6022      	str	r2, [r4, #0]
 800d670:	220a      	movs	r2, #10
 800d672:	701a      	strb	r2, [r3, #0]
 800d674:	e7ee      	b.n	800d654 <_puts_r+0x88>
	...

0800d678 <puts>:
 800d678:	4b02      	ldr	r3, [pc, #8]	@ (800d684 <puts+0xc>)
 800d67a:	4601      	mov	r1, r0
 800d67c:	6818      	ldr	r0, [r3, #0]
 800d67e:	f7ff bfa5 	b.w	800d5cc <_puts_r>
 800d682:	bf00      	nop
 800d684:	2000001c 	.word	0x2000001c

0800d688 <__sread>:
 800d688:	b510      	push	{r4, lr}
 800d68a:	460c      	mov	r4, r1
 800d68c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d690:	f000 f91a 	bl	800d8c8 <_read_r>
 800d694:	2800      	cmp	r0, #0
 800d696:	bfab      	itete	ge
 800d698:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d69a:	89a3      	ldrhlt	r3, [r4, #12]
 800d69c:	181b      	addge	r3, r3, r0
 800d69e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d6a2:	bfac      	ite	ge
 800d6a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d6a6:	81a3      	strhlt	r3, [r4, #12]
 800d6a8:	bd10      	pop	{r4, pc}

0800d6aa <__swrite>:
 800d6aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ae:	461f      	mov	r7, r3
 800d6b0:	898b      	ldrh	r3, [r1, #12]
 800d6b2:	05db      	lsls	r3, r3, #23
 800d6b4:	4605      	mov	r5, r0
 800d6b6:	460c      	mov	r4, r1
 800d6b8:	4616      	mov	r6, r2
 800d6ba:	d505      	bpl.n	800d6c8 <__swrite+0x1e>
 800d6bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c0:	2302      	movs	r3, #2
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	f000 f8ee 	bl	800d8a4 <_lseek_r>
 800d6c8:	89a3      	ldrh	r3, [r4, #12]
 800d6ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d6d2:	81a3      	strh	r3, [r4, #12]
 800d6d4:	4632      	mov	r2, r6
 800d6d6:	463b      	mov	r3, r7
 800d6d8:	4628      	mov	r0, r5
 800d6da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6de:	f000 b905 	b.w	800d8ec <_write_r>

0800d6e2 <__sseek>:
 800d6e2:	b510      	push	{r4, lr}
 800d6e4:	460c      	mov	r4, r1
 800d6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6ea:	f000 f8db 	bl	800d8a4 <_lseek_r>
 800d6ee:	1c43      	adds	r3, r0, #1
 800d6f0:	89a3      	ldrh	r3, [r4, #12]
 800d6f2:	bf15      	itete	ne
 800d6f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d6f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d6fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d6fe:	81a3      	strheq	r3, [r4, #12]
 800d700:	bf18      	it	ne
 800d702:	81a3      	strhne	r3, [r4, #12]
 800d704:	bd10      	pop	{r4, pc}

0800d706 <__sclose>:
 800d706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d70a:	f000 b8bb 	b.w	800d884 <_close_r>

0800d70e <__swbuf_r>:
 800d70e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d710:	460e      	mov	r6, r1
 800d712:	4614      	mov	r4, r2
 800d714:	4605      	mov	r5, r0
 800d716:	b118      	cbz	r0, 800d720 <__swbuf_r+0x12>
 800d718:	6a03      	ldr	r3, [r0, #32]
 800d71a:	b90b      	cbnz	r3, 800d720 <__swbuf_r+0x12>
 800d71c:	f7ff ff0e 	bl	800d53c <__sinit>
 800d720:	69a3      	ldr	r3, [r4, #24]
 800d722:	60a3      	str	r3, [r4, #8]
 800d724:	89a3      	ldrh	r3, [r4, #12]
 800d726:	071a      	lsls	r2, r3, #28
 800d728:	d501      	bpl.n	800d72e <__swbuf_r+0x20>
 800d72a:	6923      	ldr	r3, [r4, #16]
 800d72c:	b943      	cbnz	r3, 800d740 <__swbuf_r+0x32>
 800d72e:	4621      	mov	r1, r4
 800d730:	4628      	mov	r0, r5
 800d732:	f000 f82b 	bl	800d78c <__swsetup_r>
 800d736:	b118      	cbz	r0, 800d740 <__swbuf_r+0x32>
 800d738:	f04f 37ff 	mov.w	r7, #4294967295
 800d73c:	4638      	mov	r0, r7
 800d73e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d740:	6823      	ldr	r3, [r4, #0]
 800d742:	6922      	ldr	r2, [r4, #16]
 800d744:	1a98      	subs	r0, r3, r2
 800d746:	6963      	ldr	r3, [r4, #20]
 800d748:	b2f6      	uxtb	r6, r6
 800d74a:	4283      	cmp	r3, r0
 800d74c:	4637      	mov	r7, r6
 800d74e:	dc05      	bgt.n	800d75c <__swbuf_r+0x4e>
 800d750:	4621      	mov	r1, r4
 800d752:	4628      	mov	r0, r5
 800d754:	f001 fdb0 	bl	800f2b8 <_fflush_r>
 800d758:	2800      	cmp	r0, #0
 800d75a:	d1ed      	bne.n	800d738 <__swbuf_r+0x2a>
 800d75c:	68a3      	ldr	r3, [r4, #8]
 800d75e:	3b01      	subs	r3, #1
 800d760:	60a3      	str	r3, [r4, #8]
 800d762:	6823      	ldr	r3, [r4, #0]
 800d764:	1c5a      	adds	r2, r3, #1
 800d766:	6022      	str	r2, [r4, #0]
 800d768:	701e      	strb	r6, [r3, #0]
 800d76a:	6962      	ldr	r2, [r4, #20]
 800d76c:	1c43      	adds	r3, r0, #1
 800d76e:	429a      	cmp	r2, r3
 800d770:	d004      	beq.n	800d77c <__swbuf_r+0x6e>
 800d772:	89a3      	ldrh	r3, [r4, #12]
 800d774:	07db      	lsls	r3, r3, #31
 800d776:	d5e1      	bpl.n	800d73c <__swbuf_r+0x2e>
 800d778:	2e0a      	cmp	r6, #10
 800d77a:	d1df      	bne.n	800d73c <__swbuf_r+0x2e>
 800d77c:	4621      	mov	r1, r4
 800d77e:	4628      	mov	r0, r5
 800d780:	f001 fd9a 	bl	800f2b8 <_fflush_r>
 800d784:	2800      	cmp	r0, #0
 800d786:	d0d9      	beq.n	800d73c <__swbuf_r+0x2e>
 800d788:	e7d6      	b.n	800d738 <__swbuf_r+0x2a>
	...

0800d78c <__swsetup_r>:
 800d78c:	b538      	push	{r3, r4, r5, lr}
 800d78e:	4b29      	ldr	r3, [pc, #164]	@ (800d834 <__swsetup_r+0xa8>)
 800d790:	4605      	mov	r5, r0
 800d792:	6818      	ldr	r0, [r3, #0]
 800d794:	460c      	mov	r4, r1
 800d796:	b118      	cbz	r0, 800d7a0 <__swsetup_r+0x14>
 800d798:	6a03      	ldr	r3, [r0, #32]
 800d79a:	b90b      	cbnz	r3, 800d7a0 <__swsetup_r+0x14>
 800d79c:	f7ff fece 	bl	800d53c <__sinit>
 800d7a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7a4:	0719      	lsls	r1, r3, #28
 800d7a6:	d422      	bmi.n	800d7ee <__swsetup_r+0x62>
 800d7a8:	06da      	lsls	r2, r3, #27
 800d7aa:	d407      	bmi.n	800d7bc <__swsetup_r+0x30>
 800d7ac:	2209      	movs	r2, #9
 800d7ae:	602a      	str	r2, [r5, #0]
 800d7b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d7b4:	81a3      	strh	r3, [r4, #12]
 800d7b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d7ba:	e033      	b.n	800d824 <__swsetup_r+0x98>
 800d7bc:	0758      	lsls	r0, r3, #29
 800d7be:	d512      	bpl.n	800d7e6 <__swsetup_r+0x5a>
 800d7c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d7c2:	b141      	cbz	r1, 800d7d6 <__swsetup_r+0x4a>
 800d7c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d7c8:	4299      	cmp	r1, r3
 800d7ca:	d002      	beq.n	800d7d2 <__swsetup_r+0x46>
 800d7cc:	4628      	mov	r0, r5
 800d7ce:	f000 ff33 	bl	800e638 <_free_r>
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d7d6:	89a3      	ldrh	r3, [r4, #12]
 800d7d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d7dc:	81a3      	strh	r3, [r4, #12]
 800d7de:	2300      	movs	r3, #0
 800d7e0:	6063      	str	r3, [r4, #4]
 800d7e2:	6923      	ldr	r3, [r4, #16]
 800d7e4:	6023      	str	r3, [r4, #0]
 800d7e6:	89a3      	ldrh	r3, [r4, #12]
 800d7e8:	f043 0308 	orr.w	r3, r3, #8
 800d7ec:	81a3      	strh	r3, [r4, #12]
 800d7ee:	6923      	ldr	r3, [r4, #16]
 800d7f0:	b94b      	cbnz	r3, 800d806 <__swsetup_r+0x7a>
 800d7f2:	89a3      	ldrh	r3, [r4, #12]
 800d7f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d7f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7fc:	d003      	beq.n	800d806 <__swsetup_r+0x7a>
 800d7fe:	4621      	mov	r1, r4
 800d800:	4628      	mov	r0, r5
 800d802:	f001 fda7 	bl	800f354 <__smakebuf_r>
 800d806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d80a:	f013 0201 	ands.w	r2, r3, #1
 800d80e:	d00a      	beq.n	800d826 <__swsetup_r+0x9a>
 800d810:	2200      	movs	r2, #0
 800d812:	60a2      	str	r2, [r4, #8]
 800d814:	6962      	ldr	r2, [r4, #20]
 800d816:	4252      	negs	r2, r2
 800d818:	61a2      	str	r2, [r4, #24]
 800d81a:	6922      	ldr	r2, [r4, #16]
 800d81c:	b942      	cbnz	r2, 800d830 <__swsetup_r+0xa4>
 800d81e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d822:	d1c5      	bne.n	800d7b0 <__swsetup_r+0x24>
 800d824:	bd38      	pop	{r3, r4, r5, pc}
 800d826:	0799      	lsls	r1, r3, #30
 800d828:	bf58      	it	pl
 800d82a:	6962      	ldrpl	r2, [r4, #20]
 800d82c:	60a2      	str	r2, [r4, #8]
 800d82e:	e7f4      	b.n	800d81a <__swsetup_r+0x8e>
 800d830:	2000      	movs	r0, #0
 800d832:	e7f7      	b.n	800d824 <__swsetup_r+0x98>
 800d834:	2000001c 	.word	0x2000001c

0800d838 <memmove>:
 800d838:	4288      	cmp	r0, r1
 800d83a:	b510      	push	{r4, lr}
 800d83c:	eb01 0402 	add.w	r4, r1, r2
 800d840:	d902      	bls.n	800d848 <memmove+0x10>
 800d842:	4284      	cmp	r4, r0
 800d844:	4623      	mov	r3, r4
 800d846:	d807      	bhi.n	800d858 <memmove+0x20>
 800d848:	1e43      	subs	r3, r0, #1
 800d84a:	42a1      	cmp	r1, r4
 800d84c:	d008      	beq.n	800d860 <memmove+0x28>
 800d84e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d852:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d856:	e7f8      	b.n	800d84a <memmove+0x12>
 800d858:	4402      	add	r2, r0
 800d85a:	4601      	mov	r1, r0
 800d85c:	428a      	cmp	r2, r1
 800d85e:	d100      	bne.n	800d862 <memmove+0x2a>
 800d860:	bd10      	pop	{r4, pc}
 800d862:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d866:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d86a:	e7f7      	b.n	800d85c <memmove+0x24>

0800d86c <memset>:
 800d86c:	4402      	add	r2, r0
 800d86e:	4603      	mov	r3, r0
 800d870:	4293      	cmp	r3, r2
 800d872:	d100      	bne.n	800d876 <memset+0xa>
 800d874:	4770      	bx	lr
 800d876:	f803 1b01 	strb.w	r1, [r3], #1
 800d87a:	e7f9      	b.n	800d870 <memset+0x4>

0800d87c <_localeconv_r>:
 800d87c:	4800      	ldr	r0, [pc, #0]	@ (800d880 <_localeconv_r+0x4>)
 800d87e:	4770      	bx	lr
 800d880:	2000015c 	.word	0x2000015c

0800d884 <_close_r>:
 800d884:	b538      	push	{r3, r4, r5, lr}
 800d886:	4d06      	ldr	r5, [pc, #24]	@ (800d8a0 <_close_r+0x1c>)
 800d888:	2300      	movs	r3, #0
 800d88a:	4604      	mov	r4, r0
 800d88c:	4608      	mov	r0, r1
 800d88e:	602b      	str	r3, [r5, #0]
 800d890:	f7f4 feba 	bl	8002608 <_close>
 800d894:	1c43      	adds	r3, r0, #1
 800d896:	d102      	bne.n	800d89e <_close_r+0x1a>
 800d898:	682b      	ldr	r3, [r5, #0]
 800d89a:	b103      	cbz	r3, 800d89e <_close_r+0x1a>
 800d89c:	6023      	str	r3, [r4, #0]
 800d89e:	bd38      	pop	{r3, r4, r5, pc}
 800d8a0:	200033d0 	.word	0x200033d0

0800d8a4 <_lseek_r>:
 800d8a4:	b538      	push	{r3, r4, r5, lr}
 800d8a6:	4d07      	ldr	r5, [pc, #28]	@ (800d8c4 <_lseek_r+0x20>)
 800d8a8:	4604      	mov	r4, r0
 800d8aa:	4608      	mov	r0, r1
 800d8ac:	4611      	mov	r1, r2
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	602a      	str	r2, [r5, #0]
 800d8b2:	461a      	mov	r2, r3
 800d8b4:	f7f4 fecf 	bl	8002656 <_lseek>
 800d8b8:	1c43      	adds	r3, r0, #1
 800d8ba:	d102      	bne.n	800d8c2 <_lseek_r+0x1e>
 800d8bc:	682b      	ldr	r3, [r5, #0]
 800d8be:	b103      	cbz	r3, 800d8c2 <_lseek_r+0x1e>
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	bd38      	pop	{r3, r4, r5, pc}
 800d8c4:	200033d0 	.word	0x200033d0

0800d8c8 <_read_r>:
 800d8c8:	b538      	push	{r3, r4, r5, lr}
 800d8ca:	4d07      	ldr	r5, [pc, #28]	@ (800d8e8 <_read_r+0x20>)
 800d8cc:	4604      	mov	r4, r0
 800d8ce:	4608      	mov	r0, r1
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	602a      	str	r2, [r5, #0]
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	f7f4 fe5d 	bl	8002596 <_read>
 800d8dc:	1c43      	adds	r3, r0, #1
 800d8de:	d102      	bne.n	800d8e6 <_read_r+0x1e>
 800d8e0:	682b      	ldr	r3, [r5, #0]
 800d8e2:	b103      	cbz	r3, 800d8e6 <_read_r+0x1e>
 800d8e4:	6023      	str	r3, [r4, #0]
 800d8e6:	bd38      	pop	{r3, r4, r5, pc}
 800d8e8:	200033d0 	.word	0x200033d0

0800d8ec <_write_r>:
 800d8ec:	b538      	push	{r3, r4, r5, lr}
 800d8ee:	4d07      	ldr	r5, [pc, #28]	@ (800d90c <_write_r+0x20>)
 800d8f0:	4604      	mov	r4, r0
 800d8f2:	4608      	mov	r0, r1
 800d8f4:	4611      	mov	r1, r2
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	602a      	str	r2, [r5, #0]
 800d8fa:	461a      	mov	r2, r3
 800d8fc:	f7f4 fe68 	bl	80025d0 <_write>
 800d900:	1c43      	adds	r3, r0, #1
 800d902:	d102      	bne.n	800d90a <_write_r+0x1e>
 800d904:	682b      	ldr	r3, [r5, #0]
 800d906:	b103      	cbz	r3, 800d90a <_write_r+0x1e>
 800d908:	6023      	str	r3, [r4, #0]
 800d90a:	bd38      	pop	{r3, r4, r5, pc}
 800d90c:	200033d0 	.word	0x200033d0

0800d910 <__errno>:
 800d910:	4b01      	ldr	r3, [pc, #4]	@ (800d918 <__errno+0x8>)
 800d912:	6818      	ldr	r0, [r3, #0]
 800d914:	4770      	bx	lr
 800d916:	bf00      	nop
 800d918:	2000001c 	.word	0x2000001c

0800d91c <__libc_init_array>:
 800d91c:	b570      	push	{r4, r5, r6, lr}
 800d91e:	4d0d      	ldr	r5, [pc, #52]	@ (800d954 <__libc_init_array+0x38>)
 800d920:	4c0d      	ldr	r4, [pc, #52]	@ (800d958 <__libc_init_array+0x3c>)
 800d922:	1b64      	subs	r4, r4, r5
 800d924:	10a4      	asrs	r4, r4, #2
 800d926:	2600      	movs	r6, #0
 800d928:	42a6      	cmp	r6, r4
 800d92a:	d109      	bne.n	800d940 <__libc_init_array+0x24>
 800d92c:	4d0b      	ldr	r5, [pc, #44]	@ (800d95c <__libc_init_array+0x40>)
 800d92e:	4c0c      	ldr	r4, [pc, #48]	@ (800d960 <__libc_init_array+0x44>)
 800d930:	f001 fe2e 	bl	800f590 <_init>
 800d934:	1b64      	subs	r4, r4, r5
 800d936:	10a4      	asrs	r4, r4, #2
 800d938:	2600      	movs	r6, #0
 800d93a:	42a6      	cmp	r6, r4
 800d93c:	d105      	bne.n	800d94a <__libc_init_array+0x2e>
 800d93e:	bd70      	pop	{r4, r5, r6, pc}
 800d940:	f855 3b04 	ldr.w	r3, [r5], #4
 800d944:	4798      	blx	r3
 800d946:	3601      	adds	r6, #1
 800d948:	e7ee      	b.n	800d928 <__libc_init_array+0xc>
 800d94a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d94e:	4798      	blx	r3
 800d950:	3601      	adds	r6, #1
 800d952:	e7f2      	b.n	800d93a <__libc_init_array+0x1e>
 800d954:	0800fbfc 	.word	0x0800fbfc
 800d958:	0800fbfc 	.word	0x0800fbfc
 800d95c:	0800fbfc 	.word	0x0800fbfc
 800d960:	0800fc00 	.word	0x0800fc00

0800d964 <__retarget_lock_init_recursive>:
 800d964:	4770      	bx	lr

0800d966 <__retarget_lock_acquire_recursive>:
 800d966:	4770      	bx	lr

0800d968 <__retarget_lock_release_recursive>:
 800d968:	4770      	bx	lr

0800d96a <memcpy>:
 800d96a:	440a      	add	r2, r1
 800d96c:	4291      	cmp	r1, r2
 800d96e:	f100 33ff 	add.w	r3, r0, #4294967295
 800d972:	d100      	bne.n	800d976 <memcpy+0xc>
 800d974:	4770      	bx	lr
 800d976:	b510      	push	{r4, lr}
 800d978:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d97c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d980:	4291      	cmp	r1, r2
 800d982:	d1f9      	bne.n	800d978 <memcpy+0xe>
 800d984:	bd10      	pop	{r4, pc}

0800d986 <quorem>:
 800d986:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d98a:	6903      	ldr	r3, [r0, #16]
 800d98c:	690c      	ldr	r4, [r1, #16]
 800d98e:	42a3      	cmp	r3, r4
 800d990:	4607      	mov	r7, r0
 800d992:	db7e      	blt.n	800da92 <quorem+0x10c>
 800d994:	3c01      	subs	r4, #1
 800d996:	f101 0814 	add.w	r8, r1, #20
 800d99a:	00a3      	lsls	r3, r4, #2
 800d99c:	f100 0514 	add.w	r5, r0, #20
 800d9a0:	9300      	str	r3, [sp, #0]
 800d9a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d9a6:	9301      	str	r3, [sp, #4]
 800d9a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d9ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d9b8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d9bc:	d32e      	bcc.n	800da1c <quorem+0x96>
 800d9be:	f04f 0a00 	mov.w	sl, #0
 800d9c2:	46c4      	mov	ip, r8
 800d9c4:	46ae      	mov	lr, r5
 800d9c6:	46d3      	mov	fp, sl
 800d9c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d9cc:	b298      	uxth	r0, r3
 800d9ce:	fb06 a000 	mla	r0, r6, r0, sl
 800d9d2:	0c02      	lsrs	r2, r0, #16
 800d9d4:	0c1b      	lsrs	r3, r3, #16
 800d9d6:	fb06 2303 	mla	r3, r6, r3, r2
 800d9da:	f8de 2000 	ldr.w	r2, [lr]
 800d9de:	b280      	uxth	r0, r0
 800d9e0:	b292      	uxth	r2, r2
 800d9e2:	1a12      	subs	r2, r2, r0
 800d9e4:	445a      	add	r2, fp
 800d9e6:	f8de 0000 	ldr.w	r0, [lr]
 800d9ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d9ee:	b29b      	uxth	r3, r3
 800d9f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d9f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d9f8:	b292      	uxth	r2, r2
 800d9fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d9fe:	45e1      	cmp	r9, ip
 800da00:	f84e 2b04 	str.w	r2, [lr], #4
 800da04:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800da08:	d2de      	bcs.n	800d9c8 <quorem+0x42>
 800da0a:	9b00      	ldr	r3, [sp, #0]
 800da0c:	58eb      	ldr	r3, [r5, r3]
 800da0e:	b92b      	cbnz	r3, 800da1c <quorem+0x96>
 800da10:	9b01      	ldr	r3, [sp, #4]
 800da12:	3b04      	subs	r3, #4
 800da14:	429d      	cmp	r5, r3
 800da16:	461a      	mov	r2, r3
 800da18:	d32f      	bcc.n	800da7a <quorem+0xf4>
 800da1a:	613c      	str	r4, [r7, #16]
 800da1c:	4638      	mov	r0, r7
 800da1e:	f001 f97d 	bl	800ed1c <__mcmp>
 800da22:	2800      	cmp	r0, #0
 800da24:	db25      	blt.n	800da72 <quorem+0xec>
 800da26:	4629      	mov	r1, r5
 800da28:	2000      	movs	r0, #0
 800da2a:	f858 2b04 	ldr.w	r2, [r8], #4
 800da2e:	f8d1 c000 	ldr.w	ip, [r1]
 800da32:	fa1f fe82 	uxth.w	lr, r2
 800da36:	fa1f f38c 	uxth.w	r3, ip
 800da3a:	eba3 030e 	sub.w	r3, r3, lr
 800da3e:	4403      	add	r3, r0
 800da40:	0c12      	lsrs	r2, r2, #16
 800da42:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800da46:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800da4a:	b29b      	uxth	r3, r3
 800da4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800da50:	45c1      	cmp	r9, r8
 800da52:	f841 3b04 	str.w	r3, [r1], #4
 800da56:	ea4f 4022 	mov.w	r0, r2, asr #16
 800da5a:	d2e6      	bcs.n	800da2a <quorem+0xa4>
 800da5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da60:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da64:	b922      	cbnz	r2, 800da70 <quorem+0xea>
 800da66:	3b04      	subs	r3, #4
 800da68:	429d      	cmp	r5, r3
 800da6a:	461a      	mov	r2, r3
 800da6c:	d30b      	bcc.n	800da86 <quorem+0x100>
 800da6e:	613c      	str	r4, [r7, #16]
 800da70:	3601      	adds	r6, #1
 800da72:	4630      	mov	r0, r6
 800da74:	b003      	add	sp, #12
 800da76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da7a:	6812      	ldr	r2, [r2, #0]
 800da7c:	3b04      	subs	r3, #4
 800da7e:	2a00      	cmp	r2, #0
 800da80:	d1cb      	bne.n	800da1a <quorem+0x94>
 800da82:	3c01      	subs	r4, #1
 800da84:	e7c6      	b.n	800da14 <quorem+0x8e>
 800da86:	6812      	ldr	r2, [r2, #0]
 800da88:	3b04      	subs	r3, #4
 800da8a:	2a00      	cmp	r2, #0
 800da8c:	d1ef      	bne.n	800da6e <quorem+0xe8>
 800da8e:	3c01      	subs	r4, #1
 800da90:	e7ea      	b.n	800da68 <quorem+0xe2>
 800da92:	2000      	movs	r0, #0
 800da94:	e7ee      	b.n	800da74 <quorem+0xee>
	...

0800da98 <_dtoa_r>:
 800da98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da9c:	69c7      	ldr	r7, [r0, #28]
 800da9e:	b097      	sub	sp, #92	@ 0x5c
 800daa0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800daa4:	ec55 4b10 	vmov	r4, r5, d0
 800daa8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800daaa:	9107      	str	r1, [sp, #28]
 800daac:	4681      	mov	r9, r0
 800daae:	920c      	str	r2, [sp, #48]	@ 0x30
 800dab0:	9311      	str	r3, [sp, #68]	@ 0x44
 800dab2:	b97f      	cbnz	r7, 800dad4 <_dtoa_r+0x3c>
 800dab4:	2010      	movs	r0, #16
 800dab6:	f000 fe09 	bl	800e6cc <malloc>
 800daba:	4602      	mov	r2, r0
 800dabc:	f8c9 001c 	str.w	r0, [r9, #28]
 800dac0:	b920      	cbnz	r0, 800dacc <_dtoa_r+0x34>
 800dac2:	4ba9      	ldr	r3, [pc, #676]	@ (800dd68 <_dtoa_r+0x2d0>)
 800dac4:	21ef      	movs	r1, #239	@ 0xef
 800dac6:	48a9      	ldr	r0, [pc, #676]	@ (800dd6c <_dtoa_r+0x2d4>)
 800dac8:	f001 fcb2 	bl	800f430 <__assert_func>
 800dacc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dad0:	6007      	str	r7, [r0, #0]
 800dad2:	60c7      	str	r7, [r0, #12]
 800dad4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dad8:	6819      	ldr	r1, [r3, #0]
 800dada:	b159      	cbz	r1, 800daf4 <_dtoa_r+0x5c>
 800dadc:	685a      	ldr	r2, [r3, #4]
 800dade:	604a      	str	r2, [r1, #4]
 800dae0:	2301      	movs	r3, #1
 800dae2:	4093      	lsls	r3, r2
 800dae4:	608b      	str	r3, [r1, #8]
 800dae6:	4648      	mov	r0, r9
 800dae8:	f000 fee6 	bl	800e8b8 <_Bfree>
 800daec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800daf0:	2200      	movs	r2, #0
 800daf2:	601a      	str	r2, [r3, #0]
 800daf4:	1e2b      	subs	r3, r5, #0
 800daf6:	bfb9      	ittee	lt
 800daf8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dafc:	9305      	strlt	r3, [sp, #20]
 800dafe:	2300      	movge	r3, #0
 800db00:	6033      	strge	r3, [r6, #0]
 800db02:	9f05      	ldr	r7, [sp, #20]
 800db04:	4b9a      	ldr	r3, [pc, #616]	@ (800dd70 <_dtoa_r+0x2d8>)
 800db06:	bfbc      	itt	lt
 800db08:	2201      	movlt	r2, #1
 800db0a:	6032      	strlt	r2, [r6, #0]
 800db0c:	43bb      	bics	r3, r7
 800db0e:	d112      	bne.n	800db36 <_dtoa_r+0x9e>
 800db10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800db12:	f242 730f 	movw	r3, #9999	@ 0x270f
 800db16:	6013      	str	r3, [r2, #0]
 800db18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800db1c:	4323      	orrs	r3, r4
 800db1e:	f000 855a 	beq.w	800e5d6 <_dtoa_r+0xb3e>
 800db22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800dd84 <_dtoa_r+0x2ec>
 800db28:	2b00      	cmp	r3, #0
 800db2a:	f000 855c 	beq.w	800e5e6 <_dtoa_r+0xb4e>
 800db2e:	f10a 0303 	add.w	r3, sl, #3
 800db32:	f000 bd56 	b.w	800e5e2 <_dtoa_r+0xb4a>
 800db36:	ed9d 7b04 	vldr	d7, [sp, #16]
 800db3a:	2200      	movs	r2, #0
 800db3c:	ec51 0b17 	vmov	r0, r1, d7
 800db40:	2300      	movs	r3, #0
 800db42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800db46:	f7f2 fff7 	bl	8000b38 <__aeabi_dcmpeq>
 800db4a:	4680      	mov	r8, r0
 800db4c:	b158      	cbz	r0, 800db66 <_dtoa_r+0xce>
 800db4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800db50:	2301      	movs	r3, #1
 800db52:	6013      	str	r3, [r2, #0]
 800db54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800db56:	b113      	cbz	r3, 800db5e <_dtoa_r+0xc6>
 800db58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800db5a:	4b86      	ldr	r3, [pc, #536]	@ (800dd74 <_dtoa_r+0x2dc>)
 800db5c:	6013      	str	r3, [r2, #0]
 800db5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800dd88 <_dtoa_r+0x2f0>
 800db62:	f000 bd40 	b.w	800e5e6 <_dtoa_r+0xb4e>
 800db66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800db6a:	aa14      	add	r2, sp, #80	@ 0x50
 800db6c:	a915      	add	r1, sp, #84	@ 0x54
 800db6e:	4648      	mov	r0, r9
 800db70:	f001 f984 	bl	800ee7c <__d2b>
 800db74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800db78:	9002      	str	r0, [sp, #8]
 800db7a:	2e00      	cmp	r6, #0
 800db7c:	d078      	beq.n	800dc70 <_dtoa_r+0x1d8>
 800db7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800db84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800db8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800db90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800db94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800db98:	4619      	mov	r1, r3
 800db9a:	2200      	movs	r2, #0
 800db9c:	4b76      	ldr	r3, [pc, #472]	@ (800dd78 <_dtoa_r+0x2e0>)
 800db9e:	f7f2 fbab 	bl	80002f8 <__aeabi_dsub>
 800dba2:	a36b      	add	r3, pc, #428	@ (adr r3, 800dd50 <_dtoa_r+0x2b8>)
 800dba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba8:	f7f2 fd5e 	bl	8000668 <__aeabi_dmul>
 800dbac:	a36a      	add	r3, pc, #424	@ (adr r3, 800dd58 <_dtoa_r+0x2c0>)
 800dbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb2:	f7f2 fba3 	bl	80002fc <__adddf3>
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	4630      	mov	r0, r6
 800dbba:	460d      	mov	r5, r1
 800dbbc:	f7f2 fcea 	bl	8000594 <__aeabi_i2d>
 800dbc0:	a367      	add	r3, pc, #412	@ (adr r3, 800dd60 <_dtoa_r+0x2c8>)
 800dbc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc6:	f7f2 fd4f 	bl	8000668 <__aeabi_dmul>
 800dbca:	4602      	mov	r2, r0
 800dbcc:	460b      	mov	r3, r1
 800dbce:	4620      	mov	r0, r4
 800dbd0:	4629      	mov	r1, r5
 800dbd2:	f7f2 fb93 	bl	80002fc <__adddf3>
 800dbd6:	4604      	mov	r4, r0
 800dbd8:	460d      	mov	r5, r1
 800dbda:	f7f2 fff5 	bl	8000bc8 <__aeabi_d2iz>
 800dbde:	2200      	movs	r2, #0
 800dbe0:	4607      	mov	r7, r0
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	4620      	mov	r0, r4
 800dbe6:	4629      	mov	r1, r5
 800dbe8:	f7f2 ffb0 	bl	8000b4c <__aeabi_dcmplt>
 800dbec:	b140      	cbz	r0, 800dc00 <_dtoa_r+0x168>
 800dbee:	4638      	mov	r0, r7
 800dbf0:	f7f2 fcd0 	bl	8000594 <__aeabi_i2d>
 800dbf4:	4622      	mov	r2, r4
 800dbf6:	462b      	mov	r3, r5
 800dbf8:	f7f2 ff9e 	bl	8000b38 <__aeabi_dcmpeq>
 800dbfc:	b900      	cbnz	r0, 800dc00 <_dtoa_r+0x168>
 800dbfe:	3f01      	subs	r7, #1
 800dc00:	2f16      	cmp	r7, #22
 800dc02:	d852      	bhi.n	800dcaa <_dtoa_r+0x212>
 800dc04:	4b5d      	ldr	r3, [pc, #372]	@ (800dd7c <_dtoa_r+0x2e4>)
 800dc06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc12:	f7f2 ff9b 	bl	8000b4c <__aeabi_dcmplt>
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d049      	beq.n	800dcae <_dtoa_r+0x216>
 800dc1a:	3f01      	subs	r7, #1
 800dc1c:	2300      	movs	r3, #0
 800dc1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dc22:	1b9b      	subs	r3, r3, r6
 800dc24:	1e5a      	subs	r2, r3, #1
 800dc26:	bf45      	ittet	mi
 800dc28:	f1c3 0301 	rsbmi	r3, r3, #1
 800dc2c:	9300      	strmi	r3, [sp, #0]
 800dc2e:	2300      	movpl	r3, #0
 800dc30:	2300      	movmi	r3, #0
 800dc32:	9206      	str	r2, [sp, #24]
 800dc34:	bf54      	ite	pl
 800dc36:	9300      	strpl	r3, [sp, #0]
 800dc38:	9306      	strmi	r3, [sp, #24]
 800dc3a:	2f00      	cmp	r7, #0
 800dc3c:	db39      	blt.n	800dcb2 <_dtoa_r+0x21a>
 800dc3e:	9b06      	ldr	r3, [sp, #24]
 800dc40:	970d      	str	r7, [sp, #52]	@ 0x34
 800dc42:	443b      	add	r3, r7
 800dc44:	9306      	str	r3, [sp, #24]
 800dc46:	2300      	movs	r3, #0
 800dc48:	9308      	str	r3, [sp, #32]
 800dc4a:	9b07      	ldr	r3, [sp, #28]
 800dc4c:	2b09      	cmp	r3, #9
 800dc4e:	d863      	bhi.n	800dd18 <_dtoa_r+0x280>
 800dc50:	2b05      	cmp	r3, #5
 800dc52:	bfc4      	itt	gt
 800dc54:	3b04      	subgt	r3, #4
 800dc56:	9307      	strgt	r3, [sp, #28]
 800dc58:	9b07      	ldr	r3, [sp, #28]
 800dc5a:	f1a3 0302 	sub.w	r3, r3, #2
 800dc5e:	bfcc      	ite	gt
 800dc60:	2400      	movgt	r4, #0
 800dc62:	2401      	movle	r4, #1
 800dc64:	2b03      	cmp	r3, #3
 800dc66:	d863      	bhi.n	800dd30 <_dtoa_r+0x298>
 800dc68:	e8df f003 	tbb	[pc, r3]
 800dc6c:	2b375452 	.word	0x2b375452
 800dc70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dc74:	441e      	add	r6, r3
 800dc76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dc7a:	2b20      	cmp	r3, #32
 800dc7c:	bfc1      	itttt	gt
 800dc7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dc82:	409f      	lslgt	r7, r3
 800dc84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dc88:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dc8c:	bfd6      	itet	le
 800dc8e:	f1c3 0320 	rsble	r3, r3, #32
 800dc92:	ea47 0003 	orrgt.w	r0, r7, r3
 800dc96:	fa04 f003 	lslle.w	r0, r4, r3
 800dc9a:	f7f2 fc6b 	bl	8000574 <__aeabi_ui2d>
 800dc9e:	2201      	movs	r2, #1
 800dca0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dca4:	3e01      	subs	r6, #1
 800dca6:	9212      	str	r2, [sp, #72]	@ 0x48
 800dca8:	e776      	b.n	800db98 <_dtoa_r+0x100>
 800dcaa:	2301      	movs	r3, #1
 800dcac:	e7b7      	b.n	800dc1e <_dtoa_r+0x186>
 800dcae:	9010      	str	r0, [sp, #64]	@ 0x40
 800dcb0:	e7b6      	b.n	800dc20 <_dtoa_r+0x188>
 800dcb2:	9b00      	ldr	r3, [sp, #0]
 800dcb4:	1bdb      	subs	r3, r3, r7
 800dcb6:	9300      	str	r3, [sp, #0]
 800dcb8:	427b      	negs	r3, r7
 800dcba:	9308      	str	r3, [sp, #32]
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	930d      	str	r3, [sp, #52]	@ 0x34
 800dcc0:	e7c3      	b.n	800dc4a <_dtoa_r+0x1b2>
 800dcc2:	2301      	movs	r3, #1
 800dcc4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dcc8:	eb07 0b03 	add.w	fp, r7, r3
 800dccc:	f10b 0301 	add.w	r3, fp, #1
 800dcd0:	2b01      	cmp	r3, #1
 800dcd2:	9303      	str	r3, [sp, #12]
 800dcd4:	bfb8      	it	lt
 800dcd6:	2301      	movlt	r3, #1
 800dcd8:	e006      	b.n	800dce8 <_dtoa_r+0x250>
 800dcda:	2301      	movs	r3, #1
 800dcdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800dcde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	dd28      	ble.n	800dd36 <_dtoa_r+0x29e>
 800dce4:	469b      	mov	fp, r3
 800dce6:	9303      	str	r3, [sp, #12]
 800dce8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dcec:	2100      	movs	r1, #0
 800dcee:	2204      	movs	r2, #4
 800dcf0:	f102 0514 	add.w	r5, r2, #20
 800dcf4:	429d      	cmp	r5, r3
 800dcf6:	d926      	bls.n	800dd46 <_dtoa_r+0x2ae>
 800dcf8:	6041      	str	r1, [r0, #4]
 800dcfa:	4648      	mov	r0, r9
 800dcfc:	f000 fd9c 	bl	800e838 <_Balloc>
 800dd00:	4682      	mov	sl, r0
 800dd02:	2800      	cmp	r0, #0
 800dd04:	d142      	bne.n	800dd8c <_dtoa_r+0x2f4>
 800dd06:	4b1e      	ldr	r3, [pc, #120]	@ (800dd80 <_dtoa_r+0x2e8>)
 800dd08:	4602      	mov	r2, r0
 800dd0a:	f240 11af 	movw	r1, #431	@ 0x1af
 800dd0e:	e6da      	b.n	800dac6 <_dtoa_r+0x2e>
 800dd10:	2300      	movs	r3, #0
 800dd12:	e7e3      	b.n	800dcdc <_dtoa_r+0x244>
 800dd14:	2300      	movs	r3, #0
 800dd16:	e7d5      	b.n	800dcc4 <_dtoa_r+0x22c>
 800dd18:	2401      	movs	r4, #1
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	9307      	str	r3, [sp, #28]
 800dd1e:	9409      	str	r4, [sp, #36]	@ 0x24
 800dd20:	f04f 3bff 	mov.w	fp, #4294967295
 800dd24:	2200      	movs	r2, #0
 800dd26:	f8cd b00c 	str.w	fp, [sp, #12]
 800dd2a:	2312      	movs	r3, #18
 800dd2c:	920c      	str	r2, [sp, #48]	@ 0x30
 800dd2e:	e7db      	b.n	800dce8 <_dtoa_r+0x250>
 800dd30:	2301      	movs	r3, #1
 800dd32:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd34:	e7f4      	b.n	800dd20 <_dtoa_r+0x288>
 800dd36:	f04f 0b01 	mov.w	fp, #1
 800dd3a:	f8cd b00c 	str.w	fp, [sp, #12]
 800dd3e:	465b      	mov	r3, fp
 800dd40:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800dd44:	e7d0      	b.n	800dce8 <_dtoa_r+0x250>
 800dd46:	3101      	adds	r1, #1
 800dd48:	0052      	lsls	r2, r2, #1
 800dd4a:	e7d1      	b.n	800dcf0 <_dtoa_r+0x258>
 800dd4c:	f3af 8000 	nop.w
 800dd50:	636f4361 	.word	0x636f4361
 800dd54:	3fd287a7 	.word	0x3fd287a7
 800dd58:	8b60c8b3 	.word	0x8b60c8b3
 800dd5c:	3fc68a28 	.word	0x3fc68a28
 800dd60:	509f79fb 	.word	0x509f79fb
 800dd64:	3fd34413 	.word	0x3fd34413
 800dd68:	0800f8c1 	.word	0x0800f8c1
 800dd6c:	0800f8d8 	.word	0x0800f8d8
 800dd70:	7ff00000 	.word	0x7ff00000
 800dd74:	0800f891 	.word	0x0800f891
 800dd78:	3ff80000 	.word	0x3ff80000
 800dd7c:	0800fa28 	.word	0x0800fa28
 800dd80:	0800f930 	.word	0x0800f930
 800dd84:	0800f8bd 	.word	0x0800f8bd
 800dd88:	0800f890 	.word	0x0800f890
 800dd8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800dd90:	6018      	str	r0, [r3, #0]
 800dd92:	9b03      	ldr	r3, [sp, #12]
 800dd94:	2b0e      	cmp	r3, #14
 800dd96:	f200 80a1 	bhi.w	800dedc <_dtoa_r+0x444>
 800dd9a:	2c00      	cmp	r4, #0
 800dd9c:	f000 809e 	beq.w	800dedc <_dtoa_r+0x444>
 800dda0:	2f00      	cmp	r7, #0
 800dda2:	dd33      	ble.n	800de0c <_dtoa_r+0x374>
 800dda4:	4b9c      	ldr	r3, [pc, #624]	@ (800e018 <_dtoa_r+0x580>)
 800dda6:	f007 020f 	and.w	r2, r7, #15
 800ddaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ddae:	ed93 7b00 	vldr	d7, [r3]
 800ddb2:	05f8      	lsls	r0, r7, #23
 800ddb4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ddb8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ddbc:	d516      	bpl.n	800ddec <_dtoa_r+0x354>
 800ddbe:	4b97      	ldr	r3, [pc, #604]	@ (800e01c <_dtoa_r+0x584>)
 800ddc0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ddc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ddc8:	f7f2 fd78 	bl	80008bc <__aeabi_ddiv>
 800ddcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddd0:	f004 040f 	and.w	r4, r4, #15
 800ddd4:	2603      	movs	r6, #3
 800ddd6:	4d91      	ldr	r5, [pc, #580]	@ (800e01c <_dtoa_r+0x584>)
 800ddd8:	b954      	cbnz	r4, 800ddf0 <_dtoa_r+0x358>
 800ddda:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ddde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dde2:	f7f2 fd6b 	bl	80008bc <__aeabi_ddiv>
 800dde6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ddea:	e028      	b.n	800de3e <_dtoa_r+0x3a6>
 800ddec:	2602      	movs	r6, #2
 800ddee:	e7f2      	b.n	800ddd6 <_dtoa_r+0x33e>
 800ddf0:	07e1      	lsls	r1, r4, #31
 800ddf2:	d508      	bpl.n	800de06 <_dtoa_r+0x36e>
 800ddf4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ddf8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ddfc:	f7f2 fc34 	bl	8000668 <__aeabi_dmul>
 800de00:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de04:	3601      	adds	r6, #1
 800de06:	1064      	asrs	r4, r4, #1
 800de08:	3508      	adds	r5, #8
 800de0a:	e7e5      	b.n	800ddd8 <_dtoa_r+0x340>
 800de0c:	f000 80af 	beq.w	800df6e <_dtoa_r+0x4d6>
 800de10:	427c      	negs	r4, r7
 800de12:	4b81      	ldr	r3, [pc, #516]	@ (800e018 <_dtoa_r+0x580>)
 800de14:	4d81      	ldr	r5, [pc, #516]	@ (800e01c <_dtoa_r+0x584>)
 800de16:	f004 020f 	and.w	r2, r4, #15
 800de1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de26:	f7f2 fc1f 	bl	8000668 <__aeabi_dmul>
 800de2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de2e:	1124      	asrs	r4, r4, #4
 800de30:	2300      	movs	r3, #0
 800de32:	2602      	movs	r6, #2
 800de34:	2c00      	cmp	r4, #0
 800de36:	f040 808f 	bne.w	800df58 <_dtoa_r+0x4c0>
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d1d3      	bne.n	800dde6 <_dtoa_r+0x34e>
 800de3e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800de40:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800de44:	2b00      	cmp	r3, #0
 800de46:	f000 8094 	beq.w	800df72 <_dtoa_r+0x4da>
 800de4a:	4b75      	ldr	r3, [pc, #468]	@ (800e020 <_dtoa_r+0x588>)
 800de4c:	2200      	movs	r2, #0
 800de4e:	4620      	mov	r0, r4
 800de50:	4629      	mov	r1, r5
 800de52:	f7f2 fe7b 	bl	8000b4c <__aeabi_dcmplt>
 800de56:	2800      	cmp	r0, #0
 800de58:	f000 808b 	beq.w	800df72 <_dtoa_r+0x4da>
 800de5c:	9b03      	ldr	r3, [sp, #12]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	f000 8087 	beq.w	800df72 <_dtoa_r+0x4da>
 800de64:	f1bb 0f00 	cmp.w	fp, #0
 800de68:	dd34      	ble.n	800ded4 <_dtoa_r+0x43c>
 800de6a:	4620      	mov	r0, r4
 800de6c:	4b6d      	ldr	r3, [pc, #436]	@ (800e024 <_dtoa_r+0x58c>)
 800de6e:	2200      	movs	r2, #0
 800de70:	4629      	mov	r1, r5
 800de72:	f7f2 fbf9 	bl	8000668 <__aeabi_dmul>
 800de76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de7a:	f107 38ff 	add.w	r8, r7, #4294967295
 800de7e:	3601      	adds	r6, #1
 800de80:	465c      	mov	r4, fp
 800de82:	4630      	mov	r0, r6
 800de84:	f7f2 fb86 	bl	8000594 <__aeabi_i2d>
 800de88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800de8c:	f7f2 fbec 	bl	8000668 <__aeabi_dmul>
 800de90:	4b65      	ldr	r3, [pc, #404]	@ (800e028 <_dtoa_r+0x590>)
 800de92:	2200      	movs	r2, #0
 800de94:	f7f2 fa32 	bl	80002fc <__adddf3>
 800de98:	4605      	mov	r5, r0
 800de9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800de9e:	2c00      	cmp	r4, #0
 800dea0:	d16a      	bne.n	800df78 <_dtoa_r+0x4e0>
 800dea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dea6:	4b61      	ldr	r3, [pc, #388]	@ (800e02c <_dtoa_r+0x594>)
 800dea8:	2200      	movs	r2, #0
 800deaa:	f7f2 fa25 	bl	80002f8 <__aeabi_dsub>
 800deae:	4602      	mov	r2, r0
 800deb0:	460b      	mov	r3, r1
 800deb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800deb6:	462a      	mov	r2, r5
 800deb8:	4633      	mov	r3, r6
 800deba:	f7f2 fe65 	bl	8000b88 <__aeabi_dcmpgt>
 800debe:	2800      	cmp	r0, #0
 800dec0:	f040 8298 	bne.w	800e3f4 <_dtoa_r+0x95c>
 800dec4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dec8:	462a      	mov	r2, r5
 800deca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dece:	f7f2 fe3d 	bl	8000b4c <__aeabi_dcmplt>
 800ded2:	bb38      	cbnz	r0, 800df24 <_dtoa_r+0x48c>
 800ded4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ded8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dedc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800dede:	2b00      	cmp	r3, #0
 800dee0:	f2c0 8157 	blt.w	800e192 <_dtoa_r+0x6fa>
 800dee4:	2f0e      	cmp	r7, #14
 800dee6:	f300 8154 	bgt.w	800e192 <_dtoa_r+0x6fa>
 800deea:	4b4b      	ldr	r3, [pc, #300]	@ (800e018 <_dtoa_r+0x580>)
 800deec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800def0:	ed93 7b00 	vldr	d7, [r3]
 800def4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800def6:	2b00      	cmp	r3, #0
 800def8:	ed8d 7b00 	vstr	d7, [sp]
 800defc:	f280 80e5 	bge.w	800e0ca <_dtoa_r+0x632>
 800df00:	9b03      	ldr	r3, [sp, #12]
 800df02:	2b00      	cmp	r3, #0
 800df04:	f300 80e1 	bgt.w	800e0ca <_dtoa_r+0x632>
 800df08:	d10c      	bne.n	800df24 <_dtoa_r+0x48c>
 800df0a:	4b48      	ldr	r3, [pc, #288]	@ (800e02c <_dtoa_r+0x594>)
 800df0c:	2200      	movs	r2, #0
 800df0e:	ec51 0b17 	vmov	r0, r1, d7
 800df12:	f7f2 fba9 	bl	8000668 <__aeabi_dmul>
 800df16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df1a:	f7f2 fe2b 	bl	8000b74 <__aeabi_dcmpge>
 800df1e:	2800      	cmp	r0, #0
 800df20:	f000 8266 	beq.w	800e3f0 <_dtoa_r+0x958>
 800df24:	2400      	movs	r4, #0
 800df26:	4625      	mov	r5, r4
 800df28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df2a:	4656      	mov	r6, sl
 800df2c:	ea6f 0803 	mvn.w	r8, r3
 800df30:	2700      	movs	r7, #0
 800df32:	4621      	mov	r1, r4
 800df34:	4648      	mov	r0, r9
 800df36:	f000 fcbf 	bl	800e8b8 <_Bfree>
 800df3a:	2d00      	cmp	r5, #0
 800df3c:	f000 80bd 	beq.w	800e0ba <_dtoa_r+0x622>
 800df40:	b12f      	cbz	r7, 800df4e <_dtoa_r+0x4b6>
 800df42:	42af      	cmp	r7, r5
 800df44:	d003      	beq.n	800df4e <_dtoa_r+0x4b6>
 800df46:	4639      	mov	r1, r7
 800df48:	4648      	mov	r0, r9
 800df4a:	f000 fcb5 	bl	800e8b8 <_Bfree>
 800df4e:	4629      	mov	r1, r5
 800df50:	4648      	mov	r0, r9
 800df52:	f000 fcb1 	bl	800e8b8 <_Bfree>
 800df56:	e0b0      	b.n	800e0ba <_dtoa_r+0x622>
 800df58:	07e2      	lsls	r2, r4, #31
 800df5a:	d505      	bpl.n	800df68 <_dtoa_r+0x4d0>
 800df5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800df60:	f7f2 fb82 	bl	8000668 <__aeabi_dmul>
 800df64:	3601      	adds	r6, #1
 800df66:	2301      	movs	r3, #1
 800df68:	1064      	asrs	r4, r4, #1
 800df6a:	3508      	adds	r5, #8
 800df6c:	e762      	b.n	800de34 <_dtoa_r+0x39c>
 800df6e:	2602      	movs	r6, #2
 800df70:	e765      	b.n	800de3e <_dtoa_r+0x3a6>
 800df72:	9c03      	ldr	r4, [sp, #12]
 800df74:	46b8      	mov	r8, r7
 800df76:	e784      	b.n	800de82 <_dtoa_r+0x3ea>
 800df78:	4b27      	ldr	r3, [pc, #156]	@ (800e018 <_dtoa_r+0x580>)
 800df7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800df80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800df84:	4454      	add	r4, sl
 800df86:	2900      	cmp	r1, #0
 800df88:	d054      	beq.n	800e034 <_dtoa_r+0x59c>
 800df8a:	4929      	ldr	r1, [pc, #164]	@ (800e030 <_dtoa_r+0x598>)
 800df8c:	2000      	movs	r0, #0
 800df8e:	f7f2 fc95 	bl	80008bc <__aeabi_ddiv>
 800df92:	4633      	mov	r3, r6
 800df94:	462a      	mov	r2, r5
 800df96:	f7f2 f9af 	bl	80002f8 <__aeabi_dsub>
 800df9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800df9e:	4656      	mov	r6, sl
 800dfa0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfa4:	f7f2 fe10 	bl	8000bc8 <__aeabi_d2iz>
 800dfa8:	4605      	mov	r5, r0
 800dfaa:	f7f2 faf3 	bl	8000594 <__aeabi_i2d>
 800dfae:	4602      	mov	r2, r0
 800dfb0:	460b      	mov	r3, r1
 800dfb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dfb6:	f7f2 f99f 	bl	80002f8 <__aeabi_dsub>
 800dfba:	3530      	adds	r5, #48	@ 0x30
 800dfbc:	4602      	mov	r2, r0
 800dfbe:	460b      	mov	r3, r1
 800dfc0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dfc4:	f806 5b01 	strb.w	r5, [r6], #1
 800dfc8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dfcc:	f7f2 fdbe 	bl	8000b4c <__aeabi_dcmplt>
 800dfd0:	2800      	cmp	r0, #0
 800dfd2:	d172      	bne.n	800e0ba <_dtoa_r+0x622>
 800dfd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfd8:	4911      	ldr	r1, [pc, #68]	@ (800e020 <_dtoa_r+0x588>)
 800dfda:	2000      	movs	r0, #0
 800dfdc:	f7f2 f98c 	bl	80002f8 <__aeabi_dsub>
 800dfe0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dfe4:	f7f2 fdb2 	bl	8000b4c <__aeabi_dcmplt>
 800dfe8:	2800      	cmp	r0, #0
 800dfea:	f040 80b4 	bne.w	800e156 <_dtoa_r+0x6be>
 800dfee:	42a6      	cmp	r6, r4
 800dff0:	f43f af70 	beq.w	800ded4 <_dtoa_r+0x43c>
 800dff4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dff8:	4b0a      	ldr	r3, [pc, #40]	@ (800e024 <_dtoa_r+0x58c>)
 800dffa:	2200      	movs	r2, #0
 800dffc:	f7f2 fb34 	bl	8000668 <__aeabi_dmul>
 800e000:	4b08      	ldr	r3, [pc, #32]	@ (800e024 <_dtoa_r+0x58c>)
 800e002:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e006:	2200      	movs	r2, #0
 800e008:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e00c:	f7f2 fb2c 	bl	8000668 <__aeabi_dmul>
 800e010:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e014:	e7c4      	b.n	800dfa0 <_dtoa_r+0x508>
 800e016:	bf00      	nop
 800e018:	0800fa28 	.word	0x0800fa28
 800e01c:	0800fa00 	.word	0x0800fa00
 800e020:	3ff00000 	.word	0x3ff00000
 800e024:	40240000 	.word	0x40240000
 800e028:	401c0000 	.word	0x401c0000
 800e02c:	40140000 	.word	0x40140000
 800e030:	3fe00000 	.word	0x3fe00000
 800e034:	4631      	mov	r1, r6
 800e036:	4628      	mov	r0, r5
 800e038:	f7f2 fb16 	bl	8000668 <__aeabi_dmul>
 800e03c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e040:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e042:	4656      	mov	r6, sl
 800e044:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e048:	f7f2 fdbe 	bl	8000bc8 <__aeabi_d2iz>
 800e04c:	4605      	mov	r5, r0
 800e04e:	f7f2 faa1 	bl	8000594 <__aeabi_i2d>
 800e052:	4602      	mov	r2, r0
 800e054:	460b      	mov	r3, r1
 800e056:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e05a:	f7f2 f94d 	bl	80002f8 <__aeabi_dsub>
 800e05e:	3530      	adds	r5, #48	@ 0x30
 800e060:	f806 5b01 	strb.w	r5, [r6], #1
 800e064:	4602      	mov	r2, r0
 800e066:	460b      	mov	r3, r1
 800e068:	42a6      	cmp	r6, r4
 800e06a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e06e:	f04f 0200 	mov.w	r2, #0
 800e072:	d124      	bne.n	800e0be <_dtoa_r+0x626>
 800e074:	4baf      	ldr	r3, [pc, #700]	@ (800e334 <_dtoa_r+0x89c>)
 800e076:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e07a:	f7f2 f93f 	bl	80002fc <__adddf3>
 800e07e:	4602      	mov	r2, r0
 800e080:	460b      	mov	r3, r1
 800e082:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e086:	f7f2 fd7f 	bl	8000b88 <__aeabi_dcmpgt>
 800e08a:	2800      	cmp	r0, #0
 800e08c:	d163      	bne.n	800e156 <_dtoa_r+0x6be>
 800e08e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e092:	49a8      	ldr	r1, [pc, #672]	@ (800e334 <_dtoa_r+0x89c>)
 800e094:	2000      	movs	r0, #0
 800e096:	f7f2 f92f 	bl	80002f8 <__aeabi_dsub>
 800e09a:	4602      	mov	r2, r0
 800e09c:	460b      	mov	r3, r1
 800e09e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0a2:	f7f2 fd53 	bl	8000b4c <__aeabi_dcmplt>
 800e0a6:	2800      	cmp	r0, #0
 800e0a8:	f43f af14 	beq.w	800ded4 <_dtoa_r+0x43c>
 800e0ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e0ae:	1e73      	subs	r3, r6, #1
 800e0b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e0b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e0b6:	2b30      	cmp	r3, #48	@ 0x30
 800e0b8:	d0f8      	beq.n	800e0ac <_dtoa_r+0x614>
 800e0ba:	4647      	mov	r7, r8
 800e0bc:	e03b      	b.n	800e136 <_dtoa_r+0x69e>
 800e0be:	4b9e      	ldr	r3, [pc, #632]	@ (800e338 <_dtoa_r+0x8a0>)
 800e0c0:	f7f2 fad2 	bl	8000668 <__aeabi_dmul>
 800e0c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0c8:	e7bc      	b.n	800e044 <_dtoa_r+0x5ac>
 800e0ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e0ce:	4656      	mov	r6, sl
 800e0d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	f7f2 fbf0 	bl	80008bc <__aeabi_ddiv>
 800e0dc:	f7f2 fd74 	bl	8000bc8 <__aeabi_d2iz>
 800e0e0:	4680      	mov	r8, r0
 800e0e2:	f7f2 fa57 	bl	8000594 <__aeabi_i2d>
 800e0e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0ea:	f7f2 fabd 	bl	8000668 <__aeabi_dmul>
 800e0ee:	4602      	mov	r2, r0
 800e0f0:	460b      	mov	r3, r1
 800e0f2:	4620      	mov	r0, r4
 800e0f4:	4629      	mov	r1, r5
 800e0f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e0fa:	f7f2 f8fd 	bl	80002f8 <__aeabi_dsub>
 800e0fe:	f806 4b01 	strb.w	r4, [r6], #1
 800e102:	9d03      	ldr	r5, [sp, #12]
 800e104:	eba6 040a 	sub.w	r4, r6, sl
 800e108:	42a5      	cmp	r5, r4
 800e10a:	4602      	mov	r2, r0
 800e10c:	460b      	mov	r3, r1
 800e10e:	d133      	bne.n	800e178 <_dtoa_r+0x6e0>
 800e110:	f7f2 f8f4 	bl	80002fc <__adddf3>
 800e114:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e118:	4604      	mov	r4, r0
 800e11a:	460d      	mov	r5, r1
 800e11c:	f7f2 fd34 	bl	8000b88 <__aeabi_dcmpgt>
 800e120:	b9c0      	cbnz	r0, 800e154 <_dtoa_r+0x6bc>
 800e122:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e126:	4620      	mov	r0, r4
 800e128:	4629      	mov	r1, r5
 800e12a:	f7f2 fd05 	bl	8000b38 <__aeabi_dcmpeq>
 800e12e:	b110      	cbz	r0, 800e136 <_dtoa_r+0x69e>
 800e130:	f018 0f01 	tst.w	r8, #1
 800e134:	d10e      	bne.n	800e154 <_dtoa_r+0x6bc>
 800e136:	9902      	ldr	r1, [sp, #8]
 800e138:	4648      	mov	r0, r9
 800e13a:	f000 fbbd 	bl	800e8b8 <_Bfree>
 800e13e:	2300      	movs	r3, #0
 800e140:	7033      	strb	r3, [r6, #0]
 800e142:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e144:	3701      	adds	r7, #1
 800e146:	601f      	str	r7, [r3, #0]
 800e148:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	f000 824b 	beq.w	800e5e6 <_dtoa_r+0xb4e>
 800e150:	601e      	str	r6, [r3, #0]
 800e152:	e248      	b.n	800e5e6 <_dtoa_r+0xb4e>
 800e154:	46b8      	mov	r8, r7
 800e156:	4633      	mov	r3, r6
 800e158:	461e      	mov	r6, r3
 800e15a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e15e:	2a39      	cmp	r2, #57	@ 0x39
 800e160:	d106      	bne.n	800e170 <_dtoa_r+0x6d8>
 800e162:	459a      	cmp	sl, r3
 800e164:	d1f8      	bne.n	800e158 <_dtoa_r+0x6c0>
 800e166:	2230      	movs	r2, #48	@ 0x30
 800e168:	f108 0801 	add.w	r8, r8, #1
 800e16c:	f88a 2000 	strb.w	r2, [sl]
 800e170:	781a      	ldrb	r2, [r3, #0]
 800e172:	3201      	adds	r2, #1
 800e174:	701a      	strb	r2, [r3, #0]
 800e176:	e7a0      	b.n	800e0ba <_dtoa_r+0x622>
 800e178:	4b6f      	ldr	r3, [pc, #444]	@ (800e338 <_dtoa_r+0x8a0>)
 800e17a:	2200      	movs	r2, #0
 800e17c:	f7f2 fa74 	bl	8000668 <__aeabi_dmul>
 800e180:	2200      	movs	r2, #0
 800e182:	2300      	movs	r3, #0
 800e184:	4604      	mov	r4, r0
 800e186:	460d      	mov	r5, r1
 800e188:	f7f2 fcd6 	bl	8000b38 <__aeabi_dcmpeq>
 800e18c:	2800      	cmp	r0, #0
 800e18e:	d09f      	beq.n	800e0d0 <_dtoa_r+0x638>
 800e190:	e7d1      	b.n	800e136 <_dtoa_r+0x69e>
 800e192:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e194:	2a00      	cmp	r2, #0
 800e196:	f000 80ea 	beq.w	800e36e <_dtoa_r+0x8d6>
 800e19a:	9a07      	ldr	r2, [sp, #28]
 800e19c:	2a01      	cmp	r2, #1
 800e19e:	f300 80cd 	bgt.w	800e33c <_dtoa_r+0x8a4>
 800e1a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e1a4:	2a00      	cmp	r2, #0
 800e1a6:	f000 80c1 	beq.w	800e32c <_dtoa_r+0x894>
 800e1aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e1ae:	9c08      	ldr	r4, [sp, #32]
 800e1b0:	9e00      	ldr	r6, [sp, #0]
 800e1b2:	9a00      	ldr	r2, [sp, #0]
 800e1b4:	441a      	add	r2, r3
 800e1b6:	9200      	str	r2, [sp, #0]
 800e1b8:	9a06      	ldr	r2, [sp, #24]
 800e1ba:	2101      	movs	r1, #1
 800e1bc:	441a      	add	r2, r3
 800e1be:	4648      	mov	r0, r9
 800e1c0:	9206      	str	r2, [sp, #24]
 800e1c2:	f000 fc2d 	bl	800ea20 <__i2b>
 800e1c6:	4605      	mov	r5, r0
 800e1c8:	b166      	cbz	r6, 800e1e4 <_dtoa_r+0x74c>
 800e1ca:	9b06      	ldr	r3, [sp, #24]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	dd09      	ble.n	800e1e4 <_dtoa_r+0x74c>
 800e1d0:	42b3      	cmp	r3, r6
 800e1d2:	9a00      	ldr	r2, [sp, #0]
 800e1d4:	bfa8      	it	ge
 800e1d6:	4633      	movge	r3, r6
 800e1d8:	1ad2      	subs	r2, r2, r3
 800e1da:	9200      	str	r2, [sp, #0]
 800e1dc:	9a06      	ldr	r2, [sp, #24]
 800e1de:	1af6      	subs	r6, r6, r3
 800e1e0:	1ad3      	subs	r3, r2, r3
 800e1e2:	9306      	str	r3, [sp, #24]
 800e1e4:	9b08      	ldr	r3, [sp, #32]
 800e1e6:	b30b      	cbz	r3, 800e22c <_dtoa_r+0x794>
 800e1e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f000 80c6 	beq.w	800e37c <_dtoa_r+0x8e4>
 800e1f0:	2c00      	cmp	r4, #0
 800e1f2:	f000 80c0 	beq.w	800e376 <_dtoa_r+0x8de>
 800e1f6:	4629      	mov	r1, r5
 800e1f8:	4622      	mov	r2, r4
 800e1fa:	4648      	mov	r0, r9
 800e1fc:	f000 fcc8 	bl	800eb90 <__pow5mult>
 800e200:	9a02      	ldr	r2, [sp, #8]
 800e202:	4601      	mov	r1, r0
 800e204:	4605      	mov	r5, r0
 800e206:	4648      	mov	r0, r9
 800e208:	f000 fc20 	bl	800ea4c <__multiply>
 800e20c:	9902      	ldr	r1, [sp, #8]
 800e20e:	4680      	mov	r8, r0
 800e210:	4648      	mov	r0, r9
 800e212:	f000 fb51 	bl	800e8b8 <_Bfree>
 800e216:	9b08      	ldr	r3, [sp, #32]
 800e218:	1b1b      	subs	r3, r3, r4
 800e21a:	9308      	str	r3, [sp, #32]
 800e21c:	f000 80b1 	beq.w	800e382 <_dtoa_r+0x8ea>
 800e220:	9a08      	ldr	r2, [sp, #32]
 800e222:	4641      	mov	r1, r8
 800e224:	4648      	mov	r0, r9
 800e226:	f000 fcb3 	bl	800eb90 <__pow5mult>
 800e22a:	9002      	str	r0, [sp, #8]
 800e22c:	2101      	movs	r1, #1
 800e22e:	4648      	mov	r0, r9
 800e230:	f000 fbf6 	bl	800ea20 <__i2b>
 800e234:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e236:	4604      	mov	r4, r0
 800e238:	2b00      	cmp	r3, #0
 800e23a:	f000 81d8 	beq.w	800e5ee <_dtoa_r+0xb56>
 800e23e:	461a      	mov	r2, r3
 800e240:	4601      	mov	r1, r0
 800e242:	4648      	mov	r0, r9
 800e244:	f000 fca4 	bl	800eb90 <__pow5mult>
 800e248:	9b07      	ldr	r3, [sp, #28]
 800e24a:	2b01      	cmp	r3, #1
 800e24c:	4604      	mov	r4, r0
 800e24e:	f300 809f 	bgt.w	800e390 <_dtoa_r+0x8f8>
 800e252:	9b04      	ldr	r3, [sp, #16]
 800e254:	2b00      	cmp	r3, #0
 800e256:	f040 8097 	bne.w	800e388 <_dtoa_r+0x8f0>
 800e25a:	9b05      	ldr	r3, [sp, #20]
 800e25c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e260:	2b00      	cmp	r3, #0
 800e262:	f040 8093 	bne.w	800e38c <_dtoa_r+0x8f4>
 800e266:	9b05      	ldr	r3, [sp, #20]
 800e268:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e26c:	0d1b      	lsrs	r3, r3, #20
 800e26e:	051b      	lsls	r3, r3, #20
 800e270:	b133      	cbz	r3, 800e280 <_dtoa_r+0x7e8>
 800e272:	9b00      	ldr	r3, [sp, #0]
 800e274:	3301      	adds	r3, #1
 800e276:	9300      	str	r3, [sp, #0]
 800e278:	9b06      	ldr	r3, [sp, #24]
 800e27a:	3301      	adds	r3, #1
 800e27c:	9306      	str	r3, [sp, #24]
 800e27e:	2301      	movs	r3, #1
 800e280:	9308      	str	r3, [sp, #32]
 800e282:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e284:	2b00      	cmp	r3, #0
 800e286:	f000 81b8 	beq.w	800e5fa <_dtoa_r+0xb62>
 800e28a:	6923      	ldr	r3, [r4, #16]
 800e28c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e290:	6918      	ldr	r0, [r3, #16]
 800e292:	f000 fb79 	bl	800e988 <__hi0bits>
 800e296:	f1c0 0020 	rsb	r0, r0, #32
 800e29a:	9b06      	ldr	r3, [sp, #24]
 800e29c:	4418      	add	r0, r3
 800e29e:	f010 001f 	ands.w	r0, r0, #31
 800e2a2:	f000 8082 	beq.w	800e3aa <_dtoa_r+0x912>
 800e2a6:	f1c0 0320 	rsb	r3, r0, #32
 800e2aa:	2b04      	cmp	r3, #4
 800e2ac:	dd73      	ble.n	800e396 <_dtoa_r+0x8fe>
 800e2ae:	9b00      	ldr	r3, [sp, #0]
 800e2b0:	f1c0 001c 	rsb	r0, r0, #28
 800e2b4:	4403      	add	r3, r0
 800e2b6:	9300      	str	r3, [sp, #0]
 800e2b8:	9b06      	ldr	r3, [sp, #24]
 800e2ba:	4403      	add	r3, r0
 800e2bc:	4406      	add	r6, r0
 800e2be:	9306      	str	r3, [sp, #24]
 800e2c0:	9b00      	ldr	r3, [sp, #0]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	dd05      	ble.n	800e2d2 <_dtoa_r+0x83a>
 800e2c6:	9902      	ldr	r1, [sp, #8]
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	4648      	mov	r0, r9
 800e2cc:	f000 fcba 	bl	800ec44 <__lshift>
 800e2d0:	9002      	str	r0, [sp, #8]
 800e2d2:	9b06      	ldr	r3, [sp, #24]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	dd05      	ble.n	800e2e4 <_dtoa_r+0x84c>
 800e2d8:	4621      	mov	r1, r4
 800e2da:	461a      	mov	r2, r3
 800e2dc:	4648      	mov	r0, r9
 800e2de:	f000 fcb1 	bl	800ec44 <__lshift>
 800e2e2:	4604      	mov	r4, r0
 800e2e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d061      	beq.n	800e3ae <_dtoa_r+0x916>
 800e2ea:	9802      	ldr	r0, [sp, #8]
 800e2ec:	4621      	mov	r1, r4
 800e2ee:	f000 fd15 	bl	800ed1c <__mcmp>
 800e2f2:	2800      	cmp	r0, #0
 800e2f4:	da5b      	bge.n	800e3ae <_dtoa_r+0x916>
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	9902      	ldr	r1, [sp, #8]
 800e2fa:	220a      	movs	r2, #10
 800e2fc:	4648      	mov	r0, r9
 800e2fe:	f000 fafd 	bl	800e8fc <__multadd>
 800e302:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e304:	9002      	str	r0, [sp, #8]
 800e306:	f107 38ff 	add.w	r8, r7, #4294967295
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	f000 8177 	beq.w	800e5fe <_dtoa_r+0xb66>
 800e310:	4629      	mov	r1, r5
 800e312:	2300      	movs	r3, #0
 800e314:	220a      	movs	r2, #10
 800e316:	4648      	mov	r0, r9
 800e318:	f000 faf0 	bl	800e8fc <__multadd>
 800e31c:	f1bb 0f00 	cmp.w	fp, #0
 800e320:	4605      	mov	r5, r0
 800e322:	dc6f      	bgt.n	800e404 <_dtoa_r+0x96c>
 800e324:	9b07      	ldr	r3, [sp, #28]
 800e326:	2b02      	cmp	r3, #2
 800e328:	dc49      	bgt.n	800e3be <_dtoa_r+0x926>
 800e32a:	e06b      	b.n	800e404 <_dtoa_r+0x96c>
 800e32c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e32e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e332:	e73c      	b.n	800e1ae <_dtoa_r+0x716>
 800e334:	3fe00000 	.word	0x3fe00000
 800e338:	40240000 	.word	0x40240000
 800e33c:	9b03      	ldr	r3, [sp, #12]
 800e33e:	1e5c      	subs	r4, r3, #1
 800e340:	9b08      	ldr	r3, [sp, #32]
 800e342:	42a3      	cmp	r3, r4
 800e344:	db09      	blt.n	800e35a <_dtoa_r+0x8c2>
 800e346:	1b1c      	subs	r4, r3, r4
 800e348:	9b03      	ldr	r3, [sp, #12]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	f6bf af30 	bge.w	800e1b0 <_dtoa_r+0x718>
 800e350:	9b00      	ldr	r3, [sp, #0]
 800e352:	9a03      	ldr	r2, [sp, #12]
 800e354:	1a9e      	subs	r6, r3, r2
 800e356:	2300      	movs	r3, #0
 800e358:	e72b      	b.n	800e1b2 <_dtoa_r+0x71a>
 800e35a:	9b08      	ldr	r3, [sp, #32]
 800e35c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e35e:	9408      	str	r4, [sp, #32]
 800e360:	1ae3      	subs	r3, r4, r3
 800e362:	441a      	add	r2, r3
 800e364:	9e00      	ldr	r6, [sp, #0]
 800e366:	9b03      	ldr	r3, [sp, #12]
 800e368:	920d      	str	r2, [sp, #52]	@ 0x34
 800e36a:	2400      	movs	r4, #0
 800e36c:	e721      	b.n	800e1b2 <_dtoa_r+0x71a>
 800e36e:	9c08      	ldr	r4, [sp, #32]
 800e370:	9e00      	ldr	r6, [sp, #0]
 800e372:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e374:	e728      	b.n	800e1c8 <_dtoa_r+0x730>
 800e376:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e37a:	e751      	b.n	800e220 <_dtoa_r+0x788>
 800e37c:	9a08      	ldr	r2, [sp, #32]
 800e37e:	9902      	ldr	r1, [sp, #8]
 800e380:	e750      	b.n	800e224 <_dtoa_r+0x78c>
 800e382:	f8cd 8008 	str.w	r8, [sp, #8]
 800e386:	e751      	b.n	800e22c <_dtoa_r+0x794>
 800e388:	2300      	movs	r3, #0
 800e38a:	e779      	b.n	800e280 <_dtoa_r+0x7e8>
 800e38c:	9b04      	ldr	r3, [sp, #16]
 800e38e:	e777      	b.n	800e280 <_dtoa_r+0x7e8>
 800e390:	2300      	movs	r3, #0
 800e392:	9308      	str	r3, [sp, #32]
 800e394:	e779      	b.n	800e28a <_dtoa_r+0x7f2>
 800e396:	d093      	beq.n	800e2c0 <_dtoa_r+0x828>
 800e398:	9a00      	ldr	r2, [sp, #0]
 800e39a:	331c      	adds	r3, #28
 800e39c:	441a      	add	r2, r3
 800e39e:	9200      	str	r2, [sp, #0]
 800e3a0:	9a06      	ldr	r2, [sp, #24]
 800e3a2:	441a      	add	r2, r3
 800e3a4:	441e      	add	r6, r3
 800e3a6:	9206      	str	r2, [sp, #24]
 800e3a8:	e78a      	b.n	800e2c0 <_dtoa_r+0x828>
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	e7f4      	b.n	800e398 <_dtoa_r+0x900>
 800e3ae:	9b03      	ldr	r3, [sp, #12]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	46b8      	mov	r8, r7
 800e3b4:	dc20      	bgt.n	800e3f8 <_dtoa_r+0x960>
 800e3b6:	469b      	mov	fp, r3
 800e3b8:	9b07      	ldr	r3, [sp, #28]
 800e3ba:	2b02      	cmp	r3, #2
 800e3bc:	dd1e      	ble.n	800e3fc <_dtoa_r+0x964>
 800e3be:	f1bb 0f00 	cmp.w	fp, #0
 800e3c2:	f47f adb1 	bne.w	800df28 <_dtoa_r+0x490>
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	465b      	mov	r3, fp
 800e3ca:	2205      	movs	r2, #5
 800e3cc:	4648      	mov	r0, r9
 800e3ce:	f000 fa95 	bl	800e8fc <__multadd>
 800e3d2:	4601      	mov	r1, r0
 800e3d4:	4604      	mov	r4, r0
 800e3d6:	9802      	ldr	r0, [sp, #8]
 800e3d8:	f000 fca0 	bl	800ed1c <__mcmp>
 800e3dc:	2800      	cmp	r0, #0
 800e3de:	f77f ada3 	ble.w	800df28 <_dtoa_r+0x490>
 800e3e2:	4656      	mov	r6, sl
 800e3e4:	2331      	movs	r3, #49	@ 0x31
 800e3e6:	f806 3b01 	strb.w	r3, [r6], #1
 800e3ea:	f108 0801 	add.w	r8, r8, #1
 800e3ee:	e59f      	b.n	800df30 <_dtoa_r+0x498>
 800e3f0:	9c03      	ldr	r4, [sp, #12]
 800e3f2:	46b8      	mov	r8, r7
 800e3f4:	4625      	mov	r5, r4
 800e3f6:	e7f4      	b.n	800e3e2 <_dtoa_r+0x94a>
 800e3f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e3fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	f000 8101 	beq.w	800e606 <_dtoa_r+0xb6e>
 800e404:	2e00      	cmp	r6, #0
 800e406:	dd05      	ble.n	800e414 <_dtoa_r+0x97c>
 800e408:	4629      	mov	r1, r5
 800e40a:	4632      	mov	r2, r6
 800e40c:	4648      	mov	r0, r9
 800e40e:	f000 fc19 	bl	800ec44 <__lshift>
 800e412:	4605      	mov	r5, r0
 800e414:	9b08      	ldr	r3, [sp, #32]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d05c      	beq.n	800e4d4 <_dtoa_r+0xa3c>
 800e41a:	6869      	ldr	r1, [r5, #4]
 800e41c:	4648      	mov	r0, r9
 800e41e:	f000 fa0b 	bl	800e838 <_Balloc>
 800e422:	4606      	mov	r6, r0
 800e424:	b928      	cbnz	r0, 800e432 <_dtoa_r+0x99a>
 800e426:	4b82      	ldr	r3, [pc, #520]	@ (800e630 <_dtoa_r+0xb98>)
 800e428:	4602      	mov	r2, r0
 800e42a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e42e:	f7ff bb4a 	b.w	800dac6 <_dtoa_r+0x2e>
 800e432:	692a      	ldr	r2, [r5, #16]
 800e434:	3202      	adds	r2, #2
 800e436:	0092      	lsls	r2, r2, #2
 800e438:	f105 010c 	add.w	r1, r5, #12
 800e43c:	300c      	adds	r0, #12
 800e43e:	f7ff fa94 	bl	800d96a <memcpy>
 800e442:	2201      	movs	r2, #1
 800e444:	4631      	mov	r1, r6
 800e446:	4648      	mov	r0, r9
 800e448:	f000 fbfc 	bl	800ec44 <__lshift>
 800e44c:	f10a 0301 	add.w	r3, sl, #1
 800e450:	9300      	str	r3, [sp, #0]
 800e452:	eb0a 030b 	add.w	r3, sl, fp
 800e456:	9308      	str	r3, [sp, #32]
 800e458:	9b04      	ldr	r3, [sp, #16]
 800e45a:	f003 0301 	and.w	r3, r3, #1
 800e45e:	462f      	mov	r7, r5
 800e460:	9306      	str	r3, [sp, #24]
 800e462:	4605      	mov	r5, r0
 800e464:	9b00      	ldr	r3, [sp, #0]
 800e466:	9802      	ldr	r0, [sp, #8]
 800e468:	4621      	mov	r1, r4
 800e46a:	f103 3bff 	add.w	fp, r3, #4294967295
 800e46e:	f7ff fa8a 	bl	800d986 <quorem>
 800e472:	4603      	mov	r3, r0
 800e474:	3330      	adds	r3, #48	@ 0x30
 800e476:	9003      	str	r0, [sp, #12]
 800e478:	4639      	mov	r1, r7
 800e47a:	9802      	ldr	r0, [sp, #8]
 800e47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e47e:	f000 fc4d 	bl	800ed1c <__mcmp>
 800e482:	462a      	mov	r2, r5
 800e484:	9004      	str	r0, [sp, #16]
 800e486:	4621      	mov	r1, r4
 800e488:	4648      	mov	r0, r9
 800e48a:	f000 fc63 	bl	800ed54 <__mdiff>
 800e48e:	68c2      	ldr	r2, [r0, #12]
 800e490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e492:	4606      	mov	r6, r0
 800e494:	bb02      	cbnz	r2, 800e4d8 <_dtoa_r+0xa40>
 800e496:	4601      	mov	r1, r0
 800e498:	9802      	ldr	r0, [sp, #8]
 800e49a:	f000 fc3f 	bl	800ed1c <__mcmp>
 800e49e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4a0:	4602      	mov	r2, r0
 800e4a2:	4631      	mov	r1, r6
 800e4a4:	4648      	mov	r0, r9
 800e4a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800e4a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e4aa:	f000 fa05 	bl	800e8b8 <_Bfree>
 800e4ae:	9b07      	ldr	r3, [sp, #28]
 800e4b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e4b2:	9e00      	ldr	r6, [sp, #0]
 800e4b4:	ea42 0103 	orr.w	r1, r2, r3
 800e4b8:	9b06      	ldr	r3, [sp, #24]
 800e4ba:	4319      	orrs	r1, r3
 800e4bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4be:	d10d      	bne.n	800e4dc <_dtoa_r+0xa44>
 800e4c0:	2b39      	cmp	r3, #57	@ 0x39
 800e4c2:	d027      	beq.n	800e514 <_dtoa_r+0xa7c>
 800e4c4:	9a04      	ldr	r2, [sp, #16]
 800e4c6:	2a00      	cmp	r2, #0
 800e4c8:	dd01      	ble.n	800e4ce <_dtoa_r+0xa36>
 800e4ca:	9b03      	ldr	r3, [sp, #12]
 800e4cc:	3331      	adds	r3, #49	@ 0x31
 800e4ce:	f88b 3000 	strb.w	r3, [fp]
 800e4d2:	e52e      	b.n	800df32 <_dtoa_r+0x49a>
 800e4d4:	4628      	mov	r0, r5
 800e4d6:	e7b9      	b.n	800e44c <_dtoa_r+0x9b4>
 800e4d8:	2201      	movs	r2, #1
 800e4da:	e7e2      	b.n	800e4a2 <_dtoa_r+0xa0a>
 800e4dc:	9904      	ldr	r1, [sp, #16]
 800e4de:	2900      	cmp	r1, #0
 800e4e0:	db04      	blt.n	800e4ec <_dtoa_r+0xa54>
 800e4e2:	9807      	ldr	r0, [sp, #28]
 800e4e4:	4301      	orrs	r1, r0
 800e4e6:	9806      	ldr	r0, [sp, #24]
 800e4e8:	4301      	orrs	r1, r0
 800e4ea:	d120      	bne.n	800e52e <_dtoa_r+0xa96>
 800e4ec:	2a00      	cmp	r2, #0
 800e4ee:	ddee      	ble.n	800e4ce <_dtoa_r+0xa36>
 800e4f0:	9902      	ldr	r1, [sp, #8]
 800e4f2:	9300      	str	r3, [sp, #0]
 800e4f4:	2201      	movs	r2, #1
 800e4f6:	4648      	mov	r0, r9
 800e4f8:	f000 fba4 	bl	800ec44 <__lshift>
 800e4fc:	4621      	mov	r1, r4
 800e4fe:	9002      	str	r0, [sp, #8]
 800e500:	f000 fc0c 	bl	800ed1c <__mcmp>
 800e504:	2800      	cmp	r0, #0
 800e506:	9b00      	ldr	r3, [sp, #0]
 800e508:	dc02      	bgt.n	800e510 <_dtoa_r+0xa78>
 800e50a:	d1e0      	bne.n	800e4ce <_dtoa_r+0xa36>
 800e50c:	07da      	lsls	r2, r3, #31
 800e50e:	d5de      	bpl.n	800e4ce <_dtoa_r+0xa36>
 800e510:	2b39      	cmp	r3, #57	@ 0x39
 800e512:	d1da      	bne.n	800e4ca <_dtoa_r+0xa32>
 800e514:	2339      	movs	r3, #57	@ 0x39
 800e516:	f88b 3000 	strb.w	r3, [fp]
 800e51a:	4633      	mov	r3, r6
 800e51c:	461e      	mov	r6, r3
 800e51e:	3b01      	subs	r3, #1
 800e520:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e524:	2a39      	cmp	r2, #57	@ 0x39
 800e526:	d04e      	beq.n	800e5c6 <_dtoa_r+0xb2e>
 800e528:	3201      	adds	r2, #1
 800e52a:	701a      	strb	r2, [r3, #0]
 800e52c:	e501      	b.n	800df32 <_dtoa_r+0x49a>
 800e52e:	2a00      	cmp	r2, #0
 800e530:	dd03      	ble.n	800e53a <_dtoa_r+0xaa2>
 800e532:	2b39      	cmp	r3, #57	@ 0x39
 800e534:	d0ee      	beq.n	800e514 <_dtoa_r+0xa7c>
 800e536:	3301      	adds	r3, #1
 800e538:	e7c9      	b.n	800e4ce <_dtoa_r+0xa36>
 800e53a:	9a00      	ldr	r2, [sp, #0]
 800e53c:	9908      	ldr	r1, [sp, #32]
 800e53e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e542:	428a      	cmp	r2, r1
 800e544:	d028      	beq.n	800e598 <_dtoa_r+0xb00>
 800e546:	9902      	ldr	r1, [sp, #8]
 800e548:	2300      	movs	r3, #0
 800e54a:	220a      	movs	r2, #10
 800e54c:	4648      	mov	r0, r9
 800e54e:	f000 f9d5 	bl	800e8fc <__multadd>
 800e552:	42af      	cmp	r7, r5
 800e554:	9002      	str	r0, [sp, #8]
 800e556:	f04f 0300 	mov.w	r3, #0
 800e55a:	f04f 020a 	mov.w	r2, #10
 800e55e:	4639      	mov	r1, r7
 800e560:	4648      	mov	r0, r9
 800e562:	d107      	bne.n	800e574 <_dtoa_r+0xadc>
 800e564:	f000 f9ca 	bl	800e8fc <__multadd>
 800e568:	4607      	mov	r7, r0
 800e56a:	4605      	mov	r5, r0
 800e56c:	9b00      	ldr	r3, [sp, #0]
 800e56e:	3301      	adds	r3, #1
 800e570:	9300      	str	r3, [sp, #0]
 800e572:	e777      	b.n	800e464 <_dtoa_r+0x9cc>
 800e574:	f000 f9c2 	bl	800e8fc <__multadd>
 800e578:	4629      	mov	r1, r5
 800e57a:	4607      	mov	r7, r0
 800e57c:	2300      	movs	r3, #0
 800e57e:	220a      	movs	r2, #10
 800e580:	4648      	mov	r0, r9
 800e582:	f000 f9bb 	bl	800e8fc <__multadd>
 800e586:	4605      	mov	r5, r0
 800e588:	e7f0      	b.n	800e56c <_dtoa_r+0xad4>
 800e58a:	f1bb 0f00 	cmp.w	fp, #0
 800e58e:	bfcc      	ite	gt
 800e590:	465e      	movgt	r6, fp
 800e592:	2601      	movle	r6, #1
 800e594:	4456      	add	r6, sl
 800e596:	2700      	movs	r7, #0
 800e598:	9902      	ldr	r1, [sp, #8]
 800e59a:	9300      	str	r3, [sp, #0]
 800e59c:	2201      	movs	r2, #1
 800e59e:	4648      	mov	r0, r9
 800e5a0:	f000 fb50 	bl	800ec44 <__lshift>
 800e5a4:	4621      	mov	r1, r4
 800e5a6:	9002      	str	r0, [sp, #8]
 800e5a8:	f000 fbb8 	bl	800ed1c <__mcmp>
 800e5ac:	2800      	cmp	r0, #0
 800e5ae:	dcb4      	bgt.n	800e51a <_dtoa_r+0xa82>
 800e5b0:	d102      	bne.n	800e5b8 <_dtoa_r+0xb20>
 800e5b2:	9b00      	ldr	r3, [sp, #0]
 800e5b4:	07db      	lsls	r3, r3, #31
 800e5b6:	d4b0      	bmi.n	800e51a <_dtoa_r+0xa82>
 800e5b8:	4633      	mov	r3, r6
 800e5ba:	461e      	mov	r6, r3
 800e5bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e5c0:	2a30      	cmp	r2, #48	@ 0x30
 800e5c2:	d0fa      	beq.n	800e5ba <_dtoa_r+0xb22>
 800e5c4:	e4b5      	b.n	800df32 <_dtoa_r+0x49a>
 800e5c6:	459a      	cmp	sl, r3
 800e5c8:	d1a8      	bne.n	800e51c <_dtoa_r+0xa84>
 800e5ca:	2331      	movs	r3, #49	@ 0x31
 800e5cc:	f108 0801 	add.w	r8, r8, #1
 800e5d0:	f88a 3000 	strb.w	r3, [sl]
 800e5d4:	e4ad      	b.n	800df32 <_dtoa_r+0x49a>
 800e5d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e5d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e634 <_dtoa_r+0xb9c>
 800e5dc:	b11b      	cbz	r3, 800e5e6 <_dtoa_r+0xb4e>
 800e5de:	f10a 0308 	add.w	r3, sl, #8
 800e5e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e5e4:	6013      	str	r3, [r2, #0]
 800e5e6:	4650      	mov	r0, sl
 800e5e8:	b017      	add	sp, #92	@ 0x5c
 800e5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5ee:	9b07      	ldr	r3, [sp, #28]
 800e5f0:	2b01      	cmp	r3, #1
 800e5f2:	f77f ae2e 	ble.w	800e252 <_dtoa_r+0x7ba>
 800e5f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e5f8:	9308      	str	r3, [sp, #32]
 800e5fa:	2001      	movs	r0, #1
 800e5fc:	e64d      	b.n	800e29a <_dtoa_r+0x802>
 800e5fe:	f1bb 0f00 	cmp.w	fp, #0
 800e602:	f77f aed9 	ble.w	800e3b8 <_dtoa_r+0x920>
 800e606:	4656      	mov	r6, sl
 800e608:	9802      	ldr	r0, [sp, #8]
 800e60a:	4621      	mov	r1, r4
 800e60c:	f7ff f9bb 	bl	800d986 <quorem>
 800e610:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e614:	f806 3b01 	strb.w	r3, [r6], #1
 800e618:	eba6 020a 	sub.w	r2, r6, sl
 800e61c:	4593      	cmp	fp, r2
 800e61e:	ddb4      	ble.n	800e58a <_dtoa_r+0xaf2>
 800e620:	9902      	ldr	r1, [sp, #8]
 800e622:	2300      	movs	r3, #0
 800e624:	220a      	movs	r2, #10
 800e626:	4648      	mov	r0, r9
 800e628:	f000 f968 	bl	800e8fc <__multadd>
 800e62c:	9002      	str	r0, [sp, #8]
 800e62e:	e7eb      	b.n	800e608 <_dtoa_r+0xb70>
 800e630:	0800f930 	.word	0x0800f930
 800e634:	0800f8b4 	.word	0x0800f8b4

0800e638 <_free_r>:
 800e638:	b538      	push	{r3, r4, r5, lr}
 800e63a:	4605      	mov	r5, r0
 800e63c:	2900      	cmp	r1, #0
 800e63e:	d041      	beq.n	800e6c4 <_free_r+0x8c>
 800e640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e644:	1f0c      	subs	r4, r1, #4
 800e646:	2b00      	cmp	r3, #0
 800e648:	bfb8      	it	lt
 800e64a:	18e4      	addlt	r4, r4, r3
 800e64c:	f000 f8e8 	bl	800e820 <__malloc_lock>
 800e650:	4a1d      	ldr	r2, [pc, #116]	@ (800e6c8 <_free_r+0x90>)
 800e652:	6813      	ldr	r3, [r2, #0]
 800e654:	b933      	cbnz	r3, 800e664 <_free_r+0x2c>
 800e656:	6063      	str	r3, [r4, #4]
 800e658:	6014      	str	r4, [r2, #0]
 800e65a:	4628      	mov	r0, r5
 800e65c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e660:	f000 b8e4 	b.w	800e82c <__malloc_unlock>
 800e664:	42a3      	cmp	r3, r4
 800e666:	d908      	bls.n	800e67a <_free_r+0x42>
 800e668:	6820      	ldr	r0, [r4, #0]
 800e66a:	1821      	adds	r1, r4, r0
 800e66c:	428b      	cmp	r3, r1
 800e66e:	bf01      	itttt	eq
 800e670:	6819      	ldreq	r1, [r3, #0]
 800e672:	685b      	ldreq	r3, [r3, #4]
 800e674:	1809      	addeq	r1, r1, r0
 800e676:	6021      	streq	r1, [r4, #0]
 800e678:	e7ed      	b.n	800e656 <_free_r+0x1e>
 800e67a:	461a      	mov	r2, r3
 800e67c:	685b      	ldr	r3, [r3, #4]
 800e67e:	b10b      	cbz	r3, 800e684 <_free_r+0x4c>
 800e680:	42a3      	cmp	r3, r4
 800e682:	d9fa      	bls.n	800e67a <_free_r+0x42>
 800e684:	6811      	ldr	r1, [r2, #0]
 800e686:	1850      	adds	r0, r2, r1
 800e688:	42a0      	cmp	r0, r4
 800e68a:	d10b      	bne.n	800e6a4 <_free_r+0x6c>
 800e68c:	6820      	ldr	r0, [r4, #0]
 800e68e:	4401      	add	r1, r0
 800e690:	1850      	adds	r0, r2, r1
 800e692:	4283      	cmp	r3, r0
 800e694:	6011      	str	r1, [r2, #0]
 800e696:	d1e0      	bne.n	800e65a <_free_r+0x22>
 800e698:	6818      	ldr	r0, [r3, #0]
 800e69a:	685b      	ldr	r3, [r3, #4]
 800e69c:	6053      	str	r3, [r2, #4]
 800e69e:	4408      	add	r0, r1
 800e6a0:	6010      	str	r0, [r2, #0]
 800e6a2:	e7da      	b.n	800e65a <_free_r+0x22>
 800e6a4:	d902      	bls.n	800e6ac <_free_r+0x74>
 800e6a6:	230c      	movs	r3, #12
 800e6a8:	602b      	str	r3, [r5, #0]
 800e6aa:	e7d6      	b.n	800e65a <_free_r+0x22>
 800e6ac:	6820      	ldr	r0, [r4, #0]
 800e6ae:	1821      	adds	r1, r4, r0
 800e6b0:	428b      	cmp	r3, r1
 800e6b2:	bf04      	itt	eq
 800e6b4:	6819      	ldreq	r1, [r3, #0]
 800e6b6:	685b      	ldreq	r3, [r3, #4]
 800e6b8:	6063      	str	r3, [r4, #4]
 800e6ba:	bf04      	itt	eq
 800e6bc:	1809      	addeq	r1, r1, r0
 800e6be:	6021      	streq	r1, [r4, #0]
 800e6c0:	6054      	str	r4, [r2, #4]
 800e6c2:	e7ca      	b.n	800e65a <_free_r+0x22>
 800e6c4:	bd38      	pop	{r3, r4, r5, pc}
 800e6c6:	bf00      	nop
 800e6c8:	200033dc 	.word	0x200033dc

0800e6cc <malloc>:
 800e6cc:	4b02      	ldr	r3, [pc, #8]	@ (800e6d8 <malloc+0xc>)
 800e6ce:	4601      	mov	r1, r0
 800e6d0:	6818      	ldr	r0, [r3, #0]
 800e6d2:	f000 b825 	b.w	800e720 <_malloc_r>
 800e6d6:	bf00      	nop
 800e6d8:	2000001c 	.word	0x2000001c

0800e6dc <sbrk_aligned>:
 800e6dc:	b570      	push	{r4, r5, r6, lr}
 800e6de:	4e0f      	ldr	r6, [pc, #60]	@ (800e71c <sbrk_aligned+0x40>)
 800e6e0:	460c      	mov	r4, r1
 800e6e2:	6831      	ldr	r1, [r6, #0]
 800e6e4:	4605      	mov	r5, r0
 800e6e6:	b911      	cbnz	r1, 800e6ee <sbrk_aligned+0x12>
 800e6e8:	f000 fe92 	bl	800f410 <_sbrk_r>
 800e6ec:	6030      	str	r0, [r6, #0]
 800e6ee:	4621      	mov	r1, r4
 800e6f0:	4628      	mov	r0, r5
 800e6f2:	f000 fe8d 	bl	800f410 <_sbrk_r>
 800e6f6:	1c43      	adds	r3, r0, #1
 800e6f8:	d103      	bne.n	800e702 <sbrk_aligned+0x26>
 800e6fa:	f04f 34ff 	mov.w	r4, #4294967295
 800e6fe:	4620      	mov	r0, r4
 800e700:	bd70      	pop	{r4, r5, r6, pc}
 800e702:	1cc4      	adds	r4, r0, #3
 800e704:	f024 0403 	bic.w	r4, r4, #3
 800e708:	42a0      	cmp	r0, r4
 800e70a:	d0f8      	beq.n	800e6fe <sbrk_aligned+0x22>
 800e70c:	1a21      	subs	r1, r4, r0
 800e70e:	4628      	mov	r0, r5
 800e710:	f000 fe7e 	bl	800f410 <_sbrk_r>
 800e714:	3001      	adds	r0, #1
 800e716:	d1f2      	bne.n	800e6fe <sbrk_aligned+0x22>
 800e718:	e7ef      	b.n	800e6fa <sbrk_aligned+0x1e>
 800e71a:	bf00      	nop
 800e71c:	200033d8 	.word	0x200033d8

0800e720 <_malloc_r>:
 800e720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e724:	1ccd      	adds	r5, r1, #3
 800e726:	f025 0503 	bic.w	r5, r5, #3
 800e72a:	3508      	adds	r5, #8
 800e72c:	2d0c      	cmp	r5, #12
 800e72e:	bf38      	it	cc
 800e730:	250c      	movcc	r5, #12
 800e732:	2d00      	cmp	r5, #0
 800e734:	4606      	mov	r6, r0
 800e736:	db01      	blt.n	800e73c <_malloc_r+0x1c>
 800e738:	42a9      	cmp	r1, r5
 800e73a:	d904      	bls.n	800e746 <_malloc_r+0x26>
 800e73c:	230c      	movs	r3, #12
 800e73e:	6033      	str	r3, [r6, #0]
 800e740:	2000      	movs	r0, #0
 800e742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e746:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e81c <_malloc_r+0xfc>
 800e74a:	f000 f869 	bl	800e820 <__malloc_lock>
 800e74e:	f8d8 3000 	ldr.w	r3, [r8]
 800e752:	461c      	mov	r4, r3
 800e754:	bb44      	cbnz	r4, 800e7a8 <_malloc_r+0x88>
 800e756:	4629      	mov	r1, r5
 800e758:	4630      	mov	r0, r6
 800e75a:	f7ff ffbf 	bl	800e6dc <sbrk_aligned>
 800e75e:	1c43      	adds	r3, r0, #1
 800e760:	4604      	mov	r4, r0
 800e762:	d158      	bne.n	800e816 <_malloc_r+0xf6>
 800e764:	f8d8 4000 	ldr.w	r4, [r8]
 800e768:	4627      	mov	r7, r4
 800e76a:	2f00      	cmp	r7, #0
 800e76c:	d143      	bne.n	800e7f6 <_malloc_r+0xd6>
 800e76e:	2c00      	cmp	r4, #0
 800e770:	d04b      	beq.n	800e80a <_malloc_r+0xea>
 800e772:	6823      	ldr	r3, [r4, #0]
 800e774:	4639      	mov	r1, r7
 800e776:	4630      	mov	r0, r6
 800e778:	eb04 0903 	add.w	r9, r4, r3
 800e77c:	f000 fe48 	bl	800f410 <_sbrk_r>
 800e780:	4581      	cmp	r9, r0
 800e782:	d142      	bne.n	800e80a <_malloc_r+0xea>
 800e784:	6821      	ldr	r1, [r4, #0]
 800e786:	1a6d      	subs	r5, r5, r1
 800e788:	4629      	mov	r1, r5
 800e78a:	4630      	mov	r0, r6
 800e78c:	f7ff ffa6 	bl	800e6dc <sbrk_aligned>
 800e790:	3001      	adds	r0, #1
 800e792:	d03a      	beq.n	800e80a <_malloc_r+0xea>
 800e794:	6823      	ldr	r3, [r4, #0]
 800e796:	442b      	add	r3, r5
 800e798:	6023      	str	r3, [r4, #0]
 800e79a:	f8d8 3000 	ldr.w	r3, [r8]
 800e79e:	685a      	ldr	r2, [r3, #4]
 800e7a0:	bb62      	cbnz	r2, 800e7fc <_malloc_r+0xdc>
 800e7a2:	f8c8 7000 	str.w	r7, [r8]
 800e7a6:	e00f      	b.n	800e7c8 <_malloc_r+0xa8>
 800e7a8:	6822      	ldr	r2, [r4, #0]
 800e7aa:	1b52      	subs	r2, r2, r5
 800e7ac:	d420      	bmi.n	800e7f0 <_malloc_r+0xd0>
 800e7ae:	2a0b      	cmp	r2, #11
 800e7b0:	d917      	bls.n	800e7e2 <_malloc_r+0xc2>
 800e7b2:	1961      	adds	r1, r4, r5
 800e7b4:	42a3      	cmp	r3, r4
 800e7b6:	6025      	str	r5, [r4, #0]
 800e7b8:	bf18      	it	ne
 800e7ba:	6059      	strne	r1, [r3, #4]
 800e7bc:	6863      	ldr	r3, [r4, #4]
 800e7be:	bf08      	it	eq
 800e7c0:	f8c8 1000 	streq.w	r1, [r8]
 800e7c4:	5162      	str	r2, [r4, r5]
 800e7c6:	604b      	str	r3, [r1, #4]
 800e7c8:	4630      	mov	r0, r6
 800e7ca:	f000 f82f 	bl	800e82c <__malloc_unlock>
 800e7ce:	f104 000b 	add.w	r0, r4, #11
 800e7d2:	1d23      	adds	r3, r4, #4
 800e7d4:	f020 0007 	bic.w	r0, r0, #7
 800e7d8:	1ac2      	subs	r2, r0, r3
 800e7da:	bf1c      	itt	ne
 800e7dc:	1a1b      	subne	r3, r3, r0
 800e7de:	50a3      	strne	r3, [r4, r2]
 800e7e0:	e7af      	b.n	800e742 <_malloc_r+0x22>
 800e7e2:	6862      	ldr	r2, [r4, #4]
 800e7e4:	42a3      	cmp	r3, r4
 800e7e6:	bf0c      	ite	eq
 800e7e8:	f8c8 2000 	streq.w	r2, [r8]
 800e7ec:	605a      	strne	r2, [r3, #4]
 800e7ee:	e7eb      	b.n	800e7c8 <_malloc_r+0xa8>
 800e7f0:	4623      	mov	r3, r4
 800e7f2:	6864      	ldr	r4, [r4, #4]
 800e7f4:	e7ae      	b.n	800e754 <_malloc_r+0x34>
 800e7f6:	463c      	mov	r4, r7
 800e7f8:	687f      	ldr	r7, [r7, #4]
 800e7fa:	e7b6      	b.n	800e76a <_malloc_r+0x4a>
 800e7fc:	461a      	mov	r2, r3
 800e7fe:	685b      	ldr	r3, [r3, #4]
 800e800:	42a3      	cmp	r3, r4
 800e802:	d1fb      	bne.n	800e7fc <_malloc_r+0xdc>
 800e804:	2300      	movs	r3, #0
 800e806:	6053      	str	r3, [r2, #4]
 800e808:	e7de      	b.n	800e7c8 <_malloc_r+0xa8>
 800e80a:	230c      	movs	r3, #12
 800e80c:	6033      	str	r3, [r6, #0]
 800e80e:	4630      	mov	r0, r6
 800e810:	f000 f80c 	bl	800e82c <__malloc_unlock>
 800e814:	e794      	b.n	800e740 <_malloc_r+0x20>
 800e816:	6005      	str	r5, [r0, #0]
 800e818:	e7d6      	b.n	800e7c8 <_malloc_r+0xa8>
 800e81a:	bf00      	nop
 800e81c:	200033dc 	.word	0x200033dc

0800e820 <__malloc_lock>:
 800e820:	4801      	ldr	r0, [pc, #4]	@ (800e828 <__malloc_lock+0x8>)
 800e822:	f7ff b8a0 	b.w	800d966 <__retarget_lock_acquire_recursive>
 800e826:	bf00      	nop
 800e828:	200033d4 	.word	0x200033d4

0800e82c <__malloc_unlock>:
 800e82c:	4801      	ldr	r0, [pc, #4]	@ (800e834 <__malloc_unlock+0x8>)
 800e82e:	f7ff b89b 	b.w	800d968 <__retarget_lock_release_recursive>
 800e832:	bf00      	nop
 800e834:	200033d4 	.word	0x200033d4

0800e838 <_Balloc>:
 800e838:	b570      	push	{r4, r5, r6, lr}
 800e83a:	69c6      	ldr	r6, [r0, #28]
 800e83c:	4604      	mov	r4, r0
 800e83e:	460d      	mov	r5, r1
 800e840:	b976      	cbnz	r6, 800e860 <_Balloc+0x28>
 800e842:	2010      	movs	r0, #16
 800e844:	f7ff ff42 	bl	800e6cc <malloc>
 800e848:	4602      	mov	r2, r0
 800e84a:	61e0      	str	r0, [r4, #28]
 800e84c:	b920      	cbnz	r0, 800e858 <_Balloc+0x20>
 800e84e:	4b18      	ldr	r3, [pc, #96]	@ (800e8b0 <_Balloc+0x78>)
 800e850:	4818      	ldr	r0, [pc, #96]	@ (800e8b4 <_Balloc+0x7c>)
 800e852:	216b      	movs	r1, #107	@ 0x6b
 800e854:	f000 fdec 	bl	800f430 <__assert_func>
 800e858:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e85c:	6006      	str	r6, [r0, #0]
 800e85e:	60c6      	str	r6, [r0, #12]
 800e860:	69e6      	ldr	r6, [r4, #28]
 800e862:	68f3      	ldr	r3, [r6, #12]
 800e864:	b183      	cbz	r3, 800e888 <_Balloc+0x50>
 800e866:	69e3      	ldr	r3, [r4, #28]
 800e868:	68db      	ldr	r3, [r3, #12]
 800e86a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e86e:	b9b8      	cbnz	r0, 800e8a0 <_Balloc+0x68>
 800e870:	2101      	movs	r1, #1
 800e872:	fa01 f605 	lsl.w	r6, r1, r5
 800e876:	1d72      	adds	r2, r6, #5
 800e878:	0092      	lsls	r2, r2, #2
 800e87a:	4620      	mov	r0, r4
 800e87c:	f000 fdf6 	bl	800f46c <_calloc_r>
 800e880:	b160      	cbz	r0, 800e89c <_Balloc+0x64>
 800e882:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e886:	e00e      	b.n	800e8a6 <_Balloc+0x6e>
 800e888:	2221      	movs	r2, #33	@ 0x21
 800e88a:	2104      	movs	r1, #4
 800e88c:	4620      	mov	r0, r4
 800e88e:	f000 fded 	bl	800f46c <_calloc_r>
 800e892:	69e3      	ldr	r3, [r4, #28]
 800e894:	60f0      	str	r0, [r6, #12]
 800e896:	68db      	ldr	r3, [r3, #12]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d1e4      	bne.n	800e866 <_Balloc+0x2e>
 800e89c:	2000      	movs	r0, #0
 800e89e:	bd70      	pop	{r4, r5, r6, pc}
 800e8a0:	6802      	ldr	r2, [r0, #0]
 800e8a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e8ac:	e7f7      	b.n	800e89e <_Balloc+0x66>
 800e8ae:	bf00      	nop
 800e8b0:	0800f8c1 	.word	0x0800f8c1
 800e8b4:	0800f941 	.word	0x0800f941

0800e8b8 <_Bfree>:
 800e8b8:	b570      	push	{r4, r5, r6, lr}
 800e8ba:	69c6      	ldr	r6, [r0, #28]
 800e8bc:	4605      	mov	r5, r0
 800e8be:	460c      	mov	r4, r1
 800e8c0:	b976      	cbnz	r6, 800e8e0 <_Bfree+0x28>
 800e8c2:	2010      	movs	r0, #16
 800e8c4:	f7ff ff02 	bl	800e6cc <malloc>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	61e8      	str	r0, [r5, #28]
 800e8cc:	b920      	cbnz	r0, 800e8d8 <_Bfree+0x20>
 800e8ce:	4b09      	ldr	r3, [pc, #36]	@ (800e8f4 <_Bfree+0x3c>)
 800e8d0:	4809      	ldr	r0, [pc, #36]	@ (800e8f8 <_Bfree+0x40>)
 800e8d2:	218f      	movs	r1, #143	@ 0x8f
 800e8d4:	f000 fdac 	bl	800f430 <__assert_func>
 800e8d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e8dc:	6006      	str	r6, [r0, #0]
 800e8de:	60c6      	str	r6, [r0, #12]
 800e8e0:	b13c      	cbz	r4, 800e8f2 <_Bfree+0x3a>
 800e8e2:	69eb      	ldr	r3, [r5, #28]
 800e8e4:	6862      	ldr	r2, [r4, #4]
 800e8e6:	68db      	ldr	r3, [r3, #12]
 800e8e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e8ec:	6021      	str	r1, [r4, #0]
 800e8ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e8f2:	bd70      	pop	{r4, r5, r6, pc}
 800e8f4:	0800f8c1 	.word	0x0800f8c1
 800e8f8:	0800f941 	.word	0x0800f941

0800e8fc <__multadd>:
 800e8fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e900:	690d      	ldr	r5, [r1, #16]
 800e902:	4607      	mov	r7, r0
 800e904:	460c      	mov	r4, r1
 800e906:	461e      	mov	r6, r3
 800e908:	f101 0c14 	add.w	ip, r1, #20
 800e90c:	2000      	movs	r0, #0
 800e90e:	f8dc 3000 	ldr.w	r3, [ip]
 800e912:	b299      	uxth	r1, r3
 800e914:	fb02 6101 	mla	r1, r2, r1, r6
 800e918:	0c1e      	lsrs	r6, r3, #16
 800e91a:	0c0b      	lsrs	r3, r1, #16
 800e91c:	fb02 3306 	mla	r3, r2, r6, r3
 800e920:	b289      	uxth	r1, r1
 800e922:	3001      	adds	r0, #1
 800e924:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e928:	4285      	cmp	r5, r0
 800e92a:	f84c 1b04 	str.w	r1, [ip], #4
 800e92e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e932:	dcec      	bgt.n	800e90e <__multadd+0x12>
 800e934:	b30e      	cbz	r6, 800e97a <__multadd+0x7e>
 800e936:	68a3      	ldr	r3, [r4, #8]
 800e938:	42ab      	cmp	r3, r5
 800e93a:	dc19      	bgt.n	800e970 <__multadd+0x74>
 800e93c:	6861      	ldr	r1, [r4, #4]
 800e93e:	4638      	mov	r0, r7
 800e940:	3101      	adds	r1, #1
 800e942:	f7ff ff79 	bl	800e838 <_Balloc>
 800e946:	4680      	mov	r8, r0
 800e948:	b928      	cbnz	r0, 800e956 <__multadd+0x5a>
 800e94a:	4602      	mov	r2, r0
 800e94c:	4b0c      	ldr	r3, [pc, #48]	@ (800e980 <__multadd+0x84>)
 800e94e:	480d      	ldr	r0, [pc, #52]	@ (800e984 <__multadd+0x88>)
 800e950:	21ba      	movs	r1, #186	@ 0xba
 800e952:	f000 fd6d 	bl	800f430 <__assert_func>
 800e956:	6922      	ldr	r2, [r4, #16]
 800e958:	3202      	adds	r2, #2
 800e95a:	f104 010c 	add.w	r1, r4, #12
 800e95e:	0092      	lsls	r2, r2, #2
 800e960:	300c      	adds	r0, #12
 800e962:	f7ff f802 	bl	800d96a <memcpy>
 800e966:	4621      	mov	r1, r4
 800e968:	4638      	mov	r0, r7
 800e96a:	f7ff ffa5 	bl	800e8b8 <_Bfree>
 800e96e:	4644      	mov	r4, r8
 800e970:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e974:	3501      	adds	r5, #1
 800e976:	615e      	str	r6, [r3, #20]
 800e978:	6125      	str	r5, [r4, #16]
 800e97a:	4620      	mov	r0, r4
 800e97c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e980:	0800f930 	.word	0x0800f930
 800e984:	0800f941 	.word	0x0800f941

0800e988 <__hi0bits>:
 800e988:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e98c:	4603      	mov	r3, r0
 800e98e:	bf36      	itet	cc
 800e990:	0403      	lslcc	r3, r0, #16
 800e992:	2000      	movcs	r0, #0
 800e994:	2010      	movcc	r0, #16
 800e996:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e99a:	bf3c      	itt	cc
 800e99c:	021b      	lslcc	r3, r3, #8
 800e99e:	3008      	addcc	r0, #8
 800e9a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e9a4:	bf3c      	itt	cc
 800e9a6:	011b      	lslcc	r3, r3, #4
 800e9a8:	3004      	addcc	r0, #4
 800e9aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e9ae:	bf3c      	itt	cc
 800e9b0:	009b      	lslcc	r3, r3, #2
 800e9b2:	3002      	addcc	r0, #2
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	db05      	blt.n	800e9c4 <__hi0bits+0x3c>
 800e9b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e9bc:	f100 0001 	add.w	r0, r0, #1
 800e9c0:	bf08      	it	eq
 800e9c2:	2020      	moveq	r0, #32
 800e9c4:	4770      	bx	lr

0800e9c6 <__lo0bits>:
 800e9c6:	6803      	ldr	r3, [r0, #0]
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	f013 0007 	ands.w	r0, r3, #7
 800e9ce:	d00b      	beq.n	800e9e8 <__lo0bits+0x22>
 800e9d0:	07d9      	lsls	r1, r3, #31
 800e9d2:	d421      	bmi.n	800ea18 <__lo0bits+0x52>
 800e9d4:	0798      	lsls	r0, r3, #30
 800e9d6:	bf49      	itett	mi
 800e9d8:	085b      	lsrmi	r3, r3, #1
 800e9da:	089b      	lsrpl	r3, r3, #2
 800e9dc:	2001      	movmi	r0, #1
 800e9de:	6013      	strmi	r3, [r2, #0]
 800e9e0:	bf5c      	itt	pl
 800e9e2:	6013      	strpl	r3, [r2, #0]
 800e9e4:	2002      	movpl	r0, #2
 800e9e6:	4770      	bx	lr
 800e9e8:	b299      	uxth	r1, r3
 800e9ea:	b909      	cbnz	r1, 800e9f0 <__lo0bits+0x2a>
 800e9ec:	0c1b      	lsrs	r3, r3, #16
 800e9ee:	2010      	movs	r0, #16
 800e9f0:	b2d9      	uxtb	r1, r3
 800e9f2:	b909      	cbnz	r1, 800e9f8 <__lo0bits+0x32>
 800e9f4:	3008      	adds	r0, #8
 800e9f6:	0a1b      	lsrs	r3, r3, #8
 800e9f8:	0719      	lsls	r1, r3, #28
 800e9fa:	bf04      	itt	eq
 800e9fc:	091b      	lsreq	r3, r3, #4
 800e9fe:	3004      	addeq	r0, #4
 800ea00:	0799      	lsls	r1, r3, #30
 800ea02:	bf04      	itt	eq
 800ea04:	089b      	lsreq	r3, r3, #2
 800ea06:	3002      	addeq	r0, #2
 800ea08:	07d9      	lsls	r1, r3, #31
 800ea0a:	d403      	bmi.n	800ea14 <__lo0bits+0x4e>
 800ea0c:	085b      	lsrs	r3, r3, #1
 800ea0e:	f100 0001 	add.w	r0, r0, #1
 800ea12:	d003      	beq.n	800ea1c <__lo0bits+0x56>
 800ea14:	6013      	str	r3, [r2, #0]
 800ea16:	4770      	bx	lr
 800ea18:	2000      	movs	r0, #0
 800ea1a:	4770      	bx	lr
 800ea1c:	2020      	movs	r0, #32
 800ea1e:	4770      	bx	lr

0800ea20 <__i2b>:
 800ea20:	b510      	push	{r4, lr}
 800ea22:	460c      	mov	r4, r1
 800ea24:	2101      	movs	r1, #1
 800ea26:	f7ff ff07 	bl	800e838 <_Balloc>
 800ea2a:	4602      	mov	r2, r0
 800ea2c:	b928      	cbnz	r0, 800ea3a <__i2b+0x1a>
 800ea2e:	4b05      	ldr	r3, [pc, #20]	@ (800ea44 <__i2b+0x24>)
 800ea30:	4805      	ldr	r0, [pc, #20]	@ (800ea48 <__i2b+0x28>)
 800ea32:	f240 1145 	movw	r1, #325	@ 0x145
 800ea36:	f000 fcfb 	bl	800f430 <__assert_func>
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	6144      	str	r4, [r0, #20]
 800ea3e:	6103      	str	r3, [r0, #16]
 800ea40:	bd10      	pop	{r4, pc}
 800ea42:	bf00      	nop
 800ea44:	0800f930 	.word	0x0800f930
 800ea48:	0800f941 	.word	0x0800f941

0800ea4c <__multiply>:
 800ea4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea50:	4617      	mov	r7, r2
 800ea52:	690a      	ldr	r2, [r1, #16]
 800ea54:	693b      	ldr	r3, [r7, #16]
 800ea56:	429a      	cmp	r2, r3
 800ea58:	bfa8      	it	ge
 800ea5a:	463b      	movge	r3, r7
 800ea5c:	4689      	mov	r9, r1
 800ea5e:	bfa4      	itt	ge
 800ea60:	460f      	movge	r7, r1
 800ea62:	4699      	movge	r9, r3
 800ea64:	693d      	ldr	r5, [r7, #16]
 800ea66:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	6879      	ldr	r1, [r7, #4]
 800ea6e:	eb05 060a 	add.w	r6, r5, sl
 800ea72:	42b3      	cmp	r3, r6
 800ea74:	b085      	sub	sp, #20
 800ea76:	bfb8      	it	lt
 800ea78:	3101      	addlt	r1, #1
 800ea7a:	f7ff fedd 	bl	800e838 <_Balloc>
 800ea7e:	b930      	cbnz	r0, 800ea8e <__multiply+0x42>
 800ea80:	4602      	mov	r2, r0
 800ea82:	4b41      	ldr	r3, [pc, #260]	@ (800eb88 <__multiply+0x13c>)
 800ea84:	4841      	ldr	r0, [pc, #260]	@ (800eb8c <__multiply+0x140>)
 800ea86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ea8a:	f000 fcd1 	bl	800f430 <__assert_func>
 800ea8e:	f100 0414 	add.w	r4, r0, #20
 800ea92:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ea96:	4623      	mov	r3, r4
 800ea98:	2200      	movs	r2, #0
 800ea9a:	4573      	cmp	r3, lr
 800ea9c:	d320      	bcc.n	800eae0 <__multiply+0x94>
 800ea9e:	f107 0814 	add.w	r8, r7, #20
 800eaa2:	f109 0114 	add.w	r1, r9, #20
 800eaa6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800eaaa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800eaae:	9302      	str	r3, [sp, #8]
 800eab0:	1beb      	subs	r3, r5, r7
 800eab2:	3b15      	subs	r3, #21
 800eab4:	f023 0303 	bic.w	r3, r3, #3
 800eab8:	3304      	adds	r3, #4
 800eaba:	3715      	adds	r7, #21
 800eabc:	42bd      	cmp	r5, r7
 800eabe:	bf38      	it	cc
 800eac0:	2304      	movcc	r3, #4
 800eac2:	9301      	str	r3, [sp, #4]
 800eac4:	9b02      	ldr	r3, [sp, #8]
 800eac6:	9103      	str	r1, [sp, #12]
 800eac8:	428b      	cmp	r3, r1
 800eaca:	d80c      	bhi.n	800eae6 <__multiply+0x9a>
 800eacc:	2e00      	cmp	r6, #0
 800eace:	dd03      	ble.n	800ead8 <__multiply+0x8c>
 800ead0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d055      	beq.n	800eb84 <__multiply+0x138>
 800ead8:	6106      	str	r6, [r0, #16]
 800eada:	b005      	add	sp, #20
 800eadc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eae0:	f843 2b04 	str.w	r2, [r3], #4
 800eae4:	e7d9      	b.n	800ea9a <__multiply+0x4e>
 800eae6:	f8b1 a000 	ldrh.w	sl, [r1]
 800eaea:	f1ba 0f00 	cmp.w	sl, #0
 800eaee:	d01f      	beq.n	800eb30 <__multiply+0xe4>
 800eaf0:	46c4      	mov	ip, r8
 800eaf2:	46a1      	mov	r9, r4
 800eaf4:	2700      	movs	r7, #0
 800eaf6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800eafa:	f8d9 3000 	ldr.w	r3, [r9]
 800eafe:	fa1f fb82 	uxth.w	fp, r2
 800eb02:	b29b      	uxth	r3, r3
 800eb04:	fb0a 330b 	mla	r3, sl, fp, r3
 800eb08:	443b      	add	r3, r7
 800eb0a:	f8d9 7000 	ldr.w	r7, [r9]
 800eb0e:	0c12      	lsrs	r2, r2, #16
 800eb10:	0c3f      	lsrs	r7, r7, #16
 800eb12:	fb0a 7202 	mla	r2, sl, r2, r7
 800eb16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800eb1a:	b29b      	uxth	r3, r3
 800eb1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb20:	4565      	cmp	r5, ip
 800eb22:	f849 3b04 	str.w	r3, [r9], #4
 800eb26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800eb2a:	d8e4      	bhi.n	800eaf6 <__multiply+0xaa>
 800eb2c:	9b01      	ldr	r3, [sp, #4]
 800eb2e:	50e7      	str	r7, [r4, r3]
 800eb30:	9b03      	ldr	r3, [sp, #12]
 800eb32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eb36:	3104      	adds	r1, #4
 800eb38:	f1b9 0f00 	cmp.w	r9, #0
 800eb3c:	d020      	beq.n	800eb80 <__multiply+0x134>
 800eb3e:	6823      	ldr	r3, [r4, #0]
 800eb40:	4647      	mov	r7, r8
 800eb42:	46a4      	mov	ip, r4
 800eb44:	f04f 0a00 	mov.w	sl, #0
 800eb48:	f8b7 b000 	ldrh.w	fp, [r7]
 800eb4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800eb50:	fb09 220b 	mla	r2, r9, fp, r2
 800eb54:	4452      	add	r2, sl
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb5c:	f84c 3b04 	str.w	r3, [ip], #4
 800eb60:	f857 3b04 	ldr.w	r3, [r7], #4
 800eb64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb68:	f8bc 3000 	ldrh.w	r3, [ip]
 800eb6c:	fb09 330a 	mla	r3, r9, sl, r3
 800eb70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800eb74:	42bd      	cmp	r5, r7
 800eb76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb7a:	d8e5      	bhi.n	800eb48 <__multiply+0xfc>
 800eb7c:	9a01      	ldr	r2, [sp, #4]
 800eb7e:	50a3      	str	r3, [r4, r2]
 800eb80:	3404      	adds	r4, #4
 800eb82:	e79f      	b.n	800eac4 <__multiply+0x78>
 800eb84:	3e01      	subs	r6, #1
 800eb86:	e7a1      	b.n	800eacc <__multiply+0x80>
 800eb88:	0800f930 	.word	0x0800f930
 800eb8c:	0800f941 	.word	0x0800f941

0800eb90 <__pow5mult>:
 800eb90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb94:	4615      	mov	r5, r2
 800eb96:	f012 0203 	ands.w	r2, r2, #3
 800eb9a:	4607      	mov	r7, r0
 800eb9c:	460e      	mov	r6, r1
 800eb9e:	d007      	beq.n	800ebb0 <__pow5mult+0x20>
 800eba0:	4c25      	ldr	r4, [pc, #148]	@ (800ec38 <__pow5mult+0xa8>)
 800eba2:	3a01      	subs	r2, #1
 800eba4:	2300      	movs	r3, #0
 800eba6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ebaa:	f7ff fea7 	bl	800e8fc <__multadd>
 800ebae:	4606      	mov	r6, r0
 800ebb0:	10ad      	asrs	r5, r5, #2
 800ebb2:	d03d      	beq.n	800ec30 <__pow5mult+0xa0>
 800ebb4:	69fc      	ldr	r4, [r7, #28]
 800ebb6:	b97c      	cbnz	r4, 800ebd8 <__pow5mult+0x48>
 800ebb8:	2010      	movs	r0, #16
 800ebba:	f7ff fd87 	bl	800e6cc <malloc>
 800ebbe:	4602      	mov	r2, r0
 800ebc0:	61f8      	str	r0, [r7, #28]
 800ebc2:	b928      	cbnz	r0, 800ebd0 <__pow5mult+0x40>
 800ebc4:	4b1d      	ldr	r3, [pc, #116]	@ (800ec3c <__pow5mult+0xac>)
 800ebc6:	481e      	ldr	r0, [pc, #120]	@ (800ec40 <__pow5mult+0xb0>)
 800ebc8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ebcc:	f000 fc30 	bl	800f430 <__assert_func>
 800ebd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ebd4:	6004      	str	r4, [r0, #0]
 800ebd6:	60c4      	str	r4, [r0, #12]
 800ebd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ebdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ebe0:	b94c      	cbnz	r4, 800ebf6 <__pow5mult+0x66>
 800ebe2:	f240 2171 	movw	r1, #625	@ 0x271
 800ebe6:	4638      	mov	r0, r7
 800ebe8:	f7ff ff1a 	bl	800ea20 <__i2b>
 800ebec:	2300      	movs	r3, #0
 800ebee:	f8c8 0008 	str.w	r0, [r8, #8]
 800ebf2:	4604      	mov	r4, r0
 800ebf4:	6003      	str	r3, [r0, #0]
 800ebf6:	f04f 0900 	mov.w	r9, #0
 800ebfa:	07eb      	lsls	r3, r5, #31
 800ebfc:	d50a      	bpl.n	800ec14 <__pow5mult+0x84>
 800ebfe:	4631      	mov	r1, r6
 800ec00:	4622      	mov	r2, r4
 800ec02:	4638      	mov	r0, r7
 800ec04:	f7ff ff22 	bl	800ea4c <__multiply>
 800ec08:	4631      	mov	r1, r6
 800ec0a:	4680      	mov	r8, r0
 800ec0c:	4638      	mov	r0, r7
 800ec0e:	f7ff fe53 	bl	800e8b8 <_Bfree>
 800ec12:	4646      	mov	r6, r8
 800ec14:	106d      	asrs	r5, r5, #1
 800ec16:	d00b      	beq.n	800ec30 <__pow5mult+0xa0>
 800ec18:	6820      	ldr	r0, [r4, #0]
 800ec1a:	b938      	cbnz	r0, 800ec2c <__pow5mult+0x9c>
 800ec1c:	4622      	mov	r2, r4
 800ec1e:	4621      	mov	r1, r4
 800ec20:	4638      	mov	r0, r7
 800ec22:	f7ff ff13 	bl	800ea4c <__multiply>
 800ec26:	6020      	str	r0, [r4, #0]
 800ec28:	f8c0 9000 	str.w	r9, [r0]
 800ec2c:	4604      	mov	r4, r0
 800ec2e:	e7e4      	b.n	800ebfa <__pow5mult+0x6a>
 800ec30:	4630      	mov	r0, r6
 800ec32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec36:	bf00      	nop
 800ec38:	0800f9f4 	.word	0x0800f9f4
 800ec3c:	0800f8c1 	.word	0x0800f8c1
 800ec40:	0800f941 	.word	0x0800f941

0800ec44 <__lshift>:
 800ec44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec48:	460c      	mov	r4, r1
 800ec4a:	6849      	ldr	r1, [r1, #4]
 800ec4c:	6923      	ldr	r3, [r4, #16]
 800ec4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec52:	68a3      	ldr	r3, [r4, #8]
 800ec54:	4607      	mov	r7, r0
 800ec56:	4691      	mov	r9, r2
 800ec58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec5c:	f108 0601 	add.w	r6, r8, #1
 800ec60:	42b3      	cmp	r3, r6
 800ec62:	db0b      	blt.n	800ec7c <__lshift+0x38>
 800ec64:	4638      	mov	r0, r7
 800ec66:	f7ff fde7 	bl	800e838 <_Balloc>
 800ec6a:	4605      	mov	r5, r0
 800ec6c:	b948      	cbnz	r0, 800ec82 <__lshift+0x3e>
 800ec6e:	4602      	mov	r2, r0
 800ec70:	4b28      	ldr	r3, [pc, #160]	@ (800ed14 <__lshift+0xd0>)
 800ec72:	4829      	ldr	r0, [pc, #164]	@ (800ed18 <__lshift+0xd4>)
 800ec74:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ec78:	f000 fbda 	bl	800f430 <__assert_func>
 800ec7c:	3101      	adds	r1, #1
 800ec7e:	005b      	lsls	r3, r3, #1
 800ec80:	e7ee      	b.n	800ec60 <__lshift+0x1c>
 800ec82:	2300      	movs	r3, #0
 800ec84:	f100 0114 	add.w	r1, r0, #20
 800ec88:	f100 0210 	add.w	r2, r0, #16
 800ec8c:	4618      	mov	r0, r3
 800ec8e:	4553      	cmp	r3, sl
 800ec90:	db33      	blt.n	800ecfa <__lshift+0xb6>
 800ec92:	6920      	ldr	r0, [r4, #16]
 800ec94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec98:	f104 0314 	add.w	r3, r4, #20
 800ec9c:	f019 091f 	ands.w	r9, r9, #31
 800eca0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eca4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800eca8:	d02b      	beq.n	800ed02 <__lshift+0xbe>
 800ecaa:	f1c9 0e20 	rsb	lr, r9, #32
 800ecae:	468a      	mov	sl, r1
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	6818      	ldr	r0, [r3, #0]
 800ecb4:	fa00 f009 	lsl.w	r0, r0, r9
 800ecb8:	4310      	orrs	r0, r2
 800ecba:	f84a 0b04 	str.w	r0, [sl], #4
 800ecbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecc2:	459c      	cmp	ip, r3
 800ecc4:	fa22 f20e 	lsr.w	r2, r2, lr
 800ecc8:	d8f3      	bhi.n	800ecb2 <__lshift+0x6e>
 800ecca:	ebac 0304 	sub.w	r3, ip, r4
 800ecce:	3b15      	subs	r3, #21
 800ecd0:	f023 0303 	bic.w	r3, r3, #3
 800ecd4:	3304      	adds	r3, #4
 800ecd6:	f104 0015 	add.w	r0, r4, #21
 800ecda:	4560      	cmp	r0, ip
 800ecdc:	bf88      	it	hi
 800ecde:	2304      	movhi	r3, #4
 800ece0:	50ca      	str	r2, [r1, r3]
 800ece2:	b10a      	cbz	r2, 800ece8 <__lshift+0xa4>
 800ece4:	f108 0602 	add.w	r6, r8, #2
 800ece8:	3e01      	subs	r6, #1
 800ecea:	4638      	mov	r0, r7
 800ecec:	612e      	str	r6, [r5, #16]
 800ecee:	4621      	mov	r1, r4
 800ecf0:	f7ff fde2 	bl	800e8b8 <_Bfree>
 800ecf4:	4628      	mov	r0, r5
 800ecf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecfa:	f842 0f04 	str.w	r0, [r2, #4]!
 800ecfe:	3301      	adds	r3, #1
 800ed00:	e7c5      	b.n	800ec8e <__lshift+0x4a>
 800ed02:	3904      	subs	r1, #4
 800ed04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed08:	f841 2f04 	str.w	r2, [r1, #4]!
 800ed0c:	459c      	cmp	ip, r3
 800ed0e:	d8f9      	bhi.n	800ed04 <__lshift+0xc0>
 800ed10:	e7ea      	b.n	800ece8 <__lshift+0xa4>
 800ed12:	bf00      	nop
 800ed14:	0800f930 	.word	0x0800f930
 800ed18:	0800f941 	.word	0x0800f941

0800ed1c <__mcmp>:
 800ed1c:	690a      	ldr	r2, [r1, #16]
 800ed1e:	4603      	mov	r3, r0
 800ed20:	6900      	ldr	r0, [r0, #16]
 800ed22:	1a80      	subs	r0, r0, r2
 800ed24:	b530      	push	{r4, r5, lr}
 800ed26:	d10e      	bne.n	800ed46 <__mcmp+0x2a>
 800ed28:	3314      	adds	r3, #20
 800ed2a:	3114      	adds	r1, #20
 800ed2c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ed30:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ed34:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ed38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ed3c:	4295      	cmp	r5, r2
 800ed3e:	d003      	beq.n	800ed48 <__mcmp+0x2c>
 800ed40:	d205      	bcs.n	800ed4e <__mcmp+0x32>
 800ed42:	f04f 30ff 	mov.w	r0, #4294967295
 800ed46:	bd30      	pop	{r4, r5, pc}
 800ed48:	42a3      	cmp	r3, r4
 800ed4a:	d3f3      	bcc.n	800ed34 <__mcmp+0x18>
 800ed4c:	e7fb      	b.n	800ed46 <__mcmp+0x2a>
 800ed4e:	2001      	movs	r0, #1
 800ed50:	e7f9      	b.n	800ed46 <__mcmp+0x2a>
	...

0800ed54 <__mdiff>:
 800ed54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed58:	4689      	mov	r9, r1
 800ed5a:	4606      	mov	r6, r0
 800ed5c:	4611      	mov	r1, r2
 800ed5e:	4648      	mov	r0, r9
 800ed60:	4614      	mov	r4, r2
 800ed62:	f7ff ffdb 	bl	800ed1c <__mcmp>
 800ed66:	1e05      	subs	r5, r0, #0
 800ed68:	d112      	bne.n	800ed90 <__mdiff+0x3c>
 800ed6a:	4629      	mov	r1, r5
 800ed6c:	4630      	mov	r0, r6
 800ed6e:	f7ff fd63 	bl	800e838 <_Balloc>
 800ed72:	4602      	mov	r2, r0
 800ed74:	b928      	cbnz	r0, 800ed82 <__mdiff+0x2e>
 800ed76:	4b3f      	ldr	r3, [pc, #252]	@ (800ee74 <__mdiff+0x120>)
 800ed78:	f240 2137 	movw	r1, #567	@ 0x237
 800ed7c:	483e      	ldr	r0, [pc, #248]	@ (800ee78 <__mdiff+0x124>)
 800ed7e:	f000 fb57 	bl	800f430 <__assert_func>
 800ed82:	2301      	movs	r3, #1
 800ed84:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ed88:	4610      	mov	r0, r2
 800ed8a:	b003      	add	sp, #12
 800ed8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed90:	bfbc      	itt	lt
 800ed92:	464b      	movlt	r3, r9
 800ed94:	46a1      	movlt	r9, r4
 800ed96:	4630      	mov	r0, r6
 800ed98:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ed9c:	bfba      	itte	lt
 800ed9e:	461c      	movlt	r4, r3
 800eda0:	2501      	movlt	r5, #1
 800eda2:	2500      	movge	r5, #0
 800eda4:	f7ff fd48 	bl	800e838 <_Balloc>
 800eda8:	4602      	mov	r2, r0
 800edaa:	b918      	cbnz	r0, 800edb4 <__mdiff+0x60>
 800edac:	4b31      	ldr	r3, [pc, #196]	@ (800ee74 <__mdiff+0x120>)
 800edae:	f240 2145 	movw	r1, #581	@ 0x245
 800edb2:	e7e3      	b.n	800ed7c <__mdiff+0x28>
 800edb4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800edb8:	6926      	ldr	r6, [r4, #16]
 800edba:	60c5      	str	r5, [r0, #12]
 800edbc:	f109 0310 	add.w	r3, r9, #16
 800edc0:	f109 0514 	add.w	r5, r9, #20
 800edc4:	f104 0e14 	add.w	lr, r4, #20
 800edc8:	f100 0b14 	add.w	fp, r0, #20
 800edcc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800edd0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800edd4:	9301      	str	r3, [sp, #4]
 800edd6:	46d9      	mov	r9, fp
 800edd8:	f04f 0c00 	mov.w	ip, #0
 800eddc:	9b01      	ldr	r3, [sp, #4]
 800edde:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ede2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ede6:	9301      	str	r3, [sp, #4]
 800ede8:	fa1f f38a 	uxth.w	r3, sl
 800edec:	4619      	mov	r1, r3
 800edee:	b283      	uxth	r3, r0
 800edf0:	1acb      	subs	r3, r1, r3
 800edf2:	0c00      	lsrs	r0, r0, #16
 800edf4:	4463      	add	r3, ip
 800edf6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800edfa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800edfe:	b29b      	uxth	r3, r3
 800ee00:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ee04:	4576      	cmp	r6, lr
 800ee06:	f849 3b04 	str.w	r3, [r9], #4
 800ee0a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee0e:	d8e5      	bhi.n	800eddc <__mdiff+0x88>
 800ee10:	1b33      	subs	r3, r6, r4
 800ee12:	3b15      	subs	r3, #21
 800ee14:	f023 0303 	bic.w	r3, r3, #3
 800ee18:	3415      	adds	r4, #21
 800ee1a:	3304      	adds	r3, #4
 800ee1c:	42a6      	cmp	r6, r4
 800ee1e:	bf38      	it	cc
 800ee20:	2304      	movcc	r3, #4
 800ee22:	441d      	add	r5, r3
 800ee24:	445b      	add	r3, fp
 800ee26:	461e      	mov	r6, r3
 800ee28:	462c      	mov	r4, r5
 800ee2a:	4544      	cmp	r4, r8
 800ee2c:	d30e      	bcc.n	800ee4c <__mdiff+0xf8>
 800ee2e:	f108 0103 	add.w	r1, r8, #3
 800ee32:	1b49      	subs	r1, r1, r5
 800ee34:	f021 0103 	bic.w	r1, r1, #3
 800ee38:	3d03      	subs	r5, #3
 800ee3a:	45a8      	cmp	r8, r5
 800ee3c:	bf38      	it	cc
 800ee3e:	2100      	movcc	r1, #0
 800ee40:	440b      	add	r3, r1
 800ee42:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee46:	b191      	cbz	r1, 800ee6e <__mdiff+0x11a>
 800ee48:	6117      	str	r7, [r2, #16]
 800ee4a:	e79d      	b.n	800ed88 <__mdiff+0x34>
 800ee4c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ee50:	46e6      	mov	lr, ip
 800ee52:	0c08      	lsrs	r0, r1, #16
 800ee54:	fa1c fc81 	uxtah	ip, ip, r1
 800ee58:	4471      	add	r1, lr
 800ee5a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ee5e:	b289      	uxth	r1, r1
 800ee60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ee64:	f846 1b04 	str.w	r1, [r6], #4
 800ee68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee6c:	e7dd      	b.n	800ee2a <__mdiff+0xd6>
 800ee6e:	3f01      	subs	r7, #1
 800ee70:	e7e7      	b.n	800ee42 <__mdiff+0xee>
 800ee72:	bf00      	nop
 800ee74:	0800f930 	.word	0x0800f930
 800ee78:	0800f941 	.word	0x0800f941

0800ee7c <__d2b>:
 800ee7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ee80:	460f      	mov	r7, r1
 800ee82:	2101      	movs	r1, #1
 800ee84:	ec59 8b10 	vmov	r8, r9, d0
 800ee88:	4616      	mov	r6, r2
 800ee8a:	f7ff fcd5 	bl	800e838 <_Balloc>
 800ee8e:	4604      	mov	r4, r0
 800ee90:	b930      	cbnz	r0, 800eea0 <__d2b+0x24>
 800ee92:	4602      	mov	r2, r0
 800ee94:	4b23      	ldr	r3, [pc, #140]	@ (800ef24 <__d2b+0xa8>)
 800ee96:	4824      	ldr	r0, [pc, #144]	@ (800ef28 <__d2b+0xac>)
 800ee98:	f240 310f 	movw	r1, #783	@ 0x30f
 800ee9c:	f000 fac8 	bl	800f430 <__assert_func>
 800eea0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eea4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eea8:	b10d      	cbz	r5, 800eeae <__d2b+0x32>
 800eeaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eeae:	9301      	str	r3, [sp, #4]
 800eeb0:	f1b8 0300 	subs.w	r3, r8, #0
 800eeb4:	d023      	beq.n	800eefe <__d2b+0x82>
 800eeb6:	4668      	mov	r0, sp
 800eeb8:	9300      	str	r3, [sp, #0]
 800eeba:	f7ff fd84 	bl	800e9c6 <__lo0bits>
 800eebe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eec2:	b1d0      	cbz	r0, 800eefa <__d2b+0x7e>
 800eec4:	f1c0 0320 	rsb	r3, r0, #32
 800eec8:	fa02 f303 	lsl.w	r3, r2, r3
 800eecc:	430b      	orrs	r3, r1
 800eece:	40c2      	lsrs	r2, r0
 800eed0:	6163      	str	r3, [r4, #20]
 800eed2:	9201      	str	r2, [sp, #4]
 800eed4:	9b01      	ldr	r3, [sp, #4]
 800eed6:	61a3      	str	r3, [r4, #24]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	bf0c      	ite	eq
 800eedc:	2201      	moveq	r2, #1
 800eede:	2202      	movne	r2, #2
 800eee0:	6122      	str	r2, [r4, #16]
 800eee2:	b1a5      	cbz	r5, 800ef0e <__d2b+0x92>
 800eee4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eee8:	4405      	add	r5, r0
 800eeea:	603d      	str	r5, [r7, #0]
 800eeec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eef0:	6030      	str	r0, [r6, #0]
 800eef2:	4620      	mov	r0, r4
 800eef4:	b003      	add	sp, #12
 800eef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eefa:	6161      	str	r1, [r4, #20]
 800eefc:	e7ea      	b.n	800eed4 <__d2b+0x58>
 800eefe:	a801      	add	r0, sp, #4
 800ef00:	f7ff fd61 	bl	800e9c6 <__lo0bits>
 800ef04:	9b01      	ldr	r3, [sp, #4]
 800ef06:	6163      	str	r3, [r4, #20]
 800ef08:	3020      	adds	r0, #32
 800ef0a:	2201      	movs	r2, #1
 800ef0c:	e7e8      	b.n	800eee0 <__d2b+0x64>
 800ef0e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ef12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ef16:	6038      	str	r0, [r7, #0]
 800ef18:	6918      	ldr	r0, [r3, #16]
 800ef1a:	f7ff fd35 	bl	800e988 <__hi0bits>
 800ef1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ef22:	e7e5      	b.n	800eef0 <__d2b+0x74>
 800ef24:	0800f930 	.word	0x0800f930
 800ef28:	0800f941 	.word	0x0800f941

0800ef2c <__sfputc_r>:
 800ef2c:	6893      	ldr	r3, [r2, #8]
 800ef2e:	3b01      	subs	r3, #1
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	b410      	push	{r4}
 800ef34:	6093      	str	r3, [r2, #8]
 800ef36:	da08      	bge.n	800ef4a <__sfputc_r+0x1e>
 800ef38:	6994      	ldr	r4, [r2, #24]
 800ef3a:	42a3      	cmp	r3, r4
 800ef3c:	db01      	blt.n	800ef42 <__sfputc_r+0x16>
 800ef3e:	290a      	cmp	r1, #10
 800ef40:	d103      	bne.n	800ef4a <__sfputc_r+0x1e>
 800ef42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef46:	f7fe bbe2 	b.w	800d70e <__swbuf_r>
 800ef4a:	6813      	ldr	r3, [r2, #0]
 800ef4c:	1c58      	adds	r0, r3, #1
 800ef4e:	6010      	str	r0, [r2, #0]
 800ef50:	7019      	strb	r1, [r3, #0]
 800ef52:	4608      	mov	r0, r1
 800ef54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef58:	4770      	bx	lr

0800ef5a <__sfputs_r>:
 800ef5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef5c:	4606      	mov	r6, r0
 800ef5e:	460f      	mov	r7, r1
 800ef60:	4614      	mov	r4, r2
 800ef62:	18d5      	adds	r5, r2, r3
 800ef64:	42ac      	cmp	r4, r5
 800ef66:	d101      	bne.n	800ef6c <__sfputs_r+0x12>
 800ef68:	2000      	movs	r0, #0
 800ef6a:	e007      	b.n	800ef7c <__sfputs_r+0x22>
 800ef6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef70:	463a      	mov	r2, r7
 800ef72:	4630      	mov	r0, r6
 800ef74:	f7ff ffda 	bl	800ef2c <__sfputc_r>
 800ef78:	1c43      	adds	r3, r0, #1
 800ef7a:	d1f3      	bne.n	800ef64 <__sfputs_r+0xa>
 800ef7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ef80 <_vfiprintf_r>:
 800ef80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef84:	460d      	mov	r5, r1
 800ef86:	b09d      	sub	sp, #116	@ 0x74
 800ef88:	4614      	mov	r4, r2
 800ef8a:	4698      	mov	r8, r3
 800ef8c:	4606      	mov	r6, r0
 800ef8e:	b118      	cbz	r0, 800ef98 <_vfiprintf_r+0x18>
 800ef90:	6a03      	ldr	r3, [r0, #32]
 800ef92:	b90b      	cbnz	r3, 800ef98 <_vfiprintf_r+0x18>
 800ef94:	f7fe fad2 	bl	800d53c <__sinit>
 800ef98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef9a:	07d9      	lsls	r1, r3, #31
 800ef9c:	d405      	bmi.n	800efaa <_vfiprintf_r+0x2a>
 800ef9e:	89ab      	ldrh	r3, [r5, #12]
 800efa0:	059a      	lsls	r2, r3, #22
 800efa2:	d402      	bmi.n	800efaa <_vfiprintf_r+0x2a>
 800efa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efa6:	f7fe fcde 	bl	800d966 <__retarget_lock_acquire_recursive>
 800efaa:	89ab      	ldrh	r3, [r5, #12]
 800efac:	071b      	lsls	r3, r3, #28
 800efae:	d501      	bpl.n	800efb4 <_vfiprintf_r+0x34>
 800efb0:	692b      	ldr	r3, [r5, #16]
 800efb2:	b99b      	cbnz	r3, 800efdc <_vfiprintf_r+0x5c>
 800efb4:	4629      	mov	r1, r5
 800efb6:	4630      	mov	r0, r6
 800efb8:	f7fe fbe8 	bl	800d78c <__swsetup_r>
 800efbc:	b170      	cbz	r0, 800efdc <_vfiprintf_r+0x5c>
 800efbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800efc0:	07dc      	lsls	r4, r3, #31
 800efc2:	d504      	bpl.n	800efce <_vfiprintf_r+0x4e>
 800efc4:	f04f 30ff 	mov.w	r0, #4294967295
 800efc8:	b01d      	add	sp, #116	@ 0x74
 800efca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efce:	89ab      	ldrh	r3, [r5, #12]
 800efd0:	0598      	lsls	r0, r3, #22
 800efd2:	d4f7      	bmi.n	800efc4 <_vfiprintf_r+0x44>
 800efd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800efd6:	f7fe fcc7 	bl	800d968 <__retarget_lock_release_recursive>
 800efda:	e7f3      	b.n	800efc4 <_vfiprintf_r+0x44>
 800efdc:	2300      	movs	r3, #0
 800efde:	9309      	str	r3, [sp, #36]	@ 0x24
 800efe0:	2320      	movs	r3, #32
 800efe2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800efe6:	f8cd 800c 	str.w	r8, [sp, #12]
 800efea:	2330      	movs	r3, #48	@ 0x30
 800efec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f19c <_vfiprintf_r+0x21c>
 800eff0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eff4:	f04f 0901 	mov.w	r9, #1
 800eff8:	4623      	mov	r3, r4
 800effa:	469a      	mov	sl, r3
 800effc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f000:	b10a      	cbz	r2, 800f006 <_vfiprintf_r+0x86>
 800f002:	2a25      	cmp	r2, #37	@ 0x25
 800f004:	d1f9      	bne.n	800effa <_vfiprintf_r+0x7a>
 800f006:	ebba 0b04 	subs.w	fp, sl, r4
 800f00a:	d00b      	beq.n	800f024 <_vfiprintf_r+0xa4>
 800f00c:	465b      	mov	r3, fp
 800f00e:	4622      	mov	r2, r4
 800f010:	4629      	mov	r1, r5
 800f012:	4630      	mov	r0, r6
 800f014:	f7ff ffa1 	bl	800ef5a <__sfputs_r>
 800f018:	3001      	adds	r0, #1
 800f01a:	f000 80a7 	beq.w	800f16c <_vfiprintf_r+0x1ec>
 800f01e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f020:	445a      	add	r2, fp
 800f022:	9209      	str	r2, [sp, #36]	@ 0x24
 800f024:	f89a 3000 	ldrb.w	r3, [sl]
 800f028:	2b00      	cmp	r3, #0
 800f02a:	f000 809f 	beq.w	800f16c <_vfiprintf_r+0x1ec>
 800f02e:	2300      	movs	r3, #0
 800f030:	f04f 32ff 	mov.w	r2, #4294967295
 800f034:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f038:	f10a 0a01 	add.w	sl, sl, #1
 800f03c:	9304      	str	r3, [sp, #16]
 800f03e:	9307      	str	r3, [sp, #28]
 800f040:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f044:	931a      	str	r3, [sp, #104]	@ 0x68
 800f046:	4654      	mov	r4, sl
 800f048:	2205      	movs	r2, #5
 800f04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f04e:	4853      	ldr	r0, [pc, #332]	@ (800f19c <_vfiprintf_r+0x21c>)
 800f050:	f7f1 f8f6 	bl	8000240 <memchr>
 800f054:	9a04      	ldr	r2, [sp, #16]
 800f056:	b9d8      	cbnz	r0, 800f090 <_vfiprintf_r+0x110>
 800f058:	06d1      	lsls	r1, r2, #27
 800f05a:	bf44      	itt	mi
 800f05c:	2320      	movmi	r3, #32
 800f05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f062:	0713      	lsls	r3, r2, #28
 800f064:	bf44      	itt	mi
 800f066:	232b      	movmi	r3, #43	@ 0x2b
 800f068:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f06c:	f89a 3000 	ldrb.w	r3, [sl]
 800f070:	2b2a      	cmp	r3, #42	@ 0x2a
 800f072:	d015      	beq.n	800f0a0 <_vfiprintf_r+0x120>
 800f074:	9a07      	ldr	r2, [sp, #28]
 800f076:	4654      	mov	r4, sl
 800f078:	2000      	movs	r0, #0
 800f07a:	f04f 0c0a 	mov.w	ip, #10
 800f07e:	4621      	mov	r1, r4
 800f080:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f084:	3b30      	subs	r3, #48	@ 0x30
 800f086:	2b09      	cmp	r3, #9
 800f088:	d94b      	bls.n	800f122 <_vfiprintf_r+0x1a2>
 800f08a:	b1b0      	cbz	r0, 800f0ba <_vfiprintf_r+0x13a>
 800f08c:	9207      	str	r2, [sp, #28]
 800f08e:	e014      	b.n	800f0ba <_vfiprintf_r+0x13a>
 800f090:	eba0 0308 	sub.w	r3, r0, r8
 800f094:	fa09 f303 	lsl.w	r3, r9, r3
 800f098:	4313      	orrs	r3, r2
 800f09a:	9304      	str	r3, [sp, #16]
 800f09c:	46a2      	mov	sl, r4
 800f09e:	e7d2      	b.n	800f046 <_vfiprintf_r+0xc6>
 800f0a0:	9b03      	ldr	r3, [sp, #12]
 800f0a2:	1d19      	adds	r1, r3, #4
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	9103      	str	r1, [sp, #12]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	bfbb      	ittet	lt
 800f0ac:	425b      	neglt	r3, r3
 800f0ae:	f042 0202 	orrlt.w	r2, r2, #2
 800f0b2:	9307      	strge	r3, [sp, #28]
 800f0b4:	9307      	strlt	r3, [sp, #28]
 800f0b6:	bfb8      	it	lt
 800f0b8:	9204      	strlt	r2, [sp, #16]
 800f0ba:	7823      	ldrb	r3, [r4, #0]
 800f0bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0be:	d10a      	bne.n	800f0d6 <_vfiprintf_r+0x156>
 800f0c0:	7863      	ldrb	r3, [r4, #1]
 800f0c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0c4:	d132      	bne.n	800f12c <_vfiprintf_r+0x1ac>
 800f0c6:	9b03      	ldr	r3, [sp, #12]
 800f0c8:	1d1a      	adds	r2, r3, #4
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	9203      	str	r2, [sp, #12]
 800f0ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0d2:	3402      	adds	r4, #2
 800f0d4:	9305      	str	r3, [sp, #20]
 800f0d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f1ac <_vfiprintf_r+0x22c>
 800f0da:	7821      	ldrb	r1, [r4, #0]
 800f0dc:	2203      	movs	r2, #3
 800f0de:	4650      	mov	r0, sl
 800f0e0:	f7f1 f8ae 	bl	8000240 <memchr>
 800f0e4:	b138      	cbz	r0, 800f0f6 <_vfiprintf_r+0x176>
 800f0e6:	9b04      	ldr	r3, [sp, #16]
 800f0e8:	eba0 000a 	sub.w	r0, r0, sl
 800f0ec:	2240      	movs	r2, #64	@ 0x40
 800f0ee:	4082      	lsls	r2, r0
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	3401      	adds	r4, #1
 800f0f4:	9304      	str	r3, [sp, #16]
 800f0f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0fa:	4829      	ldr	r0, [pc, #164]	@ (800f1a0 <_vfiprintf_r+0x220>)
 800f0fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f100:	2206      	movs	r2, #6
 800f102:	f7f1 f89d 	bl	8000240 <memchr>
 800f106:	2800      	cmp	r0, #0
 800f108:	d03f      	beq.n	800f18a <_vfiprintf_r+0x20a>
 800f10a:	4b26      	ldr	r3, [pc, #152]	@ (800f1a4 <_vfiprintf_r+0x224>)
 800f10c:	bb1b      	cbnz	r3, 800f156 <_vfiprintf_r+0x1d6>
 800f10e:	9b03      	ldr	r3, [sp, #12]
 800f110:	3307      	adds	r3, #7
 800f112:	f023 0307 	bic.w	r3, r3, #7
 800f116:	3308      	adds	r3, #8
 800f118:	9303      	str	r3, [sp, #12]
 800f11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f11c:	443b      	add	r3, r7
 800f11e:	9309      	str	r3, [sp, #36]	@ 0x24
 800f120:	e76a      	b.n	800eff8 <_vfiprintf_r+0x78>
 800f122:	fb0c 3202 	mla	r2, ip, r2, r3
 800f126:	460c      	mov	r4, r1
 800f128:	2001      	movs	r0, #1
 800f12a:	e7a8      	b.n	800f07e <_vfiprintf_r+0xfe>
 800f12c:	2300      	movs	r3, #0
 800f12e:	3401      	adds	r4, #1
 800f130:	9305      	str	r3, [sp, #20]
 800f132:	4619      	mov	r1, r3
 800f134:	f04f 0c0a 	mov.w	ip, #10
 800f138:	4620      	mov	r0, r4
 800f13a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f13e:	3a30      	subs	r2, #48	@ 0x30
 800f140:	2a09      	cmp	r2, #9
 800f142:	d903      	bls.n	800f14c <_vfiprintf_r+0x1cc>
 800f144:	2b00      	cmp	r3, #0
 800f146:	d0c6      	beq.n	800f0d6 <_vfiprintf_r+0x156>
 800f148:	9105      	str	r1, [sp, #20]
 800f14a:	e7c4      	b.n	800f0d6 <_vfiprintf_r+0x156>
 800f14c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f150:	4604      	mov	r4, r0
 800f152:	2301      	movs	r3, #1
 800f154:	e7f0      	b.n	800f138 <_vfiprintf_r+0x1b8>
 800f156:	ab03      	add	r3, sp, #12
 800f158:	9300      	str	r3, [sp, #0]
 800f15a:	462a      	mov	r2, r5
 800f15c:	4b12      	ldr	r3, [pc, #72]	@ (800f1a8 <_vfiprintf_r+0x228>)
 800f15e:	a904      	add	r1, sp, #16
 800f160:	4630      	mov	r0, r6
 800f162:	f7fd fda9 	bl	800ccb8 <_printf_float>
 800f166:	4607      	mov	r7, r0
 800f168:	1c78      	adds	r0, r7, #1
 800f16a:	d1d6      	bne.n	800f11a <_vfiprintf_r+0x19a>
 800f16c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f16e:	07d9      	lsls	r1, r3, #31
 800f170:	d405      	bmi.n	800f17e <_vfiprintf_r+0x1fe>
 800f172:	89ab      	ldrh	r3, [r5, #12]
 800f174:	059a      	lsls	r2, r3, #22
 800f176:	d402      	bmi.n	800f17e <_vfiprintf_r+0x1fe>
 800f178:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f17a:	f7fe fbf5 	bl	800d968 <__retarget_lock_release_recursive>
 800f17e:	89ab      	ldrh	r3, [r5, #12]
 800f180:	065b      	lsls	r3, r3, #25
 800f182:	f53f af1f 	bmi.w	800efc4 <_vfiprintf_r+0x44>
 800f186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f188:	e71e      	b.n	800efc8 <_vfiprintf_r+0x48>
 800f18a:	ab03      	add	r3, sp, #12
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	462a      	mov	r2, r5
 800f190:	4b05      	ldr	r3, [pc, #20]	@ (800f1a8 <_vfiprintf_r+0x228>)
 800f192:	a904      	add	r1, sp, #16
 800f194:	4630      	mov	r0, r6
 800f196:	f7fe f827 	bl	800d1e8 <_printf_i>
 800f19a:	e7e4      	b.n	800f166 <_vfiprintf_r+0x1e6>
 800f19c:	0800f99a 	.word	0x0800f99a
 800f1a0:	0800f9a4 	.word	0x0800f9a4
 800f1a4:	0800ccb9 	.word	0x0800ccb9
 800f1a8:	0800ef5b 	.word	0x0800ef5b
 800f1ac:	0800f9a0 	.word	0x0800f9a0

0800f1b0 <__sflush_r>:
 800f1b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f1b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1b8:	0716      	lsls	r6, r2, #28
 800f1ba:	4605      	mov	r5, r0
 800f1bc:	460c      	mov	r4, r1
 800f1be:	d454      	bmi.n	800f26a <__sflush_r+0xba>
 800f1c0:	684b      	ldr	r3, [r1, #4]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	dc02      	bgt.n	800f1cc <__sflush_r+0x1c>
 800f1c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	dd48      	ble.n	800f25e <__sflush_r+0xae>
 800f1cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f1ce:	2e00      	cmp	r6, #0
 800f1d0:	d045      	beq.n	800f25e <__sflush_r+0xae>
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f1d8:	682f      	ldr	r7, [r5, #0]
 800f1da:	6a21      	ldr	r1, [r4, #32]
 800f1dc:	602b      	str	r3, [r5, #0]
 800f1de:	d030      	beq.n	800f242 <__sflush_r+0x92>
 800f1e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f1e2:	89a3      	ldrh	r3, [r4, #12]
 800f1e4:	0759      	lsls	r1, r3, #29
 800f1e6:	d505      	bpl.n	800f1f4 <__sflush_r+0x44>
 800f1e8:	6863      	ldr	r3, [r4, #4]
 800f1ea:	1ad2      	subs	r2, r2, r3
 800f1ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f1ee:	b10b      	cbz	r3, 800f1f4 <__sflush_r+0x44>
 800f1f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f1f2:	1ad2      	subs	r2, r2, r3
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f1f8:	6a21      	ldr	r1, [r4, #32]
 800f1fa:	4628      	mov	r0, r5
 800f1fc:	47b0      	blx	r6
 800f1fe:	1c43      	adds	r3, r0, #1
 800f200:	89a3      	ldrh	r3, [r4, #12]
 800f202:	d106      	bne.n	800f212 <__sflush_r+0x62>
 800f204:	6829      	ldr	r1, [r5, #0]
 800f206:	291d      	cmp	r1, #29
 800f208:	d82b      	bhi.n	800f262 <__sflush_r+0xb2>
 800f20a:	4a2a      	ldr	r2, [pc, #168]	@ (800f2b4 <__sflush_r+0x104>)
 800f20c:	40ca      	lsrs	r2, r1
 800f20e:	07d6      	lsls	r6, r2, #31
 800f210:	d527      	bpl.n	800f262 <__sflush_r+0xb2>
 800f212:	2200      	movs	r2, #0
 800f214:	6062      	str	r2, [r4, #4]
 800f216:	04d9      	lsls	r1, r3, #19
 800f218:	6922      	ldr	r2, [r4, #16]
 800f21a:	6022      	str	r2, [r4, #0]
 800f21c:	d504      	bpl.n	800f228 <__sflush_r+0x78>
 800f21e:	1c42      	adds	r2, r0, #1
 800f220:	d101      	bne.n	800f226 <__sflush_r+0x76>
 800f222:	682b      	ldr	r3, [r5, #0]
 800f224:	b903      	cbnz	r3, 800f228 <__sflush_r+0x78>
 800f226:	6560      	str	r0, [r4, #84]	@ 0x54
 800f228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f22a:	602f      	str	r7, [r5, #0]
 800f22c:	b1b9      	cbz	r1, 800f25e <__sflush_r+0xae>
 800f22e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f232:	4299      	cmp	r1, r3
 800f234:	d002      	beq.n	800f23c <__sflush_r+0x8c>
 800f236:	4628      	mov	r0, r5
 800f238:	f7ff f9fe 	bl	800e638 <_free_r>
 800f23c:	2300      	movs	r3, #0
 800f23e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f240:	e00d      	b.n	800f25e <__sflush_r+0xae>
 800f242:	2301      	movs	r3, #1
 800f244:	4628      	mov	r0, r5
 800f246:	47b0      	blx	r6
 800f248:	4602      	mov	r2, r0
 800f24a:	1c50      	adds	r0, r2, #1
 800f24c:	d1c9      	bne.n	800f1e2 <__sflush_r+0x32>
 800f24e:	682b      	ldr	r3, [r5, #0]
 800f250:	2b00      	cmp	r3, #0
 800f252:	d0c6      	beq.n	800f1e2 <__sflush_r+0x32>
 800f254:	2b1d      	cmp	r3, #29
 800f256:	d001      	beq.n	800f25c <__sflush_r+0xac>
 800f258:	2b16      	cmp	r3, #22
 800f25a:	d11e      	bne.n	800f29a <__sflush_r+0xea>
 800f25c:	602f      	str	r7, [r5, #0]
 800f25e:	2000      	movs	r0, #0
 800f260:	e022      	b.n	800f2a8 <__sflush_r+0xf8>
 800f262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f266:	b21b      	sxth	r3, r3
 800f268:	e01b      	b.n	800f2a2 <__sflush_r+0xf2>
 800f26a:	690f      	ldr	r7, [r1, #16]
 800f26c:	2f00      	cmp	r7, #0
 800f26e:	d0f6      	beq.n	800f25e <__sflush_r+0xae>
 800f270:	0793      	lsls	r3, r2, #30
 800f272:	680e      	ldr	r6, [r1, #0]
 800f274:	bf08      	it	eq
 800f276:	694b      	ldreq	r3, [r1, #20]
 800f278:	600f      	str	r7, [r1, #0]
 800f27a:	bf18      	it	ne
 800f27c:	2300      	movne	r3, #0
 800f27e:	eba6 0807 	sub.w	r8, r6, r7
 800f282:	608b      	str	r3, [r1, #8]
 800f284:	f1b8 0f00 	cmp.w	r8, #0
 800f288:	dde9      	ble.n	800f25e <__sflush_r+0xae>
 800f28a:	6a21      	ldr	r1, [r4, #32]
 800f28c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f28e:	4643      	mov	r3, r8
 800f290:	463a      	mov	r2, r7
 800f292:	4628      	mov	r0, r5
 800f294:	47b0      	blx	r6
 800f296:	2800      	cmp	r0, #0
 800f298:	dc08      	bgt.n	800f2ac <__sflush_r+0xfc>
 800f29a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f29e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2a2:	81a3      	strh	r3, [r4, #12]
 800f2a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f2a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2ac:	4407      	add	r7, r0
 800f2ae:	eba8 0800 	sub.w	r8, r8, r0
 800f2b2:	e7e7      	b.n	800f284 <__sflush_r+0xd4>
 800f2b4:	20400001 	.word	0x20400001

0800f2b8 <_fflush_r>:
 800f2b8:	b538      	push	{r3, r4, r5, lr}
 800f2ba:	690b      	ldr	r3, [r1, #16]
 800f2bc:	4605      	mov	r5, r0
 800f2be:	460c      	mov	r4, r1
 800f2c0:	b913      	cbnz	r3, 800f2c8 <_fflush_r+0x10>
 800f2c2:	2500      	movs	r5, #0
 800f2c4:	4628      	mov	r0, r5
 800f2c6:	bd38      	pop	{r3, r4, r5, pc}
 800f2c8:	b118      	cbz	r0, 800f2d2 <_fflush_r+0x1a>
 800f2ca:	6a03      	ldr	r3, [r0, #32]
 800f2cc:	b90b      	cbnz	r3, 800f2d2 <_fflush_r+0x1a>
 800f2ce:	f7fe f935 	bl	800d53c <__sinit>
 800f2d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d0f3      	beq.n	800f2c2 <_fflush_r+0xa>
 800f2da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f2dc:	07d0      	lsls	r0, r2, #31
 800f2de:	d404      	bmi.n	800f2ea <_fflush_r+0x32>
 800f2e0:	0599      	lsls	r1, r3, #22
 800f2e2:	d402      	bmi.n	800f2ea <_fflush_r+0x32>
 800f2e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2e6:	f7fe fb3e 	bl	800d966 <__retarget_lock_acquire_recursive>
 800f2ea:	4628      	mov	r0, r5
 800f2ec:	4621      	mov	r1, r4
 800f2ee:	f7ff ff5f 	bl	800f1b0 <__sflush_r>
 800f2f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f2f4:	07da      	lsls	r2, r3, #31
 800f2f6:	4605      	mov	r5, r0
 800f2f8:	d4e4      	bmi.n	800f2c4 <_fflush_r+0xc>
 800f2fa:	89a3      	ldrh	r3, [r4, #12]
 800f2fc:	059b      	lsls	r3, r3, #22
 800f2fe:	d4e1      	bmi.n	800f2c4 <_fflush_r+0xc>
 800f300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f302:	f7fe fb31 	bl	800d968 <__retarget_lock_release_recursive>
 800f306:	e7dd      	b.n	800f2c4 <_fflush_r+0xc>

0800f308 <__swhatbuf_r>:
 800f308:	b570      	push	{r4, r5, r6, lr}
 800f30a:	460c      	mov	r4, r1
 800f30c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f310:	2900      	cmp	r1, #0
 800f312:	b096      	sub	sp, #88	@ 0x58
 800f314:	4615      	mov	r5, r2
 800f316:	461e      	mov	r6, r3
 800f318:	da0d      	bge.n	800f336 <__swhatbuf_r+0x2e>
 800f31a:	89a3      	ldrh	r3, [r4, #12]
 800f31c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f320:	f04f 0100 	mov.w	r1, #0
 800f324:	bf14      	ite	ne
 800f326:	2340      	movne	r3, #64	@ 0x40
 800f328:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f32c:	2000      	movs	r0, #0
 800f32e:	6031      	str	r1, [r6, #0]
 800f330:	602b      	str	r3, [r5, #0]
 800f332:	b016      	add	sp, #88	@ 0x58
 800f334:	bd70      	pop	{r4, r5, r6, pc}
 800f336:	466a      	mov	r2, sp
 800f338:	f000 f848 	bl	800f3cc <_fstat_r>
 800f33c:	2800      	cmp	r0, #0
 800f33e:	dbec      	blt.n	800f31a <__swhatbuf_r+0x12>
 800f340:	9901      	ldr	r1, [sp, #4]
 800f342:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f346:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f34a:	4259      	negs	r1, r3
 800f34c:	4159      	adcs	r1, r3
 800f34e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f352:	e7eb      	b.n	800f32c <__swhatbuf_r+0x24>

0800f354 <__smakebuf_r>:
 800f354:	898b      	ldrh	r3, [r1, #12]
 800f356:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f358:	079d      	lsls	r5, r3, #30
 800f35a:	4606      	mov	r6, r0
 800f35c:	460c      	mov	r4, r1
 800f35e:	d507      	bpl.n	800f370 <__smakebuf_r+0x1c>
 800f360:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f364:	6023      	str	r3, [r4, #0]
 800f366:	6123      	str	r3, [r4, #16]
 800f368:	2301      	movs	r3, #1
 800f36a:	6163      	str	r3, [r4, #20]
 800f36c:	b003      	add	sp, #12
 800f36e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f370:	ab01      	add	r3, sp, #4
 800f372:	466a      	mov	r2, sp
 800f374:	f7ff ffc8 	bl	800f308 <__swhatbuf_r>
 800f378:	9f00      	ldr	r7, [sp, #0]
 800f37a:	4605      	mov	r5, r0
 800f37c:	4639      	mov	r1, r7
 800f37e:	4630      	mov	r0, r6
 800f380:	f7ff f9ce 	bl	800e720 <_malloc_r>
 800f384:	b948      	cbnz	r0, 800f39a <__smakebuf_r+0x46>
 800f386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f38a:	059a      	lsls	r2, r3, #22
 800f38c:	d4ee      	bmi.n	800f36c <__smakebuf_r+0x18>
 800f38e:	f023 0303 	bic.w	r3, r3, #3
 800f392:	f043 0302 	orr.w	r3, r3, #2
 800f396:	81a3      	strh	r3, [r4, #12]
 800f398:	e7e2      	b.n	800f360 <__smakebuf_r+0xc>
 800f39a:	89a3      	ldrh	r3, [r4, #12]
 800f39c:	6020      	str	r0, [r4, #0]
 800f39e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3a2:	81a3      	strh	r3, [r4, #12]
 800f3a4:	9b01      	ldr	r3, [sp, #4]
 800f3a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f3aa:	b15b      	cbz	r3, 800f3c4 <__smakebuf_r+0x70>
 800f3ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f3b0:	4630      	mov	r0, r6
 800f3b2:	f000 f81d 	bl	800f3f0 <_isatty_r>
 800f3b6:	b128      	cbz	r0, 800f3c4 <__smakebuf_r+0x70>
 800f3b8:	89a3      	ldrh	r3, [r4, #12]
 800f3ba:	f023 0303 	bic.w	r3, r3, #3
 800f3be:	f043 0301 	orr.w	r3, r3, #1
 800f3c2:	81a3      	strh	r3, [r4, #12]
 800f3c4:	89a3      	ldrh	r3, [r4, #12]
 800f3c6:	431d      	orrs	r5, r3
 800f3c8:	81a5      	strh	r5, [r4, #12]
 800f3ca:	e7cf      	b.n	800f36c <__smakebuf_r+0x18>

0800f3cc <_fstat_r>:
 800f3cc:	b538      	push	{r3, r4, r5, lr}
 800f3ce:	4d07      	ldr	r5, [pc, #28]	@ (800f3ec <_fstat_r+0x20>)
 800f3d0:	2300      	movs	r3, #0
 800f3d2:	4604      	mov	r4, r0
 800f3d4:	4608      	mov	r0, r1
 800f3d6:	4611      	mov	r1, r2
 800f3d8:	602b      	str	r3, [r5, #0]
 800f3da:	f7f3 f921 	bl	8002620 <_fstat>
 800f3de:	1c43      	adds	r3, r0, #1
 800f3e0:	d102      	bne.n	800f3e8 <_fstat_r+0x1c>
 800f3e2:	682b      	ldr	r3, [r5, #0]
 800f3e4:	b103      	cbz	r3, 800f3e8 <_fstat_r+0x1c>
 800f3e6:	6023      	str	r3, [r4, #0]
 800f3e8:	bd38      	pop	{r3, r4, r5, pc}
 800f3ea:	bf00      	nop
 800f3ec:	200033d0 	.word	0x200033d0

0800f3f0 <_isatty_r>:
 800f3f0:	b538      	push	{r3, r4, r5, lr}
 800f3f2:	4d06      	ldr	r5, [pc, #24]	@ (800f40c <_isatty_r+0x1c>)
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	4604      	mov	r4, r0
 800f3f8:	4608      	mov	r0, r1
 800f3fa:	602b      	str	r3, [r5, #0]
 800f3fc:	f7f3 f920 	bl	8002640 <_isatty>
 800f400:	1c43      	adds	r3, r0, #1
 800f402:	d102      	bne.n	800f40a <_isatty_r+0x1a>
 800f404:	682b      	ldr	r3, [r5, #0]
 800f406:	b103      	cbz	r3, 800f40a <_isatty_r+0x1a>
 800f408:	6023      	str	r3, [r4, #0]
 800f40a:	bd38      	pop	{r3, r4, r5, pc}
 800f40c:	200033d0 	.word	0x200033d0

0800f410 <_sbrk_r>:
 800f410:	b538      	push	{r3, r4, r5, lr}
 800f412:	4d06      	ldr	r5, [pc, #24]	@ (800f42c <_sbrk_r+0x1c>)
 800f414:	2300      	movs	r3, #0
 800f416:	4604      	mov	r4, r0
 800f418:	4608      	mov	r0, r1
 800f41a:	602b      	str	r3, [r5, #0]
 800f41c:	f7f3 f928 	bl	8002670 <_sbrk>
 800f420:	1c43      	adds	r3, r0, #1
 800f422:	d102      	bne.n	800f42a <_sbrk_r+0x1a>
 800f424:	682b      	ldr	r3, [r5, #0]
 800f426:	b103      	cbz	r3, 800f42a <_sbrk_r+0x1a>
 800f428:	6023      	str	r3, [r4, #0]
 800f42a:	bd38      	pop	{r3, r4, r5, pc}
 800f42c:	200033d0 	.word	0x200033d0

0800f430 <__assert_func>:
 800f430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f432:	4614      	mov	r4, r2
 800f434:	461a      	mov	r2, r3
 800f436:	4b09      	ldr	r3, [pc, #36]	@ (800f45c <__assert_func+0x2c>)
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	4605      	mov	r5, r0
 800f43c:	68d8      	ldr	r0, [r3, #12]
 800f43e:	b14c      	cbz	r4, 800f454 <__assert_func+0x24>
 800f440:	4b07      	ldr	r3, [pc, #28]	@ (800f460 <__assert_func+0x30>)
 800f442:	9100      	str	r1, [sp, #0]
 800f444:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f448:	4906      	ldr	r1, [pc, #24]	@ (800f464 <__assert_func+0x34>)
 800f44a:	462b      	mov	r3, r5
 800f44c:	f000 f842 	bl	800f4d4 <fiprintf>
 800f450:	f000 f852 	bl	800f4f8 <abort>
 800f454:	4b04      	ldr	r3, [pc, #16]	@ (800f468 <__assert_func+0x38>)
 800f456:	461c      	mov	r4, r3
 800f458:	e7f3      	b.n	800f442 <__assert_func+0x12>
 800f45a:	bf00      	nop
 800f45c:	2000001c 	.word	0x2000001c
 800f460:	0800f9b5 	.word	0x0800f9b5
 800f464:	0800f9c2 	.word	0x0800f9c2
 800f468:	0800f9f0 	.word	0x0800f9f0

0800f46c <_calloc_r>:
 800f46c:	b570      	push	{r4, r5, r6, lr}
 800f46e:	fba1 5402 	umull	r5, r4, r1, r2
 800f472:	b934      	cbnz	r4, 800f482 <_calloc_r+0x16>
 800f474:	4629      	mov	r1, r5
 800f476:	f7ff f953 	bl	800e720 <_malloc_r>
 800f47a:	4606      	mov	r6, r0
 800f47c:	b928      	cbnz	r0, 800f48a <_calloc_r+0x1e>
 800f47e:	4630      	mov	r0, r6
 800f480:	bd70      	pop	{r4, r5, r6, pc}
 800f482:	220c      	movs	r2, #12
 800f484:	6002      	str	r2, [r0, #0]
 800f486:	2600      	movs	r6, #0
 800f488:	e7f9      	b.n	800f47e <_calloc_r+0x12>
 800f48a:	462a      	mov	r2, r5
 800f48c:	4621      	mov	r1, r4
 800f48e:	f7fe f9ed 	bl	800d86c <memset>
 800f492:	e7f4      	b.n	800f47e <_calloc_r+0x12>

0800f494 <__ascii_mbtowc>:
 800f494:	b082      	sub	sp, #8
 800f496:	b901      	cbnz	r1, 800f49a <__ascii_mbtowc+0x6>
 800f498:	a901      	add	r1, sp, #4
 800f49a:	b142      	cbz	r2, 800f4ae <__ascii_mbtowc+0x1a>
 800f49c:	b14b      	cbz	r3, 800f4b2 <__ascii_mbtowc+0x1e>
 800f49e:	7813      	ldrb	r3, [r2, #0]
 800f4a0:	600b      	str	r3, [r1, #0]
 800f4a2:	7812      	ldrb	r2, [r2, #0]
 800f4a4:	1e10      	subs	r0, r2, #0
 800f4a6:	bf18      	it	ne
 800f4a8:	2001      	movne	r0, #1
 800f4aa:	b002      	add	sp, #8
 800f4ac:	4770      	bx	lr
 800f4ae:	4610      	mov	r0, r2
 800f4b0:	e7fb      	b.n	800f4aa <__ascii_mbtowc+0x16>
 800f4b2:	f06f 0001 	mvn.w	r0, #1
 800f4b6:	e7f8      	b.n	800f4aa <__ascii_mbtowc+0x16>

0800f4b8 <__ascii_wctomb>:
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	4608      	mov	r0, r1
 800f4bc:	b141      	cbz	r1, 800f4d0 <__ascii_wctomb+0x18>
 800f4be:	2aff      	cmp	r2, #255	@ 0xff
 800f4c0:	d904      	bls.n	800f4cc <__ascii_wctomb+0x14>
 800f4c2:	228a      	movs	r2, #138	@ 0x8a
 800f4c4:	601a      	str	r2, [r3, #0]
 800f4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ca:	4770      	bx	lr
 800f4cc:	700a      	strb	r2, [r1, #0]
 800f4ce:	2001      	movs	r0, #1
 800f4d0:	4770      	bx	lr
	...

0800f4d4 <fiprintf>:
 800f4d4:	b40e      	push	{r1, r2, r3}
 800f4d6:	b503      	push	{r0, r1, lr}
 800f4d8:	4601      	mov	r1, r0
 800f4da:	ab03      	add	r3, sp, #12
 800f4dc:	4805      	ldr	r0, [pc, #20]	@ (800f4f4 <fiprintf+0x20>)
 800f4de:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4e2:	6800      	ldr	r0, [r0, #0]
 800f4e4:	9301      	str	r3, [sp, #4]
 800f4e6:	f7ff fd4b 	bl	800ef80 <_vfiprintf_r>
 800f4ea:	b002      	add	sp, #8
 800f4ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800f4f0:	b003      	add	sp, #12
 800f4f2:	4770      	bx	lr
 800f4f4:	2000001c 	.word	0x2000001c

0800f4f8 <abort>:
 800f4f8:	b508      	push	{r3, lr}
 800f4fa:	2006      	movs	r0, #6
 800f4fc:	f000 f82c 	bl	800f558 <raise>
 800f500:	2001      	movs	r0, #1
 800f502:	f7f3 f83d 	bl	8002580 <_exit>

0800f506 <_raise_r>:
 800f506:	291f      	cmp	r1, #31
 800f508:	b538      	push	{r3, r4, r5, lr}
 800f50a:	4605      	mov	r5, r0
 800f50c:	460c      	mov	r4, r1
 800f50e:	d904      	bls.n	800f51a <_raise_r+0x14>
 800f510:	2316      	movs	r3, #22
 800f512:	6003      	str	r3, [r0, #0]
 800f514:	f04f 30ff 	mov.w	r0, #4294967295
 800f518:	bd38      	pop	{r3, r4, r5, pc}
 800f51a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f51c:	b112      	cbz	r2, 800f524 <_raise_r+0x1e>
 800f51e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f522:	b94b      	cbnz	r3, 800f538 <_raise_r+0x32>
 800f524:	4628      	mov	r0, r5
 800f526:	f000 f831 	bl	800f58c <_getpid_r>
 800f52a:	4622      	mov	r2, r4
 800f52c:	4601      	mov	r1, r0
 800f52e:	4628      	mov	r0, r5
 800f530:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f534:	f000 b818 	b.w	800f568 <_kill_r>
 800f538:	2b01      	cmp	r3, #1
 800f53a:	d00a      	beq.n	800f552 <_raise_r+0x4c>
 800f53c:	1c59      	adds	r1, r3, #1
 800f53e:	d103      	bne.n	800f548 <_raise_r+0x42>
 800f540:	2316      	movs	r3, #22
 800f542:	6003      	str	r3, [r0, #0]
 800f544:	2001      	movs	r0, #1
 800f546:	e7e7      	b.n	800f518 <_raise_r+0x12>
 800f548:	2100      	movs	r1, #0
 800f54a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f54e:	4620      	mov	r0, r4
 800f550:	4798      	blx	r3
 800f552:	2000      	movs	r0, #0
 800f554:	e7e0      	b.n	800f518 <_raise_r+0x12>
	...

0800f558 <raise>:
 800f558:	4b02      	ldr	r3, [pc, #8]	@ (800f564 <raise+0xc>)
 800f55a:	4601      	mov	r1, r0
 800f55c:	6818      	ldr	r0, [r3, #0]
 800f55e:	f7ff bfd2 	b.w	800f506 <_raise_r>
 800f562:	bf00      	nop
 800f564:	2000001c 	.word	0x2000001c

0800f568 <_kill_r>:
 800f568:	b538      	push	{r3, r4, r5, lr}
 800f56a:	4d07      	ldr	r5, [pc, #28]	@ (800f588 <_kill_r+0x20>)
 800f56c:	2300      	movs	r3, #0
 800f56e:	4604      	mov	r4, r0
 800f570:	4608      	mov	r0, r1
 800f572:	4611      	mov	r1, r2
 800f574:	602b      	str	r3, [r5, #0]
 800f576:	f7f2 fff3 	bl	8002560 <_kill>
 800f57a:	1c43      	adds	r3, r0, #1
 800f57c:	d102      	bne.n	800f584 <_kill_r+0x1c>
 800f57e:	682b      	ldr	r3, [r5, #0]
 800f580:	b103      	cbz	r3, 800f584 <_kill_r+0x1c>
 800f582:	6023      	str	r3, [r4, #0]
 800f584:	bd38      	pop	{r3, r4, r5, pc}
 800f586:	bf00      	nop
 800f588:	200033d0 	.word	0x200033d0

0800f58c <_getpid_r>:
 800f58c:	f7f2 bfe0 	b.w	8002550 <_getpid>

0800f590 <_init>:
 800f590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f592:	bf00      	nop
 800f594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f596:	bc08      	pop	{r3}
 800f598:	469e      	mov	lr, r3
 800f59a:	4770      	bx	lr

0800f59c <_fini>:
 800f59c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f59e:	bf00      	nop
 800f5a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5a2:	bc08      	pop	{r3}
 800f5a4:	469e      	mov	lr, r3
 800f5a6:	4770      	bx	lr
