
VROOM_working.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001c  00800200  00001f00  00001f94  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f00  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002b5  0080021c  0080021c  00001fb0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001fb0  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000360  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000031e9  00000000  00000000  0000236c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001255  00000000  00000000  00005555  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001dcf  00000000  00000000  000067aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000884  00000000  00000000  0000857c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000114a  00000000  00000000  00008e00  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001ca8  00000000  00000000  00009f4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000298  00000000  00000000  0000bbf2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	f6 c0       	rjmp	.+492    	; 0x1ee <__ctors_end>
       2:	00 00       	nop
       4:	14 c1       	rjmp	.+552    	; 0x22e <__bad_interrupt>
       6:	00 00       	nop
       8:	12 c1       	rjmp	.+548    	; 0x22e <__bad_interrupt>
       a:	00 00       	nop
       c:	10 c1       	rjmp	.+544    	; 0x22e <__bad_interrupt>
       e:	00 00       	nop
      10:	0e c1       	rjmp	.+540    	; 0x22e <__bad_interrupt>
      12:	00 00       	nop
      14:	0c c1       	rjmp	.+536    	; 0x22e <__bad_interrupt>
      16:	00 00       	nop
      18:	0a c1       	rjmp	.+532    	; 0x22e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	f8 c5       	rjmp	.+3056   	; 0xc0e <__vector_7>
      1e:	00 00       	nop
      20:	36 c6       	rjmp	.+3180   	; 0xc8e <__vector_8>
      22:	00 00       	nop
      24:	04 c1       	rjmp	.+520    	; 0x22e <__bad_interrupt>
      26:	00 00       	nop
      28:	02 c1       	rjmp	.+516    	; 0x22e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	00 c1       	rjmp	.+512    	; 0x22e <__bad_interrupt>
      2e:	00 00       	nop
      30:	fe c0       	rjmp	.+508    	; 0x22e <__bad_interrupt>
      32:	00 00       	nop
      34:	fc c0       	rjmp	.+504    	; 0x22e <__bad_interrupt>
      36:	00 00       	nop
      38:	fa c0       	rjmp	.+500    	; 0x22e <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f8 c0       	rjmp	.+496    	; 0x22e <__bad_interrupt>
      3e:	00 00       	nop
      40:	f6 c0       	rjmp	.+492    	; 0x22e <__bad_interrupt>
      42:	00 00       	nop
      44:	0c 94 71 08 	jmp	0x10e2	; 0x10e2 <__vector_17>
      48:	f2 c0       	rjmp	.+484    	; 0x22e <__bad_interrupt>
      4a:	00 00       	nop
      4c:	f0 c0       	rjmp	.+480    	; 0x22e <__bad_interrupt>
      4e:	00 00       	nop
      50:	ee c0       	rjmp	.+476    	; 0x22e <__bad_interrupt>
      52:	00 00       	nop
      54:	ec c0       	rjmp	.+472    	; 0x22e <__bad_interrupt>
      56:	00 00       	nop
      58:	ea c0       	rjmp	.+468    	; 0x22e <__bad_interrupt>
      5a:	00 00       	nop
      5c:	e8 c0       	rjmp	.+464    	; 0x22e <__bad_interrupt>
      5e:	00 00       	nop
      60:	a6 c1       	rjmp	.+844    	; 0x3ae <__vector_24>
      62:	00 00       	nop
      64:	0a c3       	rjmp	.+1556   	; 0x67a <__vector_25>
      66:	00 00       	nop
      68:	c7 c2       	rjmp	.+1422   	; 0x5f8 <__vector_26>
      6a:	00 00       	nop
      6c:	e0 c0       	rjmp	.+448    	; 0x22e <__bad_interrupt>
      6e:	00 00       	nop
      70:	de c0       	rjmp	.+444    	; 0x22e <__bad_interrupt>
      72:	00 00       	nop
      74:	dc c0       	rjmp	.+440    	; 0x22e <__bad_interrupt>
      76:	00 00       	nop
      78:	da c0       	rjmp	.+436    	; 0x22e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	d8 c0       	rjmp	.+432    	; 0x22e <__bad_interrupt>
      7e:	00 00       	nop
      80:	d6 c0       	rjmp	.+428    	; 0x22e <__bad_interrupt>
      82:	00 00       	nop
      84:	d4 c0       	rjmp	.+424    	; 0x22e <__bad_interrupt>
      86:	00 00       	nop
      88:	d2 c0       	rjmp	.+420    	; 0x22e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d0 c0       	rjmp	.+416    	; 0x22e <__bad_interrupt>
      8e:	00 00       	nop
      90:	64 c3       	rjmp	.+1736   	; 0x75a <__vector_36>
      92:	00 00       	nop
      94:	21 c3       	rjmp	.+1602   	; 0x6d8 <__vector_37>
      96:	00 00       	nop
      98:	ca c0       	rjmp	.+404    	; 0x22e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c8 c0       	rjmp	.+400    	; 0x22e <__bad_interrupt>
      9e:	00 00       	nop
      a0:	c6 c0       	rjmp	.+396    	; 0x22e <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c4 c0       	rjmp	.+392    	; 0x22e <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c2 c0       	rjmp	.+388    	; 0x22e <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c0 c0       	rjmp	.+384    	; 0x22e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	be c0       	rjmp	.+380    	; 0x22e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	bc c0       	rjmp	.+376    	; 0x22e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	ba c0       	rjmp	.+372    	; 0x22e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b8 c0       	rjmp	.+368    	; 0x22e <__bad_interrupt>
      be:	00 00       	nop
      c0:	b6 c0       	rjmp	.+364    	; 0x22e <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b4 c0       	rjmp	.+360    	; 0x22e <__bad_interrupt>
      c6:	00 00       	nop
      c8:	b2 c0       	rjmp	.+356    	; 0x22e <__bad_interrupt>
      ca:	00 00       	nop
      cc:	b0 c0       	rjmp	.+352    	; 0x22e <__bad_interrupt>
      ce:	00 00       	nop
      d0:	ae c0       	rjmp	.+348    	; 0x22e <__bad_interrupt>
      d2:	00 00       	nop
      d4:	ac c0       	rjmp	.+344    	; 0x22e <__bad_interrupt>
      d6:	00 00       	nop
      d8:	aa c0       	rjmp	.+340    	; 0x22e <__bad_interrupt>
      da:	00 00       	nop
      dc:	a8 c0       	rjmp	.+336    	; 0x22e <__bad_interrupt>
      de:	00 00       	nop
      e0:	a6 c0       	rjmp	.+332    	; 0x22e <__bad_interrupt>
      e2:	00 00       	nop
      e4:	48 07       	cpc	r20, r24
      e6:	5a 07       	cpc	r21, r26
      e8:	60 07       	cpc	r22, r16
      ea:	69 07       	cpc	r22, r25
      ec:	72 07       	cpc	r23, r18
      ee:	76 07       	cpc	r23, r22
      f0:	7b 07       	cpc	r23, r27
      f2:	80 07       	cpc	r24, r16

000000f4 <__trampolines_end>:
      f4:	00 40       	sbci	r16, 0x00	; 0
      f6:	7a 10       	cpse	r7, r10
      f8:	f3 5a       	subi	r31, 0xA3	; 163
      fa:	00 a0       	ldd	r0, Z+32	; 0x20
      fc:	72 4e       	sbci	r23, 0xE2	; 226
      fe:	18 09       	sbc	r17, r8
     100:	00 10       	cpse	r0, r0
     102:	a5 d4       	rcall	.+2378   	; 0xa4e <uart0_callback+0xe>
     104:	e8 00       	.word	0x00e8	; ????
     106:	00 e8       	ldi	r16, 0x80	; 128
     108:	76 48       	sbci	r23, 0x86	; 134
     10a:	17 00       	.word	0x0017	; ????
     10c:	00 e4       	ldi	r16, 0x40	; 64
     10e:	0b 54       	subi	r16, 0x4B	; 75
     110:	02 00       	.word	0x0002	; ????
     112:	00 ca       	rjmp	.-3072   	; 0xfffff514 <__eeprom_end+0xff7ef514>
     114:	9a 3b       	cpi	r25, 0xBA	; 186
     116:	00 00       	nop
     118:	00 e1       	ldi	r16, 0x10	; 16
     11a:	f5 05       	cpc	r31, r5
     11c:	00 00       	nop
     11e:	80 96       	adiw	r24, 0x20	; 32
     120:	98 00       	.word	0x0098	; ????
     122:	00 00       	nop
     124:	40 42       	sbci	r20, 0x20	; 32
     126:	0f 00       	.word	0x000f	; ????
     128:	00 00       	nop
     12a:	a0 86       	std	Z+8, r10	; 0x08
     12c:	01 00       	.word	0x0001	; ????
     12e:	00 00       	nop
     130:	10 27       	eor	r17, r16
     132:	00 00       	nop
     134:	00 00       	nop
     136:	e8 03       	fmulsu	r22, r16
     138:	00 00       	nop
     13a:	00 00       	nop
     13c:	64 00       	.word	0x0064	; ????
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	0a 00       	.word	0x000a	; ????
     144:	00 00       	nop
     146:	00 00       	nop
     148:	01 00       	.word	0x0001	; ????
     14a:	00 00       	nop
     14c:	00 00       	nop
     14e:	2c 76       	andi	r18, 0x6C	; 108
     150:	d8 88       	ldd	r13, Y+16	; 0x10
     152:	dc 67       	ori	r29, 0x7C	; 124
     154:	4f 08       	sbc	r4, r15
     156:	23 df       	rcall	.-442    	; 0xffffff9e <__eeprom_end+0xff7eff9e>
     158:	c1 df       	rcall	.-126    	; 0xdc <__SREG__+0x9d>
     15a:	ae 59       	subi	r26, 0x9E	; 158
     15c:	e1 b1       	in	r30, 0x01	; 1
     15e:	b7 96       	adiw	r30, 0x27	; 39
     160:	e5 e3       	ldi	r30, 0x35	; 53
     162:	e4 53       	subi	r30, 0x34	; 52
     164:	c6 3a       	cpi	r28, 0xA6	; 166
     166:	e6 51       	subi	r30, 0x16	; 22
     168:	99 76       	andi	r25, 0x69	; 105
     16a:	96 e8       	ldi	r25, 0x86	; 134
     16c:	e6 c2       	rjmp	.+1484   	; 0x73a <__vector_37+0x62>
     16e:	84 26       	eor	r8, r20
     170:	eb 89       	ldd	r30, Y+19	; 0x13
     172:	8c 9b       	sbis	0x11, 4	; 17
     174:	62 ed       	ldi	r22, 0xD2	; 210
     176:	40 7c       	andi	r20, 0xC0	; 192
     178:	6f fc       	.word	0xfc6f	; ????
     17a:	ef bc       	out	0x2f, r14	; 47
     17c:	9c 9f       	mul	r25, r28
     17e:	40 f2       	brcs	.-112    	; 0x110 <__trampolines_end+0x1c>
     180:	ba a5       	ldd	r27, Y+42	; 0x2a
     182:	6f a5       	ldd	r22, Y+47	; 0x2f
     184:	f4 90       	lpm	r15, Z
     186:	05 5a       	subi	r16, 0xA5	; 165
     188:	2a f7       	brpl	.-54     	; 0x154 <__trampolines_end+0x60>
     18a:	5c 93       	st	X, r21
     18c:	6b 6c       	ori	r22, 0xCB	; 203
     18e:	f9 67       	ori	r31, 0x79	; 121
     190:	6d c1       	rjmp	.+730    	; 0x46c <uart0_setup_async+0x12>
     192:	1b fc       	.word	0xfc1b	; ????
     194:	e0 e4       	ldi	r30, 0x40	; 64
     196:	0d 47       	sbci	r16, 0x7D	; 125
     198:	fe f5       	brtc	.+126    	; 0x218 <__do_clear_bss>
     19a:	20 e6       	ldi	r18, 0x60	; 96
     19c:	b5 00       	.word	0x00b5	; ????
     19e:	d0 ed       	ldi	r29, 0xD0	; 208
     1a0:	90 2e       	mov	r9, r16
     1a2:	03 00       	.word	0x0003	; ????
     1a4:	94 35       	cpi	r25, 0x54	; 84
     1a6:	77 05       	cpc	r23, r7
     1a8:	00 80       	ld	r0, Z
     1aa:	84 1e       	adc	r8, r20
     1ac:	08 00       	.word	0x0008	; ????
     1ae:	00 20       	and	r0, r0
     1b0:	4e 0a       	sbc	r4, r30
     1b2:	00 00       	nop
     1b4:	00 c8       	rjmp	.-4096   	; 0xfffff1b6 <__eeprom_end+0xff7ef1b6>
     1b6:	0c 33       	cpi	r16, 0x3C	; 60
     1b8:	33 33       	cpi	r19, 0x33	; 51
     1ba:	33 0f       	add	r19, r19
     1bc:	98 6e       	ori	r25, 0xE8	; 232
     1be:	12 83       	std	Z+2, r17	; 0x02
     1c0:	11 41       	sbci	r17, 0x11	; 17
     1c2:	ef 8d       	ldd	r30, Y+31	; 0x1f
     1c4:	21 14       	cp	r2, r1
     1c6:	89 3b       	cpi	r24, 0xB9	; 185
     1c8:	e6 55       	subi	r30, 0x56	; 86
     1ca:	16 cf       	rjmp	.-468    	; 0xfffffff8 <__eeprom_end+0xff7efff8>
     1cc:	fe e6       	ldi	r31, 0x6E	; 110
     1ce:	db 18       	sub	r13, r11
     1d0:	d1 84       	ldd	r13, Z+9	; 0x09
     1d2:	4b 38       	cpi	r20, 0x8B	; 139
     1d4:	1b f7       	brvc	.-58     	; 0x19c <__trampolines_end+0xa8>
     1d6:	7c 1d       	adc	r23, r12
     1d8:	90 1d       	adc	r25, r0
     1da:	a4 bb       	out	0x14, r26	; 20
     1dc:	e4 24       	eor	r14, r4
     1de:	20 32       	cpi	r18, 0x20	; 32
     1e0:	84 72       	andi	r24, 0x24	; 36
     1e2:	5e 22       	and	r5, r30
     1e4:	81 00       	.word	0x0081	; ????
     1e6:	c9 f1       	breq	.+114    	; 0x25a <_set_cs_level+0x2a>
     1e8:	24 ec       	ldi	r18, 0xC4	; 196
     1ea:	a1 e5       	ldi	r26, 0x51	; 81
     1ec:	3d 27       	eor	r19, r29

000001ee <__ctors_end>:
     1ee:	11 24       	eor	r1, r1
     1f0:	1f be       	out	0x3f, r1	; 63
     1f2:	cf ef       	ldi	r28, 0xFF	; 255
     1f4:	d1 e2       	ldi	r29, 0x21	; 33
     1f6:	de bf       	out	0x3e, r29	; 62
     1f8:	cd bf       	out	0x3d, r28	; 61
     1fa:	00 e0       	ldi	r16, 0x00	; 0
     1fc:	0c bf       	out	0x3c, r16	; 60

000001fe <__do_copy_data>:
     1fe:	12 e0       	ldi	r17, 0x02	; 2
     200:	a0 e0       	ldi	r26, 0x00	; 0
     202:	b2 e0       	ldi	r27, 0x02	; 2
     204:	e0 e0       	ldi	r30, 0x00	; 0
     206:	ff e1       	ldi	r31, 0x1F	; 31
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0b bf       	out	0x3b, r16	; 59
     20c:	02 c0       	rjmp	.+4      	; 0x212 <__do_copy_data+0x14>
     20e:	07 90       	elpm	r0, Z+
     210:	0d 92       	st	X+, r0
     212:	ac 31       	cpi	r26, 0x1C	; 28
     214:	b1 07       	cpc	r27, r17
     216:	d9 f7       	brne	.-10     	; 0x20e <__do_copy_data+0x10>

00000218 <__do_clear_bss>:
     218:	24 e0       	ldi	r18, 0x04	; 4
     21a:	ac e1       	ldi	r26, 0x1C	; 28
     21c:	b2 e0       	ldi	r27, 0x02	; 2
     21e:	01 c0       	rjmp	.+2      	; 0x222 <.do_clear_bss_start>

00000220 <.do_clear_bss_loop>:
     220:	1d 92       	st	X+, r1

00000222 <.do_clear_bss_start>:
     222:	a1 3d       	cpi	r26, 0xD1	; 209
     224:	b2 07       	cpc	r27, r18
     226:	e1 f7       	brne	.-8      	; 0x220 <.do_clear_bss_loop>
     228:	18 d4       	rcall	.+2096   	; 0xa5a <main>
     22a:	0c 94 7e 0f 	jmp	0x1efc	; 0x1efc <_exit>

0000022e <__bad_interrupt>:
     22e:	e8 ce       	rjmp	.-560    	; 0x0 <__vectors>

00000230 <_set_cs_level>:
     230:	90 91 21 02 	lds	r25, 0x0221
     234:	91 11       	cpse	r25, r1
     236:	04 c0       	rjmp	.+8      	; 0x240 <_set_cs_level+0x10>
     238:	91 e0       	ldi	r25, 0x01	; 1
     23a:	81 11       	cpse	r24, r1
     23c:	90 e0       	ldi	r25, 0x00	; 0
     23e:	89 2f       	mov	r24, r25
     240:	81 11       	cpse	r24, r1
     242:	0f c0       	rjmp	.+30     	; 0x262 <_set_cs_level+0x32>
     244:	45 b1       	in	r20, 0x05	; 5
     246:	21 e0       	ldi	r18, 0x01	; 1
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	c9 01       	movw	r24, r18
     24c:	00 90 22 02 	lds	r0, 0x0222
     250:	02 c0       	rjmp	.+4      	; 0x256 <_set_cs_level+0x26>
     252:	88 0f       	add	r24, r24
     254:	99 1f       	adc	r25, r25
     256:	0a 94       	dec	r0
     258:	e2 f7       	brpl	.-8      	; 0x252 <_set_cs_level+0x22>
     25a:	80 95       	com	r24
     25c:	84 23       	and	r24, r20
     25e:	85 b9       	out	0x05, r24	; 5
     260:	08 95       	ret
     262:	45 b1       	in	r20, 0x05	; 5
     264:	21 e0       	ldi	r18, 0x01	; 1
     266:	30 e0       	ldi	r19, 0x00	; 0
     268:	c9 01       	movw	r24, r18
     26a:	00 90 22 02 	lds	r0, 0x0222
     26e:	02 c0       	rjmp	.+4      	; 0x274 <_set_cs_level+0x44>
     270:	88 0f       	add	r24, r24
     272:	99 1f       	adc	r25, r25
     274:	0a 94       	dec	r0
     276:	e2 f7       	brpl	.-8      	; 0x270 <_set_cs_level+0x40>
     278:	84 2b       	or	r24, r20
     27a:	85 b9       	out	0x05, r24	; 5
     27c:	08 95       	ret

0000027e <spi_master_setup>:
     27e:	ef 92       	push	r14
     280:	ff 92       	push	r15
     282:	0f 93       	push	r16
     284:	cf 93       	push	r28
     286:	c0 91 93 02 	lds	r28, 0x0293
     28a:	c0 31       	cpi	r28, 0x10	; 16
     28c:	90 f4       	brcc	.+36     	; 0x2b2 <spi_master_setup+0x34>
     28e:	97 e0       	ldi	r25, 0x07	; 7
     290:	c9 02       	muls	r28, r25
     292:	f0 01       	movw	r30, r0
     294:	11 24       	eor	r1, r1
     296:	ed 5d       	subi	r30, 0xDD	; 221
     298:	fd 4f       	sbci	r31, 0xFD	; 253
     29a:	80 83       	st	Z, r24
     29c:	61 83       	std	Z+1, r22	; 0x01
     29e:	42 83       	std	Z+2, r20	; 0x02
     2a0:	23 83       	std	Z+3, r18	; 0x03
     2a2:	04 83       	std	Z+4, r16	; 0x04
     2a4:	f6 82       	std	Z+6, r15	; 0x06
     2a6:	e5 82       	std	Z+5, r14	; 0x05
     2a8:	81 e0       	ldi	r24, 0x01	; 1
     2aa:	8c 0f       	add	r24, r28
     2ac:	80 93 93 02 	sts	0x0293, r24
     2b0:	01 c0       	rjmp	.+2      	; 0x2b4 <spi_master_setup+0x36>
     2b2:	cf ef       	ldi	r28, 0xFF	; 255
     2b4:	20 93 22 02 	sts	0x0222, r18
     2b8:	00 93 21 02 	sts	0x0221, r16
     2bc:	84 b1       	in	r24, 0x04	; 4
     2be:	28 2b       	or	r18, r24
     2c0:	24 b9       	out	0x04, r18	; 4
     2c2:	80 e0       	ldi	r24, 0x00	; 0
     2c4:	b5 df       	rcall	.-150    	; 0x230 <_set_cs_level>
     2c6:	8c 2f       	mov	r24, r28
     2c8:	cf 91       	pop	r28
     2ca:	0f 91       	pop	r16
     2cc:	ff 90       	pop	r15
     2ce:	ef 90       	pop	r14
     2d0:	08 95       	ret

000002d2 <spi_send>:
     2d2:	cf 93       	push	r28
     2d4:	90 91 20 02 	lds	r25, 0x0220
     2d8:	99 23       	and	r25, r25
     2da:	21 f0       	breq	.+8      	; 0x2e4 <spi_send+0x12>
     2dc:	90 91 00 02 	lds	r25, 0x0200
     2e0:	89 13       	cpse	r24, r25
     2e2:	58 c0       	rjmp	.+176    	; 0x394 <spi_send+0xc2>
     2e4:	70 93 1f 02 	sts	0x021F, r23
     2e8:	60 93 1e 02 	sts	0x021E, r22
     2ec:	40 93 1d 02 	sts	0x021D, r20
     2f0:	10 92 1c 02 	sts	0x021C, r1
     2f4:	cf b7       	in	r28, 0x3f	; 63
     2f6:	f8 94       	cli
     2f8:	90 91 00 02 	lds	r25, 0x0200
     2fc:	98 17       	cp	r25, r24
     2fe:	a9 f1       	breq	.+106    	; 0x36a <spi_send+0x98>
     300:	80 93 00 02 	sts	0x0200, r24
     304:	67 e0       	ldi	r22, 0x07	; 7
     306:	86 02       	muls	r24, r22
     308:	f0 01       	movw	r30, r0
     30a:	11 24       	eor	r1, r1
     30c:	ed 5d       	subi	r30, 0xDD	; 221
     30e:	fd 4f       	sbci	r31, 0xFD	; 253
     310:	4f b7       	in	r20, 0x3f	; 63
     312:	f8 94       	cli
     314:	84 b1       	in	r24, 0x04	; 4
     316:	87 60       	ori	r24, 0x07	; 7
     318:	84 b9       	out	0x04, r24	; 4
     31a:	23 98       	cbi	0x04, 3	; 4
     31c:	1c bc       	out	0x2c, r1	; 44
     31e:	93 81       	ldd	r25, Z+3	; 0x03
     320:	90 93 22 02 	sts	0x0222, r25
     324:	84 81       	ldd	r24, Z+4	; 0x04
     326:	80 93 21 02 	sts	0x0221, r24
     32a:	54 b1       	in	r21, 0x04	; 4
     32c:	21 e0       	ldi	r18, 0x01	; 1
     32e:	30 e0       	ldi	r19, 0x00	; 0
     330:	b9 01       	movw	r22, r18
     332:	02 c0       	rjmp	.+4      	; 0x338 <spi_send+0x66>
     334:	66 0f       	add	r22, r22
     336:	77 1f       	adc	r23, r23
     338:	9a 95       	dec	r25
     33a:	e2 f7       	brpl	.-8      	; 0x334 <spi_send+0x62>
     33c:	cb 01       	movw	r24, r22
     33e:	85 2b       	or	r24, r21
     340:	84 b9       	out	0x04, r24	; 4
     342:	82 81       	ldd	r24, Z+2	; 0x02
     344:	83 30       	cpi	r24, 0x03	; 3
     346:	20 f4       	brcc	.+8      	; 0x350 <spi_send+0x7e>
     348:	8d b5       	in	r24, 0x2d	; 45
     34a:	81 60       	ori	r24, 0x01	; 1
     34c:	8d bd       	out	0x2d, r24	; 45
     34e:	03 c0       	rjmp	.+6      	; 0x356 <spi_send+0x84>
     350:	8d b5       	in	r24, 0x2d	; 45
     352:	8e 7f       	andi	r24, 0xFE	; 254
     354:	8d bd       	out	0x2d, r24	; 45
     356:	9c b5       	in	r25, 0x2c	; 44
     358:	81 81       	ldd	r24, Z+1	; 0x01
     35a:	89 2b       	or	r24, r25
     35c:	80 65       	ori	r24, 0x50	; 80
     35e:	90 81       	ld	r25, Z
     360:	89 2b       	or	r24, r25
     362:	92 81       	ldd	r25, Z+2	; 0x02
     364:	89 2b       	or	r24, r25
     366:	8c bd       	out	0x2c, r24	; 44
     368:	4f bf       	out	0x3f, r20	; 63
     36a:	81 e0       	ldi	r24, 0x01	; 1
     36c:	80 93 20 02 	sts	0x0220, r24
     370:	5f df       	rcall	.-322    	; 0x230 <_set_cs_level>
     372:	8c b5       	in	r24, 0x2c	; 44
     374:	80 68       	ori	r24, 0x80	; 128
     376:	8c bd       	out	0x2c, r24	; 44
     378:	e0 91 1e 02 	lds	r30, 0x021E
     37c:	f0 91 1f 02 	lds	r31, 0x021F
     380:	80 81       	ld	r24, Z
     382:	8e bd       	out	0x2e, r24	; 46
     384:	80 91 1c 02 	lds	r24, 0x021C
     388:	8f 5f       	subi	r24, 0xFF	; 255
     38a:	80 93 1c 02 	sts	0x021C, r24
     38e:	cf bf       	out	0x3f, r28	; 63
     390:	81 e0       	ldi	r24, 0x01	; 1
     392:	01 c0       	rjmp	.+2      	; 0x396 <spi_send+0xc4>
     394:	8f ef       	ldi	r24, 0xFF	; 255
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <spi_release>:
     39a:	8c b5       	in	r24, 0x2c	; 44
     39c:	8f 77       	andi	r24, 0x7F	; 127
     39e:	8c bd       	out	0x2c, r24	; 44
     3a0:	80 e0       	ldi	r24, 0x00	; 0
     3a2:	46 df       	rcall	.-372    	; 0x230 <_set_cs_level>
     3a4:	10 92 1d 02 	sts	0x021D, r1
     3a8:	10 92 20 02 	sts	0x0220, r1
     3ac:	08 95       	ret

000003ae <__vector_24>:
     3ae:	1f 92       	push	r1
     3b0:	0f 92       	push	r0
     3b2:	0f b6       	in	r0, 0x3f	; 63
     3b4:	0f 92       	push	r0
     3b6:	11 24       	eor	r1, r1
     3b8:	0b b6       	in	r0, 0x3b	; 59
     3ba:	0f 92       	push	r0
     3bc:	2f 93       	push	r18
     3be:	3f 93       	push	r19
     3c0:	4f 93       	push	r20
     3c2:	5f 93       	push	r21
     3c4:	6f 93       	push	r22
     3c6:	7f 93       	push	r23
     3c8:	8f 93       	push	r24
     3ca:	9f 93       	push	r25
     3cc:	af 93       	push	r26
     3ce:	bf 93       	push	r27
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	ef 93       	push	r30
     3d6:	ff 93       	push	r31
     3d8:	c0 91 1e 02 	lds	r28, 0x021E
     3dc:	d0 91 1f 02 	lds	r29, 0x021F
     3e0:	20 91 1c 02 	lds	r18, 0x021C
     3e4:	82 2f       	mov	r24, r18
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	3e b5       	in	r19, 0x2e	; 46
     3ea:	fe 01       	movw	r30, r28
     3ec:	e8 0f       	add	r30, r24
     3ee:	f9 1f       	adc	r31, r25
     3f0:	31 97       	sbiw	r30, 0x01	; 1
     3f2:	30 83       	st	Z, r19
     3f4:	30 91 1d 02 	lds	r19, 0x021D
     3f8:	23 17       	cp	r18, r19
     3fa:	50 f4       	brcc	.+20     	; 0x410 <__vector_24+0x62>
     3fc:	c8 0f       	add	r28, r24
     3fe:	d9 1f       	adc	r29, r25
     400:	88 81       	ld	r24, Y
     402:	8e bd       	out	0x2e, r24	; 46
     404:	80 91 1c 02 	lds	r24, 0x021C
     408:	8f 5f       	subi	r24, 0xFF	; 255
     40a:	80 93 1c 02 	sts	0x021C, r24
     40e:	10 c0       	rjmp	.+32     	; 0x430 <__vector_24+0x82>
     410:	c4 df       	rcall	.-120    	; 0x39a <spi_release>
     412:	e0 91 00 02 	lds	r30, 0x0200
     416:	87 e0       	ldi	r24, 0x07	; 7
     418:	e8 02       	muls	r30, r24
     41a:	f0 01       	movw	r30, r0
     41c:	11 24       	eor	r1, r1
     41e:	ed 5d       	subi	r30, 0xDD	; 221
     420:	fd 4f       	sbci	r31, 0xFD	; 253
     422:	05 80       	ldd	r0, Z+5	; 0x05
     424:	f6 81       	ldd	r31, Z+6	; 0x06
     426:	e0 2d       	mov	r30, r0
     428:	30 97       	sbiw	r30, 0x00	; 0
     42a:	11 f0       	breq	.+4      	; 0x430 <__vector_24+0x82>
     42c:	ce 01       	movw	r24, r28
     42e:	19 95       	eicall
     430:	ff 91       	pop	r31
     432:	ef 91       	pop	r30
     434:	df 91       	pop	r29
     436:	cf 91       	pop	r28
     438:	bf 91       	pop	r27
     43a:	af 91       	pop	r26
     43c:	9f 91       	pop	r25
     43e:	8f 91       	pop	r24
     440:	7f 91       	pop	r23
     442:	6f 91       	pop	r22
     444:	5f 91       	pop	r21
     446:	4f 91       	pop	r20
     448:	3f 91       	pop	r19
     44a:	2f 91       	pop	r18
     44c:	0f 90       	pop	r0
     44e:	0b be       	out	0x3b, r0	; 59
     450:	0f 90       	pop	r0
     452:	0f be       	out	0x3f, r0	; 63
     454:	0f 90       	pop	r0
     456:	1f 90       	pop	r1
     458:	18 95       	reti

0000045a <uart0_setup_async>:
void uart0_setup_async(UART0_MODE operational_mode,
						 UART0_BAUD baud_rate,
						 UART0_PARITY_MODE paraty_mode,
						 UART0_STOP_BIT stop_bit,
						 UART0_CHAR_SIZE char_size,
						 void (*callback_function_ptr)(char cfp)) {
     45a:	cf 92       	push	r12
     45c:	df 92       	push	r13
     45e:	ef 92       	push	r14
     460:	0f 93       	push	r16
     462:	1f 93       	push	r17
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	d2 2f       	mov	r29, r18
     46a:	ce 2d       	mov	r28, r14
	/* saves the current state of the status register and disables global interrupt */
	uint8_t _sreg = SREG;
     46c:	1f b7       	in	r17, 0x3f	; 63
	cli();
     46e:	f8 94       	cli

	/* setting the values for the speed of the UART */
	switch (operational_mode) {
     470:	88 23       	and	r24, r24
     472:	19 f0       	breq	.+6      	; 0x47a <uart0_setup_async+0x20>
     474:	81 30       	cpi	r24, 0x01	; 1
     476:	51 f1       	breq	.+84     	; 0x4cc <uart0_setup_async+0x72>
     478:	50 c0       	rjmp	.+160    	; 0x51a <uart0_setup_async+0xc0>
		case UART0_MODE_NORMAL:
			UBRR0 = CALC_UBRR0(baud_rate, UBRR0_FACTOR_ASYNC_NORM);
     47a:	44 0f       	add	r20, r20
     47c:	55 1f       	adc	r21, r21
     47e:	66 1f       	adc	r22, r22
     480:	77 1f       	adc	r23, r23
     482:	44 0f       	add	r20, r20
     484:	55 1f       	adc	r21, r21
     486:	66 1f       	adc	r22, r22
     488:	77 1f       	adc	r23, r23
     48a:	9a 01       	movw	r18, r20
     48c:	ab 01       	movw	r20, r22
     48e:	22 0f       	add	r18, r18
     490:	33 1f       	adc	r19, r19
     492:	44 1f       	adc	r20, r20
     494:	55 1f       	adc	r21, r21
     496:	22 0f       	add	r18, r18
     498:	33 1f       	adc	r19, r19
     49a:	44 1f       	adc	r20, r20
     49c:	55 1f       	adc	r21, r21
     49e:	60 ea       	ldi	r22, 0xA0	; 160
     4a0:	7c e4       	ldi	r23, 0x4C	; 76
     4a2:	89 ea       	ldi	r24, 0xA9	; 169
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	cb d7       	rcall	.+3990   	; 0x143e <__udivmodsi4>
     4a8:	ca 01       	movw	r24, r20
     4aa:	b9 01       	movw	r22, r18
     4ac:	61 50       	subi	r22, 0x01	; 1
     4ae:	71 09       	sbc	r23, r1
     4b0:	81 09       	sbc	r24, r1
     4b2:	91 09       	sbc	r25, r1
     4b4:	d3 d6       	rcall	.+3494   	; 0x125c <__floatunsisf>
     4b6:	20 e0       	ldi	r18, 0x00	; 0
     4b8:	30 e0       	ldi	r19, 0x00	; 0
     4ba:	40 e0       	ldi	r20, 0x00	; 0
     4bc:	5f e3       	ldi	r21, 0x3F	; 63
     4be:	39 d6       	rcall	.+3186   	; 0x1132 <__addsf3>
     4c0:	a1 d6       	rcall	.+3394   	; 0x1204 <__fixunssfsi>
     4c2:	70 93 c5 00 	sts	0x00C5, r23
     4c6:	60 93 c4 00 	sts	0x00C4, r22
			break;
     4ca:	27 c0       	rjmp	.+78     	; 0x51a <uart0_setup_async+0xc0>

		case UART0_MODE_DOUBLE:
			UBRR0 = CALC_UBRR0(baud_rate, UBRR0_FACTOR_ASYNC_DOUBLE);
     4cc:	44 0f       	add	r20, r20
     4ce:	55 1f       	adc	r21, r21
     4d0:	66 1f       	adc	r22, r22
     4d2:	77 1f       	adc	r23, r23
     4d4:	44 0f       	add	r20, r20
     4d6:	55 1f       	adc	r21, r21
     4d8:	66 1f       	adc	r22, r22
     4da:	77 1f       	adc	r23, r23
     4dc:	9a 01       	movw	r18, r20
     4de:	ab 01       	movw	r20, r22
     4e0:	22 0f       	add	r18, r18
     4e2:	33 1f       	adc	r19, r19
     4e4:	44 1f       	adc	r20, r20
     4e6:	55 1f       	adc	r21, r21
     4e8:	60 ea       	ldi	r22, 0xA0	; 160
     4ea:	7c e4       	ldi	r23, 0x4C	; 76
     4ec:	89 ea       	ldi	r24, 0xA9	; 169
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	a6 d7       	rcall	.+3916   	; 0x143e <__udivmodsi4>
     4f2:	ca 01       	movw	r24, r20
     4f4:	b9 01       	movw	r22, r18
     4f6:	61 50       	subi	r22, 0x01	; 1
     4f8:	71 09       	sbc	r23, r1
     4fa:	81 09       	sbc	r24, r1
     4fc:	91 09       	sbc	r25, r1
     4fe:	ae d6       	rcall	.+3420   	; 0x125c <__floatunsisf>
     500:	20 e0       	ldi	r18, 0x00	; 0
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	40 e0       	ldi	r20, 0x00	; 0
     506:	5f e3       	ldi	r21, 0x3F	; 63
     508:	14 d6       	rcall	.+3112   	; 0x1132 <__addsf3>
     50a:	7c d6       	rcall	.+3320   	; 0x1204 <__fixunssfsi>
     50c:	70 93 c5 00 	sts	0x00C5, r23
     510:	60 93 c4 00 	sts	0x00C4, r22
			UCSR0A = _BV(U2X0);
     514:	82 e0       	ldi	r24, 0x02	; 2
     516:	80 93 c0 00 	sts	0x00C0, r24
	}

	/* setting up bits for the character size. It is done here as it was
	not possible to	differentiate between UART0_8_BIT and UART0_9_BIT in an enum */
	uint8_t _char_size = 0U;
	switch (char_size) {
     51a:	c2 30       	cpi	r28, 0x02	; 2
     51c:	51 f0       	breq	.+20     	; 0x532 <uart0_setup_async+0xd8>
     51e:	18 f4       	brcc	.+6      	; 0x526 <uart0_setup_async+0xcc>
     520:	c1 30       	cpi	r28, 0x01	; 1
     522:	69 f0       	breq	.+26     	; 0x53e <uart0_setup_async+0xe4>
     524:	04 c0       	rjmp	.+8      	; 0x52e <uart0_setup_async+0xd4>
     526:	c3 30       	cpi	r28, 0x03	; 3
     528:	31 f0       	breq	.+12     	; 0x536 <uart0_setup_async+0xdc>
     52a:	c4 30       	cpi	r28, 0x04	; 4
     52c:	31 f0       	breq	.+12     	; 0x53a <uart0_setup_async+0xe0>
			break;
	}

	/* setting up bits for the character size. It is done here as it was
	not possible to	differentiate between UART0_8_BIT and UART0_9_BIT in an enum */
	uint8_t _char_size = 0U;
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	07 c0       	rjmp	.+14     	; 0x540 <uart0_setup_async+0xe6>
		case 1:
			_char_size = _BV(UCSZ00);
			break;

		case 2:
			_char_size= _BV(UCSZ01);
     532:	84 e0       	ldi	r24, 0x04	; 4
			break;
     534:	05 c0       	rjmp	.+10     	; 0x540 <uart0_setup_async+0xe6>

		case 3:
			_char_size = _BV(UCSZ00) | _BV(UCSZ01);
     536:	86 e0       	ldi	r24, 0x06	; 6
			break;
     538:	03 c0       	rjmp	.+6      	; 0x540 <uart0_setup_async+0xe6>

		case 4:
			_char_size = _BV(UCSZ00) | _BV(UCSZ01);
     53a:	86 e0       	ldi	r24, 0x06	; 6
			break;
     53c:	01 c0       	rjmp	.+2      	; 0x540 <uart0_setup_async+0xe6>
	/* setting up bits for the character size. It is done here as it was
	not possible to	differentiate between UART0_8_BIT and UART0_9_BIT in an enum */
	uint8_t _char_size = 0U;
	switch (char_size) {
		case 1:
			_char_size = _BV(UCSZ00);
     53e:	82 e0       	ldi	r24, 0x02	; 2
	Bit 3 - TXEN0: Transmitter Enable
	Bit 2 - UCSZ02: Character Size
	Bit 1 - RXB80: Receive Data Bit 8
	Bit 0 - TXB80: Transmit Data Bit 8
	*/
	UCSR0B = 0;
     540:	e1 ec       	ldi	r30, 0xC1	; 193
     542:	f0 e0       	ldi	r31, 0x00	; 0
     544:	10 82       	st	Z, r1
	UCSR0B |= (callback_function_ptr != NULL ? _BV(RXCIE0) : 0) |
     546:	90 81       	ld	r25, Z
     548:	c1 14       	cp	r12, r1
     54a:	d1 04       	cpc	r13, r1
     54c:	11 f0       	breq	.+4      	; 0x552 <uart0_setup_async+0xf8>
     54e:	38 e9       	ldi	r19, 0x98	; 152
     550:	01 c0       	rjmp	.+2      	; 0x554 <uart0_setup_async+0xfa>
     552:	38 e1       	ldi	r19, 0x18	; 24
     554:	c4 30       	cpi	r28, 0x04	; 4
     556:	11 f4       	brne	.+4      	; 0x55c <uart0_setup_async+0x102>
     558:	24 e0       	ldi	r18, 0x04	; 4
     55a:	01 c0       	rjmp	.+2      	; 0x55e <uart0_setup_async+0x104>
     55c:	20 e0       	ldi	r18, 0x00	; 0
     55e:	93 2b       	or	r25, r19
     560:	92 2b       	or	r25, r18
     562:	90 93 c1 00 	sts	0x00C1, r25
	Bits 2:1 - UCSZ01:0: Character Size
	Bit 0    - UCPOL0: Clock Polarity
	*/
	/* add "operational_mode" here if support of synchronous
	and/or master SPI is to be implemented */
	UCSR0C = 0;
     566:	e2 ec       	ldi	r30, 0xC2	; 194
     568:	f0 e0       	ldi	r31, 0x00	; 0
     56a:	10 82       	st	Z, r1
	UCSR0C |= paraty_mode |
     56c:	90 81       	ld	r25, Z
     56e:	09 2b       	or	r16, r25
     570:	d0 2b       	or	r29, r16
     572:	8d 2b       	or	r24, r29
     574:	80 83       	st	Z, r24

	//UCSR0C |= _BV(UCSZ00) |
			  //_BV(UCSZ01);

	/* storing callback function */
	_callback_function_ptr = callback_function_ptr;
     576:	d0 92 96 03 	sts	0x0396, r13
     57a:	c0 92 95 03 	sts	0x0395, r12

	/* restore the status register */
	SREG = _sreg;
     57e:	1f bf       	out	0x3f, r17	; 63
}
     580:	df 91       	pop	r29
     582:	cf 91       	pop	r28
     584:	1f 91       	pop	r17
     586:	0f 91       	pop	r16
     588:	ef 90       	pop	r14
     58a:	df 90       	pop	r13
     58c:	cf 90       	pop	r12
     58e:	08 95       	ret

00000590 <uart0_send_string>:
 * Loops through the 'data' string stores it in a local buffer, then sets
 * the Data Register Empty interrupt bit.
 * @note If the data would make the local buffer overrun, the function returns
 *************************************************************************/
void uart0_send_string(char *data, uint8_t length) {
	if (!(_buffer_length + length > 255)) {
     590:	40 91 95 02 	lds	r20, 0x0295
     594:	26 2f       	mov	r18, r22
     596:	30 e0       	ldi	r19, 0x00	; 0
     598:	24 0f       	add	r18, r20
     59a:	31 1d       	adc	r19, r1
     59c:	2f 3f       	cpi	r18, 0xFF	; 255
     59e:	31 05       	cpc	r19, r1
     5a0:	09 f0       	breq	.+2      	; 0x5a4 <uart0_send_string+0x14>
     5a2:	dc f4       	brge	.+54     	; 0x5da <uart0_send_string+0x4a>
		/* saves the current state of the status register and disables global interrupt */
		uint8_t _sreg = SREG;
     5a4:	3f b7       	in	r19, 0x3f	; 63
		cli();
     5a6:	f8 94       	cli

		/* copying data to local buffer */
		for (uint8_t _i = 0; _i < length; _i++) {
     5a8:	66 23       	and	r22, r22
     5aa:	89 f0       	breq	.+34     	; 0x5ce <uart0_send_string+0x3e>
     5ac:	20 91 95 02 	lds	r18, 0x0295
     5b0:	e8 2f       	mov	r30, r24
     5b2:	f9 2f       	mov	r31, r25
     5b4:	62 0f       	add	r22, r18
     5b6:	82 2f       	mov	r24, r18
			_buffer_send_data[_buffer_length++] = *data++;
     5b8:	91 91       	ld	r25, Z+
     5ba:	a8 2f       	mov	r26, r24
     5bc:	b0 e0       	ldi	r27, 0x00	; 0
     5be:	aa 56       	subi	r26, 0x6A	; 106
     5c0:	bd 4f       	sbci	r27, 0xFD	; 253
     5c2:	9c 93       	st	X, r25
     5c4:	8f 5f       	subi	r24, 0xFF	; 255
		/* saves the current state of the status register and disables global interrupt */
		uint8_t _sreg = SREG;
		cli();

		/* copying data to local buffer */
		for (uint8_t _i = 0; _i < length; _i++) {
     5c6:	86 13       	cpse	r24, r22
     5c8:	f7 cf       	rjmp	.-18     	; 0x5b8 <uart0_send_string+0x28>
     5ca:	60 93 95 02 	sts	0x0295, r22
			_buffer_send_data[_buffer_length++] = *data++;
		}

		/* enable Data Register empty interrupt */
		UCSR0B |= _BV(UDRIE0);
     5ce:	e1 ec       	ldi	r30, 0xC1	; 193
     5d0:	f0 e0       	ldi	r31, 0x00	; 0
     5d2:	80 81       	ld	r24, Z
     5d4:	80 62       	ori	r24, 0x20	; 32
     5d6:	80 83       	st	Z, r24

		/* restore the status register */
		SREG = _sreg;
     5d8:	3f bf       	out	0x3f, r19	; 63
     5da:	08 95       	ret

000005dc <uart0_send_char>:

/**********************************************************************//**
 * @ingroup uart_pub
 * Sends one char
 *************************************************************************/
void uart0_send_char(char data) {
     5dc:	cf 93       	push	r28
     5de:	df 93       	push	r29
     5e0:	1f 92       	push	r1
     5e2:	cd b7       	in	r28, 0x3d	; 61
     5e4:	de b7       	in	r29, 0x3e	; 62
     5e6:	89 83       	std	Y+1, r24	; 0x01
	uart0_send_string(&data, 1U);
     5e8:	61 e0       	ldi	r22, 0x01	; 1
     5ea:	ce 01       	movw	r24, r28
     5ec:	01 96       	adiw	r24, 0x01	; 1
     5ee:	d0 df       	rcall	.-96     	; 0x590 <uart0_send_string>
}
     5f0:	0f 90       	pop	r0
     5f2:	df 91       	pop	r29
     5f4:	cf 91       	pop	r28
     5f6:	08 95       	ret

000005f8 <__vector_26>:

/**********************************************************************//**
 * @ingroup uart_priv
 * Interrupt service routine for the UART transmit.
 **************************************************************************/
ISR(USART0_UDRE_vect, ISR_BLOCK) {
     5f8:	1f 92       	push	r1
     5fa:	0f 92       	push	r0
     5fc:	0f b6       	in	r0, 0x3f	; 63
     5fe:	0f 92       	push	r0
     600:	11 24       	eor	r1, r1
     602:	0b b6       	in	r0, 0x3b	; 59
     604:	0f 92       	push	r0
     606:	2f 93       	push	r18
     608:	3f 93       	push	r19
     60a:	4f 93       	push	r20
     60c:	5f 93       	push	r21
     60e:	6f 93       	push	r22
     610:	7f 93       	push	r23
     612:	8f 93       	push	r24
     614:	9f 93       	push	r25
     616:	af 93       	push	r26
     618:	bf 93       	push	r27
     61a:	ef 93       	push	r30
     61c:	ff 93       	push	r31
	if (_buffer_index < _buffer_length) {
     61e:	e0 91 94 02 	lds	r30, 0x0294
     622:	80 91 95 02 	lds	r24, 0x0295
     626:	e8 17       	cp	r30, r24
     628:	58 f4       	brcc	.+22     	; 0x640 <__vector_26+0x48>
		UDR0 = _buffer_send_data[_buffer_index++];
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	8e 0f       	add	r24, r30
     62e:	80 93 94 02 	sts	0x0294, r24
     632:	f0 e0       	ldi	r31, 0x00	; 0
     634:	ea 56       	subi	r30, 0x6A	; 106
     636:	fd 4f       	sbci	r31, 0xFD	; 253
     638:	80 81       	ld	r24, Z
     63a:	80 93 c6 00 	sts	0x00C6, r24
     63e:	0a c0       	rjmp	.+20     	; 0x654 <__vector_26+0x5c>
	} else {
		_buffer_index = 0;
     640:	10 92 94 02 	sts	0x0294, r1
		_buffer_length = 0;
     644:	10 92 95 02 	sts	0x0295, r1
		UCSR0B &= ~_BV(UDRIE0);
     648:	e1 ec       	ldi	r30, 0xC1	; 193
     64a:	f0 e0       	ldi	r31, 0x00	; 0
     64c:	80 81       	ld	r24, Z
     64e:	8f 7d       	andi	r24, 0xDF	; 223
     650:	80 83       	st	Z, r24
		/* releasing the scheduler */
		scheduler_release();
     652:	0f d4       	rcall	.+2078   	; 0xe72 <scheduler_release>
	}
}
     654:	ff 91       	pop	r31
     656:	ef 91       	pop	r30
     658:	bf 91       	pop	r27
     65a:	af 91       	pop	r26
     65c:	9f 91       	pop	r25
     65e:	8f 91       	pop	r24
     660:	7f 91       	pop	r23
     662:	6f 91       	pop	r22
     664:	5f 91       	pop	r21
     666:	4f 91       	pop	r20
     668:	3f 91       	pop	r19
     66a:	2f 91       	pop	r18
     66c:	0f 90       	pop	r0
     66e:	0b be       	out	0x3b, r0	; 59
     670:	0f 90       	pop	r0
     672:	0f be       	out	0x3f, r0	; 63
     674:	0f 90       	pop	r0
     676:	1f 90       	pop	r1
     678:	18 95       	reti

0000067a <__vector_25>:
/**********************************************************************//**
 * @ingroup uart_priv
 * Interrupt service routine for the UART receive. If a callback function pointer is
 * supplied when setting up the UART, a callback to that function is being performed
 **************************************************************************/
ISR(USART0_RX_vect, ISR_BLOCK) {
     67a:	1f 92       	push	r1
     67c:	0f 92       	push	r0
     67e:	0f b6       	in	r0, 0x3f	; 63
     680:	0f 92       	push	r0
     682:	11 24       	eor	r1, r1
     684:	0b b6       	in	r0, 0x3b	; 59
     686:	0f 92       	push	r0
     688:	2f 93       	push	r18
     68a:	3f 93       	push	r19
     68c:	4f 93       	push	r20
     68e:	5f 93       	push	r21
     690:	6f 93       	push	r22
     692:	7f 93       	push	r23
     694:	8f 93       	push	r24
     696:	9f 93       	push	r25
     698:	af 93       	push	r26
     69a:	bf 93       	push	r27
     69c:	ef 93       	push	r30
     69e:	ff 93       	push	r31
	char received_data = UDR0;
     6a0:	80 91 c6 00 	lds	r24, 0x00C6
	if (_callback_function_ptr != NULL) {
     6a4:	e0 91 95 03 	lds	r30, 0x0395
     6a8:	f0 91 96 03 	lds	r31, 0x0396
     6ac:	30 97       	sbiw	r30, 0x00	; 0
     6ae:	09 f0       	breq	.+2      	; 0x6b2 <__vector_25+0x38>
		_callback_function_ptr(received_data);
     6b0:	19 95       	eicall
	}
}
     6b2:	ff 91       	pop	r31
     6b4:	ef 91       	pop	r30
     6b6:	bf 91       	pop	r27
     6b8:	af 91       	pop	r26
     6ba:	9f 91       	pop	r25
     6bc:	8f 91       	pop	r24
     6be:	7f 91       	pop	r23
     6c0:	6f 91       	pop	r22
     6c2:	5f 91       	pop	r21
     6c4:	4f 91       	pop	r20
     6c6:	3f 91       	pop	r19
     6c8:	2f 91       	pop	r18
     6ca:	0f 90       	pop	r0
     6cc:	0b be       	out	0x3b, r0	; 59
     6ce:	0f 90       	pop	r0
     6d0:	0f be       	out	0x3f, r0	; 63
     6d2:	0f 90       	pop	r0
     6d4:	1f 90       	pop	r1
     6d6:	18 95       	reti

000006d8 <__vector_37>:

/**********************************************************************//**
 * @ingroup uart_priv
 * Interrupt service routine for the UART transmit.
 **************************************************************************/
ISR(USART1_UDRE_vect, ISR_BLOCK) {
     6d8:	1f 92       	push	r1
     6da:	0f 92       	push	r0
     6dc:	0f b6       	in	r0, 0x3f	; 63
     6de:	0f 92       	push	r0
     6e0:	11 24       	eor	r1, r1
     6e2:	0b b6       	in	r0, 0x3b	; 59
     6e4:	0f 92       	push	r0
     6e6:	2f 93       	push	r18
     6e8:	3f 93       	push	r19
     6ea:	4f 93       	push	r20
     6ec:	5f 93       	push	r21
     6ee:	6f 93       	push	r22
     6f0:	7f 93       	push	r23
     6f2:	8f 93       	push	r24
     6f4:	9f 93       	push	r25
     6f6:	af 93       	push	r26
     6f8:	bf 93       	push	r27
     6fa:	ef 93       	push	r30
     6fc:	ff 93       	push	r31
	if (_buffer_index < _buffer_length) {
     6fe:	e0 91 97 03 	lds	r30, 0x0397
     702:	80 91 98 03 	lds	r24, 0x0398
     706:	e8 17       	cp	r30, r24
     708:	58 f4       	brcc	.+22     	; 0x720 <__vector_37+0x48>
		UDR1 = _buffer_send_data[_buffer_index++];
     70a:	81 e0       	ldi	r24, 0x01	; 1
     70c:	8e 0f       	add	r24, r30
     70e:	80 93 97 03 	sts	0x0397, r24
     712:	f0 e0       	ldi	r31, 0x00	; 0
     714:	e7 56       	subi	r30, 0x67	; 103
     716:	fc 4f       	sbci	r31, 0xFC	; 252
     718:	80 81       	ld	r24, Z
     71a:	80 93 ce 00 	sts	0x00CE, r24
     71e:	0a c0       	rjmp	.+20     	; 0x734 <__vector_37+0x5c>
	} else {
		_buffer_index = 0;
     720:	10 92 97 03 	sts	0x0397, r1
		_buffer_length = 0;
     724:	10 92 98 03 	sts	0x0398, r1
		UCSR1B &= ~_BV(UDRIE1);
     728:	e9 ec       	ldi	r30, 0xC9	; 201
     72a:	f0 e0       	ldi	r31, 0x00	; 0
     72c:	80 81       	ld	r24, Z
     72e:	8f 7d       	andi	r24, 0xDF	; 223
     730:	80 83       	st	Z, r24
		/* releasing the scheduler */
		scheduler_release();
     732:	9f d3       	rcall	.+1854   	; 0xe72 <scheduler_release>
	}
}
     734:	ff 91       	pop	r31
     736:	ef 91       	pop	r30
     738:	bf 91       	pop	r27
     73a:	af 91       	pop	r26
     73c:	9f 91       	pop	r25
     73e:	8f 91       	pop	r24
     740:	7f 91       	pop	r23
     742:	6f 91       	pop	r22
     744:	5f 91       	pop	r21
     746:	4f 91       	pop	r20
     748:	3f 91       	pop	r19
     74a:	2f 91       	pop	r18
     74c:	0f 90       	pop	r0
     74e:	0b be       	out	0x3b, r0	; 59
     750:	0f 90       	pop	r0
     752:	0f be       	out	0x3f, r0	; 63
     754:	0f 90       	pop	r0
     756:	1f 90       	pop	r1
     758:	18 95       	reti

0000075a <__vector_36>:
/**********************************************************************//**
 * @ingroup uart_priv
 * Interrupt service routine for the UART. If a callback function pointer is
 * supplied when setting up the UART, a callback to that function is being performed
 **************************************************************************/
ISR(USART1_RX_vect, ISR_BLOCK) {
     75a:	1f 92       	push	r1
     75c:	0f 92       	push	r0
     75e:	0f b6       	in	r0, 0x3f	; 63
     760:	0f 92       	push	r0
     762:	11 24       	eor	r1, r1
     764:	0b b6       	in	r0, 0x3b	; 59
     766:	0f 92       	push	r0
     768:	2f 93       	push	r18
     76a:	3f 93       	push	r19
     76c:	4f 93       	push	r20
     76e:	5f 93       	push	r21
     770:	6f 93       	push	r22
     772:	7f 93       	push	r23
     774:	8f 93       	push	r24
     776:	9f 93       	push	r25
     778:	af 93       	push	r26
     77a:	bf 93       	push	r27
     77c:	ef 93       	push	r30
     77e:	ff 93       	push	r31
	char received_data = UDR1;
     780:	80 91 ce 00 	lds	r24, 0x00CE
	if (_callback_function_ptr != NULL) {
     784:	e0 91 98 04 	lds	r30, 0x0498
     788:	f0 91 99 04 	lds	r31, 0x0499
     78c:	30 97       	sbiw	r30, 0x00	; 0
     78e:	09 f0       	breq	.+2      	; 0x792 <__vector_36+0x38>
		_callback_function_ptr(received_data);
     790:	19 95       	eicall
	}
}
     792:	ff 91       	pop	r31
     794:	ef 91       	pop	r30
     796:	bf 91       	pop	r27
     798:	af 91       	pop	r26
     79a:	9f 91       	pop	r25
     79c:	8f 91       	pop	r24
     79e:	7f 91       	pop	r23
     7a0:	6f 91       	pop	r22
     7a2:	5f 91       	pop	r21
     7a4:	4f 91       	pop	r20
     7a6:	3f 91       	pop	r19
     7a8:	2f 91       	pop	r18
     7aa:	0f 90       	pop	r0
     7ac:	0b be       	out	0x3b, r0	; 59
     7ae:	0f 90       	pop	r0
     7b0:	0f be       	out	0x3f, r0	; 63
     7b2:	0f 90       	pop	r0
     7b4:	1f 90       	pop	r1
     7b6:	18 95       	reti

000007b8 <btn_led_lcd_init>:
     7b8:	e7 e0       	ldi	r30, 0x07	; 7
     7ba:	f1 e0       	ldi	r31, 0x01	; 1
     7bc:	80 81       	ld	r24, Z
     7be:	80 7f       	andi	r24, 0xF0	; 240
     7c0:	80 83       	st	Z, r24
     7c2:	80 81       	ld	r24, Z
     7c4:	80 63       	ori	r24, 0x30	; 48
     7c6:	80 83       	st	Z, r24
     7c8:	e8 e0       	ldi	r30, 0x08	; 8
     7ca:	f1 e0       	ldi	r31, 0x01	; 1
     7cc:	80 81       	ld	r24, Z
     7ce:	8f 60       	ori	r24, 0x0F	; 15
     7d0:	80 83       	st	Z, r24
     7d2:	80 81       	ld	r24, Z
     7d4:	8f 7e       	andi	r24, 0xEF	; 239
     7d6:	80 83       	st	Z, r24
     7d8:	80 81       	ld	r24, Z
     7da:	8f 7d       	andi	r24, 0xDF	; 223
     7dc:	80 83       	st	Z, r24
     7de:	08 95       	ret

000007e0 <btn_lcd_is_pressed>:
     7e0:	40 91 06 01 	lds	r20, 0x0106
     7e4:	21 e0       	ldi	r18, 0x01	; 1
     7e6:	30 e0       	ldi	r19, 0x00	; 0
     7e8:	b9 01       	movw	r22, r18
     7ea:	02 c0       	rjmp	.+4      	; 0x7f0 <btn_lcd_is_pressed+0x10>
     7ec:	66 0f       	add	r22, r22
     7ee:	77 1f       	adc	r23, r23
     7f0:	8a 95       	dec	r24
     7f2:	e2 f7       	brpl	.-8      	; 0x7ec <btn_lcd_is_pressed+0xc>
     7f4:	50 e0       	ldi	r21, 0x00	; 0
     7f6:	9b 01       	movw	r18, r22
     7f8:	24 23       	and	r18, r20
     7fa:	35 23       	and	r19, r21
     7fc:	81 e0       	ldi	r24, 0x01	; 1
     7fe:	23 2b       	or	r18, r19
     800:	09 f4       	brne	.+2      	; 0x804 <btn_lcd_is_pressed+0x24>
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	08 95       	ret

00000806 <led_lcd_set>:
     806:	9c ef       	ldi	r25, 0xFC	; 252
     808:	98 0f       	add	r25, r24
     80a:	92 30       	cpi	r25, 0x02	; 2
     80c:	00 f5       	brcc	.+64     	; 0x84e <led_lcd_set+0x48>
     80e:	61 30       	cpi	r22, 0x01	; 1
     810:	79 f4       	brne	.+30     	; 0x830 <led_lcd_set+0x2a>
     812:	e8 e0       	ldi	r30, 0x08	; 8
     814:	f1 e0       	ldi	r31, 0x01	; 1
     816:	40 81       	ld	r20, Z
     818:	21 e0       	ldi	r18, 0x01	; 1
     81a:	30 e0       	ldi	r19, 0x00	; 0
     81c:	b9 01       	movw	r22, r18
     81e:	02 c0       	rjmp	.+4      	; 0x824 <led_lcd_set+0x1e>
     820:	66 0f       	add	r22, r22
     822:	77 1f       	adc	r23, r23
     824:	8a 95       	dec	r24
     826:	e2 f7       	brpl	.-8      	; 0x820 <led_lcd_set+0x1a>
     828:	cb 01       	movw	r24, r22
     82a:	84 2b       	or	r24, r20
     82c:	80 83       	st	Z, r24
     82e:	08 95       	ret
     830:	e8 e0       	ldi	r30, 0x08	; 8
     832:	f1 e0       	ldi	r31, 0x01	; 1
     834:	40 81       	ld	r20, Z
     836:	21 e0       	ldi	r18, 0x01	; 1
     838:	30 e0       	ldi	r19, 0x00	; 0
     83a:	b9 01       	movw	r22, r18
     83c:	02 c0       	rjmp	.+4      	; 0x842 <led_lcd_set+0x3c>
     83e:	66 0f       	add	r22, r22
     840:	77 1f       	adc	r23, r23
     842:	8a 95       	dec	r24
     844:	e2 f7       	brpl	.-8      	; 0x83e <led_lcd_set+0x38>
     846:	cb 01       	movw	r24, r22
     848:	80 95       	com	r24
     84a:	84 23       	and	r24, r20
     84c:	80 83       	st	Z, r24
     84e:	08 95       	ret

00000850 <led_lcd_toggle>:
     850:	e8 e0       	ldi	r30, 0x08	; 8
     852:	f1 e0       	ldi	r31, 0x01	; 1
     854:	40 81       	ld	r20, Z
     856:	21 e0       	ldi	r18, 0x01	; 1
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	b9 01       	movw	r22, r18
     85c:	02 c0       	rjmp	.+4      	; 0x862 <led_lcd_toggle+0x12>
     85e:	66 0f       	add	r22, r22
     860:	77 1f       	adc	r23, r23
     862:	8a 95       	dec	r24
     864:	e2 f7       	brpl	.-8      	; 0x85e <led_lcd_toggle+0xe>
     866:	cb 01       	movw	r24, r22
     868:	84 27       	eor	r24, r20
     86a:	80 83       	st	Z, r24
     86c:	08 95       	ret

0000086e <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
     86e:	eb e0       	ldi	r30, 0x0B	; 11
     870:	f1 e0       	ldi	r31, 0x01	; 1
     872:	80 81       	ld	r24, Z
     874:	80 64       	ori	r24, 0x40	; 64
     876:	80 83       	st	Z, r24
     878:	00 c0       	rjmp	.+0      	; 0x87a <toggle_e+0xc>
     87a:	80 81       	ld	r24, Z
     87c:	8f 7b       	andi	r24, 0xBF	; 191
     87e:	80 83       	st	Z, r24
     880:	08 95       	ret

00000882 <lcd_write>:
     882:	0f 93       	push	r16
     884:	1f 93       	push	r17
     886:	cf 93       	push	r28
     888:	df 93       	push	r29
     88a:	08 2f       	mov	r16, r24
     88c:	66 23       	and	r22, r22
     88e:	31 f0       	breq	.+12     	; 0x89c <lcd_write+0x1a>
     890:	eb e0       	ldi	r30, 0x0B	; 11
     892:	f1 e0       	ldi	r31, 0x01	; 1
     894:	80 81       	ld	r24, Z
     896:	80 61       	ori	r24, 0x10	; 16
     898:	80 83       	st	Z, r24
     89a:	05 c0       	rjmp	.+10     	; 0x8a6 <lcd_write+0x24>
     89c:	eb e0       	ldi	r30, 0x0B	; 11
     89e:	f1 e0       	ldi	r31, 0x01	; 1
     8a0:	80 81       	ld	r24, Z
     8a2:	8f 7e       	andi	r24, 0xEF	; 239
     8a4:	80 83       	st	Z, r24
     8a6:	cb e0       	ldi	r28, 0x0B	; 11
     8a8:	d1 e0       	ldi	r29, 0x01	; 1
     8aa:	88 81       	ld	r24, Y
     8ac:	8f 7d       	andi	r24, 0xDF	; 223
     8ae:	88 83       	st	Y, r24
     8b0:	ea e0       	ldi	r30, 0x0A	; 10
     8b2:	f1 e0       	ldi	r31, 0x01	; 1
     8b4:	80 81       	ld	r24, Z
     8b6:	8f 60       	ori	r24, 0x0F	; 15
     8b8:	80 83       	st	Z, r24
     8ba:	18 81       	ld	r17, Y
     8bc:	10 7f       	andi	r17, 0xF0	; 240
     8be:	80 2f       	mov	r24, r16
     8c0:	82 95       	swap	r24
     8c2:	8f 70       	andi	r24, 0x0F	; 15
     8c4:	81 2b       	or	r24, r17
     8c6:	88 83       	st	Y, r24
     8c8:	d2 df       	rcall	.-92     	; 0x86e <toggle_e>
     8ca:	0f 70       	andi	r16, 0x0F	; 15
     8cc:	01 2b       	or	r16, r17
     8ce:	08 83       	st	Y, r16
     8d0:	ce df       	rcall	.-100    	; 0x86e <toggle_e>
     8d2:	1f 60       	ori	r17, 0x0F	; 15
     8d4:	18 83       	st	Y, r17
     8d6:	df 91       	pop	r29
     8d8:	cf 91       	pop	r28
     8da:	1f 91       	pop	r17
     8dc:	0f 91       	pop	r16
     8de:	08 95       	ret

000008e0 <lcd_read>:
     8e0:	88 23       	and	r24, r24
     8e2:	31 f0       	breq	.+12     	; 0x8f0 <lcd_read+0x10>
     8e4:	eb e0       	ldi	r30, 0x0B	; 11
     8e6:	f1 e0       	ldi	r31, 0x01	; 1
     8e8:	80 81       	ld	r24, Z
     8ea:	80 61       	ori	r24, 0x10	; 16
     8ec:	80 83       	st	Z, r24
     8ee:	05 c0       	rjmp	.+10     	; 0x8fa <lcd_read+0x1a>
     8f0:	eb e0       	ldi	r30, 0x0B	; 11
     8f2:	f1 e0       	ldi	r31, 0x01	; 1
     8f4:	80 81       	ld	r24, Z
     8f6:	8f 7e       	andi	r24, 0xEF	; 239
     8f8:	80 83       	st	Z, r24
     8fa:	eb e0       	ldi	r30, 0x0B	; 11
     8fc:	f1 e0       	ldi	r31, 0x01	; 1
     8fe:	80 81       	ld	r24, Z
     900:	80 62       	ori	r24, 0x20	; 32
     902:	80 83       	st	Z, r24
     904:	aa e0       	ldi	r26, 0x0A	; 10
     906:	b1 e0       	ldi	r27, 0x01	; 1
     908:	8c 91       	ld	r24, X
     90a:	80 7f       	andi	r24, 0xF0	; 240
     90c:	8c 93       	st	X, r24
     90e:	80 81       	ld	r24, Z
     910:	80 64       	ori	r24, 0x40	; 64
     912:	80 83       	st	Z, r24
     914:	00 c0       	rjmp	.+0      	; 0x916 <lcd_read+0x36>
     916:	90 91 09 01 	lds	r25, 0x0109
     91a:	80 81       	ld	r24, Z
     91c:	8f 7b       	andi	r24, 0xBF	; 191
     91e:	80 83       	st	Z, r24
     920:	00 c0       	rjmp	.+0      	; 0x922 <lcd_read+0x42>
     922:	80 81       	ld	r24, Z
     924:	80 64       	ori	r24, 0x40	; 64
     926:	80 83       	st	Z, r24
     928:	00 c0       	rjmp	.+0      	; 0x92a <lcd_read+0x4a>
     92a:	80 91 09 01 	lds	r24, 0x0109
     92e:	92 95       	swap	r25
     930:	90 7f       	andi	r25, 0xF0	; 240
     932:	8f 70       	andi	r24, 0x0F	; 15
     934:	20 81       	ld	r18, Z
     936:	2f 7b       	andi	r18, 0xBF	; 191
     938:	20 83       	st	Z, r18
     93a:	89 2b       	or	r24, r25
     93c:	08 95       	ret

0000093e <lcd_waitbusy>:
     93e:	80 e0       	ldi	r24, 0x00	; 0
     940:	cf df       	rcall	.-98     	; 0x8e0 <lcd_read>
     942:	88 23       	and	r24, r24
     944:	e4 f3       	brlt	.-8      	; 0x93e <lcd_waitbusy>
     946:	85 e0       	ldi	r24, 0x05	; 5
     948:	90 e0       	ldi	r25, 0x00	; 0
     94a:	01 97       	sbiw	r24, 0x01	; 1
     94c:	f1 f7       	brne	.-4      	; 0x94a <lcd_waitbusy+0xc>
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	c7 cf       	rjmp	.-114    	; 0x8e0 <lcd_read>
     952:	08 95       	ret

00000954 <lcd_command>:
     954:	cf 93       	push	r28
     956:	c8 2f       	mov	r28, r24
     958:	f2 df       	rcall	.-28     	; 0x93e <lcd_waitbusy>
     95a:	60 e0       	ldi	r22, 0x00	; 0
     95c:	8c 2f       	mov	r24, r28
     95e:	91 df       	rcall	.-222    	; 0x882 <lcd_write>
     960:	cf 91       	pop	r28
     962:	08 95       	ret

00000964 <lcd_gotoxy>:
     964:	61 11       	cpse	r22, r1
     966:	03 c0       	rjmp	.+6      	; 0x96e <lcd_gotoxy+0xa>
     968:	80 58       	subi	r24, 0x80	; 128
     96a:	f4 cf       	rjmp	.-24     	; 0x954 <lcd_command>
     96c:	08 95       	ret
     96e:	80 54       	subi	r24, 0x40	; 64
     970:	f1 cf       	rjmp	.-30     	; 0x954 <lcd_command>
     972:	08 95       	ret

00000974 <lcd_clrscr>:
     974:	81 e0       	ldi	r24, 0x01	; 1
     976:	ee cf       	rjmp	.-36     	; 0x954 <lcd_command>
     978:	08 95       	ret

0000097a <lcd_putc>:
     97a:	cf 93       	push	r28
     97c:	c8 2f       	mov	r28, r24
     97e:	df df       	rcall	.-66     	; 0x93e <lcd_waitbusy>
     980:	ca 30       	cpi	r28, 0x0A	; 10
     982:	41 f4       	brne	.+16     	; 0x994 <lcd_putc+0x1a>
     984:	80 34       	cpi	r24, 0x40	; 64
     986:	10 f4       	brcc	.+4      	; 0x98c <lcd_putc+0x12>
     988:	80 e4       	ldi	r24, 0x40	; 64
     98a:	01 c0       	rjmp	.+2      	; 0x98e <lcd_putc+0x14>
     98c:	80 e0       	ldi	r24, 0x00	; 0
     98e:	80 58       	subi	r24, 0x80	; 128
     990:	e1 df       	rcall	.-62     	; 0x954 <lcd_command>
     992:	03 c0       	rjmp	.+6      	; 0x99a <lcd_putc+0x20>
     994:	61 e0       	ldi	r22, 0x01	; 1
     996:	8c 2f       	mov	r24, r28
     998:	74 df       	rcall	.-280    	; 0x882 <lcd_write>
     99a:	cf 91       	pop	r28
     99c:	08 95       	ret

0000099e <lcd_puts>:
     99e:	cf 93       	push	r28
     9a0:	df 93       	push	r29
     9a2:	ec 01       	movw	r28, r24
     9a4:	21 96       	adiw	r28, 0x01	; 1
     9a6:	fc 01       	movw	r30, r24
     9a8:	80 81       	ld	r24, Z
     9aa:	88 23       	and	r24, r24
     9ac:	21 f0       	breq	.+8      	; 0x9b6 <lcd_puts+0x18>
     9ae:	e5 df       	rcall	.-54     	; 0x97a <lcd_putc>
     9b0:	89 91       	ld	r24, Y+
     9b2:	81 11       	cpse	r24, r1
     9b4:	fc cf       	rjmp	.-8      	; 0x9ae <lcd_puts+0x10>
     9b6:	df 91       	pop	r29
     9b8:	cf 91       	pop	r28
     9ba:	08 95       	ret

000009bc <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     9bc:	cf 93       	push	r28
     9be:	c8 2f       	mov	r28, r24
      && ( &LCD_RS_PORT == &LCD_DATA0_PORT) && ( &LCD_RW_PORT == &LCD_DATA0_PORT) && (&LCD_E_PORT == &LCD_DATA0_PORT)
      && (LCD_DATA0_PIN == 0 ) && (LCD_DATA1_PIN == 1) && (LCD_DATA2_PIN == 2) && (LCD_DATA3_PIN == 3) 
      && (LCD_RS_PIN == 4 ) && (LCD_RW_PIN == 5) && (LCD_E_PIN == 6 ) )
    {
        /* configure all port bits as output (all LCD lines on same port) */
        DDR(LCD_DATA0_PORT) |= 0x7F;
     9c0:	ea e0       	ldi	r30, 0x0A	; 10
     9c2:	f1 e0       	ldi	r31, 0x01	; 1
     9c4:	80 81       	ld	r24, Z
     9c6:	8f 67       	ori	r24, 0x7F	; 127
     9c8:	80 83       	st	Z, r24
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     9ca:	e0 e5       	ldi	r30, 0x50	; 80
     9cc:	fd ea       	ldi	r31, 0xAD	; 173
     9ce:	31 97       	sbiw	r30, 0x01	; 1
     9d0:	f1 f7       	brne	.-4      	; 0x9ce <lcd_init+0x12>
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(16000);        /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
     9d2:	eb e0       	ldi	r30, 0x0B	; 11
     9d4:	f1 e0       	ldi	r31, 0x01	; 1
     9d6:	80 81       	ld	r24, Z
     9d8:	82 60       	ori	r24, 0x02	; 2
     9da:	80 83       	st	Z, r24
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
     9dc:	80 81       	ld	r24, Z
     9de:	81 60       	ori	r24, 0x01	; 1
     9e0:	80 83       	st	Z, r24
    lcd_e_toggle();
     9e2:	45 df       	rcall	.-374    	; 0x86e <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     9e4:	e2 e1       	ldi	r30, 0x12	; 18
     9e6:	f6 e3       	ldi	r31, 0x36	; 54
     9e8:	31 97       	sbiw	r30, 0x01	; 1
     9ea:	f1 f7       	brne	.-4      	; 0x9e8 <lcd_init+0x2c>
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
    lcd_e_toggle();
    delay(4992);         /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
     9ec:	40 df       	rcall	.-384    	; 0x86e <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     9ee:	e1 eb       	ldi	r30, 0xB1	; 177
     9f0:	f0 e0       	ldi	r31, 0x00	; 0
     9f2:	31 97       	sbiw	r30, 0x01	; 1
     9f4:	f1 f7       	brne	.-4      	; 0x9f2 <lcd_init+0x36>
    /* repeat last command */ 
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
     9f6:	3b df       	rcall	.-394    	; 0x86e <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     9f8:	e1 eb       	ldi	r30, 0xB1	; 177
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	31 97       	sbiw	r30, 0x01	; 1
     9fe:	f1 f7       	brne	.-4      	; 0x9fc <lcd_init+0x40>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
     a00:	eb e0       	ldi	r30, 0x0B	; 11
     a02:	f1 e0       	ldi	r31, 0x01	; 1
     a04:	80 81       	ld	r24, Z
     a06:	8e 7f       	andi	r24, 0xFE	; 254
     a08:	80 83       	st	Z, r24
    lcd_e_toggle();
     a0a:	31 df       	rcall	.-414    	; 0x86e <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     a0c:	e1 eb       	ldi	r30, 0xB1	; 177
     a0e:	f0 e0       	ldi	r31, 0x00	; 0
     a10:	31 97       	sbiw	r30, 0x01	; 1
     a12:	f1 f7       	brne	.-4      	; 0xa10 <lcd_init+0x54>
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     a14:	88 e2       	ldi	r24, 0x28	; 40
     a16:	9e df       	rcall	.-196    	; 0x954 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
     a18:	88 e0       	ldi	r24, 0x08	; 8
     a1a:	9c df       	rcall	.-200    	; 0x954 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
     a1c:	ab df       	rcall	.-170    	; 0x974 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     a1e:	86 e0       	ldi	r24, 0x06	; 6
     a20:	99 df       	rcall	.-206    	; 0x954 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     a22:	8c 2f       	mov	r24, r28
     a24:	97 df       	rcall	.-210    	; 0x954 <lcd_command>

}/* lcd_init */
     a26:	cf 91       	pop	r28
     a28:	08 95       	ret

00000a2a <lop_init>:
     a2a:	84 b1       	in	r24, 0x04	; 4
     a2c:	80 6e       	ori	r24, 0xE0	; 224
     a2e:	84 b9       	out	0x04, r24	; 4
     a30:	85 b1       	in	r24, 0x05	; 5
     a32:	80 6e       	ori	r24, 0xE0	; 224
     a34:	85 b9       	out	0x05, r24	; 5
     a36:	08 95       	ret

00000a38 <lop_toggle_led>:
     a38:	95 b1       	in	r25, 0x05	; 5
     a3a:	89 27       	eor	r24, r25
     a3c:	85 b9       	out	0x05, r24	; 5
     a3e:	08 95       	ret

00000a40 <uart0_callback>:
#endif // UNIT_TEST
#endif // ANALYSIS
}
#if UART0
void uart0_callback(char data) {
    *(_uart_callback_data + (_index++ % 16)) = data;
     a40:	e0 91 9c 04 	lds	r30, 0x049C
     a44:	91 e0       	ldi	r25, 0x01	; 1
     a46:	9e 0f       	add	r25, r30
     a48:	90 93 9c 04 	sts	0x049C, r25
     a4c:	ef 70       	andi	r30, 0x0F	; 15
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	e3 56       	subi	r30, 0x63	; 99
     a52:	fb 4f       	sbci	r31, 0xFB	; 251
     a54:	80 83       	st	Z, r24
	#if UART_LOOP_BACK
    uart0_send_char(data);
     a56:	c2 cd       	rjmp	.-1148   	; 0x5dc <uart0_send_char>
     a58:	08 95       	ret

00000a5a <main>:

static char _uart_callback_data[16];
static uint8_t _index;
static bool _sending = false;
static bool _listening = false;
int main(void) {
     a5a:	cf 93       	push	r28
     a5c:	df 93       	push	r29
     a5e:	cd b7       	in	r28, 0x3d	; 61
     a60:	de b7       	in	r29, 0x3e	; 62
     a62:	2a 97       	sbiw	r28, 0x0a	; 10
     a64:	0f b6       	in	r0, 0x3f	; 63
     a66:	f8 94       	cli
     a68:	de bf       	out	0x3e, r29	; 62
     a6a:	0f be       	out	0x3f, r0	; 63
     a6c:	cd bf       	out	0x3d, r28	; 61

    }
#else
#if UART0
#include "data_comm/uart/uart0.h"
    uart0_setup_async(	UART0_MODE_DOUBLE,
     a6e:	0f 2e       	mov	r0, r31
     a70:	f0 e2       	ldi	r31, 0x20	; 32
     a72:	cf 2e       	mov	r12, r31
     a74:	f5 e0       	ldi	r31, 0x05	; 5
     a76:	df 2e       	mov	r13, r31
     a78:	f0 2d       	mov	r31, r0
     a7a:	0f 2e       	mov	r0, r31
     a7c:	f3 e0       	ldi	r31, 0x03	; 3
     a7e:	ef 2e       	mov	r14, r31
     a80:	f0 2d       	mov	r31, r0
     a82:	00 e0       	ldi	r16, 0x00	; 0
     a84:	20 e0       	ldi	r18, 0x00	; 0
     a86:	40 e8       	ldi	r20, 0x80	; 128
     a88:	50 e7       	ldi	r21, 0x70	; 112
     a8a:	60 e0       	ldi	r22, 0x00	; 0
     a8c:	70 e0       	ldi	r23, 0x00	; 0
     a8e:	81 e0       	ldi	r24, 0x01	; 1
     a90:	e4 dc       	rcall	.-1592   	; 0x45a <uart0_setup_async>
						UART1_PARITY_DISABLED, 
						UART1_ONE_STOP_BIT, 
						UART1_8_BIT, 
						uart1_callback);
#endif // UART1
    lcd_init(LCD_DISP_ON);
     a92:	8c e0       	ldi	r24, 0x0C	; 12
     a94:	93 df       	rcall	.-218    	; 0x9bc <lcd_init>
    btn_led_lcd_init();
     a96:	90 de       	rcall	.-736    	; 0x7b8 <btn_led_lcd_init>
    led_lcd_set(LED_RED, LED_ON);
     a98:	61 e0       	ldi	r22, 0x01	; 1
     a9a:	85 e0       	ldi	r24, 0x05	; 5
     a9c:	b4 de       	rcall	.-664    	; 0x806 <led_lcd_set>
    lop_init();
     a9e:	c5 df       	rcall	.-118    	; 0xa2a <lop_init>
    scheduler_start();
     aa0:	38 d2       	rcall	.+1136   	; 0xf12 <scheduler_start>

    sei();
     aa2:	78 94       	sei
        z_axis = (int)(acc_get_z_axis() * 1000);
        SREG = SREG_cpy;

        lcd_clrscr();
        lcd_gotoxy(0, 0);
        sprintf(buf, "x %05d", x_axis);
     aa4:	0f 2e       	mov	r0, r31
     aa6:	f3 e0       	ldi	r31, 0x03	; 3
     aa8:	8f 2e       	mov	r8, r31
     aaa:	f2 e0       	ldi	r31, 0x02	; 2
     aac:	9f 2e       	mov	r9, r31
     aae:	f0 2d       	mov	r31, r0
     ab0:	9e 01       	movw	r18, r28
     ab2:	2f 5f       	subi	r18, 0xFF	; 255
     ab4:	3f 4f       	sbci	r19, 0xFF	; 255
     ab6:	59 01       	movw	r10, r18
    lcd_puts("Tests run: ");
    lcd_puts(itoa(tests_run, buf, 10));
#else // !UNIT_TEST
    while (1) {

        uint8_t SREG_cpy = SREG;
     ab8:	1f b7       	in	r17, 0x3f	; 63
        cli();
     aba:	f8 94       	cli
        temp = get_temperature();
     abc:	98 d2       	rcall	.+1328   	; 0xfee <get_temperature>
     abe:	6b 01       	movw	r12, r22
     ac0:	7c 01       	movw	r14, r24
        x_axis = (int)(acc_get_x_axis() * 1000);
     ac2:	aa d1       	rcall	.+852    	; 0xe18 <acc_get_x_axis>
     ac4:	20 e0       	ldi	r18, 0x00	; 0
     ac6:	30 e0       	ldi	r19, 0x00	; 0
     ac8:	4a e7       	ldi	r20, 0x7A	; 122
     aca:	54 e4       	ldi	r21, 0x44	; 68
     acc:	55 d4       	rcall	.+2218   	; 0x1378 <__mulsf3>
     ace:	95 d3       	rcall	.+1834   	; 0x11fa <__fixsfsi>
     ad0:	56 2e       	mov	r5, r22
     ad2:	47 2e       	mov	r4, r23
        y_axis = (int)(acc_get_y_axis() * 1000);
     ad4:	b0 d1       	rcall	.+864    	; 0xe36 <acc_get_y_axis>
     ad6:	20 e0       	ldi	r18, 0x00	; 0
     ad8:	30 e0       	ldi	r19, 0x00	; 0
     ada:	4a e7       	ldi	r20, 0x7A	; 122
     adc:	54 e4       	ldi	r21, 0x44	; 68
     ade:	4c d4       	rcall	.+2200   	; 0x1378 <__mulsf3>
     ae0:	8c d3       	rcall	.+1816   	; 0x11fa <__fixsfsi>
     ae2:	76 2e       	mov	r7, r22
     ae4:	67 2e       	mov	r6, r23
        z_axis = (int)(acc_get_z_axis() * 1000);
     ae6:	b6 d1       	rcall	.+876    	; 0xe54 <acc_get_z_axis>
     ae8:	20 e0       	ldi	r18, 0x00	; 0
     aea:	30 e0       	ldi	r19, 0x00	; 0
     aec:	4a e7       	ldi	r20, 0x7A	; 122
     aee:	54 e4       	ldi	r21, 0x44	; 68
     af0:	43 d4       	rcall	.+2182   	; 0x1378 <__mulsf3>
     af2:	83 d3       	rcall	.+1798   	; 0x11fa <__fixsfsi>
     af4:	36 2e       	mov	r3, r22
     af6:	27 2e       	mov	r2, r23
        SREG = SREG_cpy;
     af8:	1f bf       	out	0x3f, r17	; 63

        lcd_clrscr();
     afa:	3c df       	rcall	.-392    	; 0x974 <lcd_clrscr>
        lcd_gotoxy(0, 0);
     afc:	60 e0       	ldi	r22, 0x00	; 0
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	31 df       	rcall	.-414    	; 0x964 <lcd_gotoxy>
        sprintf(buf, "x %05d", x_axis);
     b02:	4f 92       	push	r4
     b04:	5f 92       	push	r5
     b06:	9f 92       	push	r9
     b08:	8f 92       	push	r8
     b0a:	bf 92       	push	r11
     b0c:	af 92       	push	r10
     b0e:	df d4       	rcall	.+2494   	; 0x14ce <sprintf>
        lcd_puts(buf);
     b10:	c5 01       	movw	r24, r10
     b12:	45 df       	rcall	.-374    	; 0x99e <lcd_puts>

        lcd_gotoxy(8, 0);
     b14:	60 e0       	ldi	r22, 0x00	; 0
     b16:	88 e0       	ldi	r24, 0x08	; 8
     b18:	25 df       	rcall	.-438    	; 0x964 <lcd_gotoxy>
        sprintf(buf, "y %05d", y_axis);
     b1a:	6f 92       	push	r6
     b1c:	7f 92       	push	r7
     b1e:	aa e0       	ldi	r26, 0x0A	; 10
     b20:	b2 e0       	ldi	r27, 0x02	; 2
     b22:	bf 93       	push	r27
     b24:	af 93       	push	r26
     b26:	bf 92       	push	r11
     b28:	af 92       	push	r10
     b2a:	d1 d4       	rcall	.+2466   	; 0x14ce <sprintf>
        lcd_puts(buf);
     b2c:	c5 01       	movw	r24, r10
     b2e:	37 df       	rcall	.-402    	; 0x99e <lcd_puts>

        /* listening for switch press */
        if (!btn_lcd_is_pressed(BTN_PIN1)) {
     b30:	81 e0       	ldi	r24, 0x01	; 1
     b32:	56 de       	rcall	.-852    	; 0x7e0 <btn_lcd_is_pressed>
     b34:	0f b6       	in	r0, 0x3f	; 63
     b36:	f8 94       	cli
     b38:	de bf       	out	0x3e, r29	; 62
     b3a:	0f be       	out	0x3f, r0	; 63
     b3c:	cd bf       	out	0x3d, r28	; 61
     b3e:	81 11       	cpse	r24, r1
     b40:	0c c0       	rjmp	.+24     	; 0xb5a <main+0x100>
            _listening = !_listening;
     b42:	90 91 9a 04 	lds	r25, 0x049A
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	89 27       	eor	r24, r25
     b4a:	80 93 9a 04 	sts	0x049A, r24
            lop_toggle_led(LOP_YELLOW);
     b4e:	80 e8       	ldi	r24, 0x80	; 128
     b50:	73 df       	rcall	.-282    	; 0xa38 <lop_toggle_led>
            while (!btn_lcd_is_pressed(BTN_PIN1));
     b52:	81 e0       	ldi	r24, 0x01	; 1
     b54:	45 de       	rcall	.-886    	; 0x7e0 <btn_lcd_is_pressed>
     b56:	88 23       	and	r24, r24
     b58:	e1 f3       	breq	.-8      	; 0xb52 <main+0xf8>
        }

        if (_listening) {
     b5a:	80 91 9a 04 	lds	r24, 0x049A
     b5e:	88 23       	and	r24, r24
     b60:	39 f0       	breq	.+14     	; 0xb70 <main+0x116>
            lcd_gotoxy(0, 1);
     b62:	61 e0       	ldi	r22, 0x01	; 1
     b64:	80 e0       	ldi	r24, 0x00	; 0
     b66:	fe de       	rcall	.-516    	; 0x964 <lcd_gotoxy>
            lcd_puts(_uart_callback_data);
     b68:	8d e9       	ldi	r24, 0x9D	; 157
     b6a:	94 e0       	ldi	r25, 0x04	; 4
     b6c:	18 df       	rcall	.-464    	; 0x99e <lcd_puts>
     b6e:	22 c0       	rjmp	.+68     	; 0xbb4 <main+0x15a>
        } else {
            lcd_gotoxy(0, 1);
     b70:	61 e0       	ldi	r22, 0x01	; 1
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	f7 de       	rcall	.-530    	; 0x964 <lcd_gotoxy>
            sprintf(buf, "z %05d", z_axis);
     b76:	2f 92       	push	r2
     b78:	3f 92       	push	r3
     b7a:	a1 e1       	ldi	r26, 0x11	; 17
     b7c:	b2 e0       	ldi	r27, 0x02	; 2
     b7e:	bf 93       	push	r27
     b80:	af 93       	push	r26
     b82:	bf 92       	push	r11
     b84:	af 92       	push	r10
     b86:	a3 d4       	rcall	.+2374   	; 0x14ce <sprintf>
            lcd_puts(buf);
     b88:	c5 01       	movw	r24, r10
     b8a:	09 df       	rcall	.-494    	; 0x99e <lcd_puts>

            lcd_gotoxy(8, 1);
     b8c:	61 e0       	ldi	r22, 0x01	; 1
     b8e:	88 e0       	ldi	r24, 0x08	; 8
     b90:	e9 de       	rcall	.-558    	; 0x964 <lcd_gotoxy>
            lcd_puts(dtostrf( temp, 2, 2, buf ));
     b92:	85 01       	movw	r16, r10
     b94:	22 e0       	ldi	r18, 0x02	; 2
     b96:	42 e0       	ldi	r20, 0x02	; 2
     b98:	c7 01       	movw	r24, r14
     b9a:	b6 01       	movw	r22, r12
     b9c:	78 d4       	rcall	.+2288   	; 0x148e <dtostrf>
     b9e:	ff de       	rcall	.-514    	; 0x99e <lcd_puts>
            lcd_putc(degree);
     ba0:	8f ed       	ldi	r24, 0xDF	; 223
     ba2:	eb de       	rcall	.-554    	; 0x97a <lcd_putc>
            lcd_putc('C');
     ba4:	83 e4       	ldi	r24, 0x43	; 67
     ba6:	e9 de       	rcall	.-558    	; 0x97a <lcd_putc>
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
     bac:	0f 90       	pop	r0
     bae:	0f 90       	pop	r0
     bb0:	0f 90       	pop	r0
     bb2:	0f 90       	pop	r0
        }

#if SEND_TO_UART
        /* listening for switch press */
        if (!btn_lcd_is_pressed(BTN_PIN0)) {
     bb4:	80 e0       	ldi	r24, 0x00	; 0
     bb6:	14 de       	rcall	.-984    	; 0x7e0 <btn_lcd_is_pressed>
     bb8:	81 11       	cpse	r24, r1
     bba:	0e c0       	rjmp	.+28     	; 0xbd8 <main+0x17e>
            _sending = !_sending;
     bbc:	90 91 9b 04 	lds	r25, 0x049B
     bc0:	81 e0       	ldi	r24, 0x01	; 1
     bc2:	89 27       	eor	r24, r25
     bc4:	80 93 9b 04 	sts	0x049B, r24
            led_lcd_toggle(LED_RED);
     bc8:	85 e0       	ldi	r24, 0x05	; 5
     bca:	42 de       	rcall	.-892    	; 0x850 <led_lcd_toggle>
            led_lcd_toggle(LED_GREEN);
     bcc:	84 e0       	ldi	r24, 0x04	; 4
     bce:	40 de       	rcall	.-896    	; 0x850 <led_lcd_toggle>
            while (!btn_lcd_is_pressed(BTN_PIN0));
     bd0:	80 e0       	ldi	r24, 0x00	; 0
     bd2:	06 de       	rcall	.-1012   	; 0x7e0 <btn_lcd_is_pressed>
     bd4:	88 23       	and	r24, r24
     bd6:	e1 f3       	breq	.-8      	; 0xbd0 <main+0x176>
        }
        if (_sending) {
     bd8:	80 91 9b 04 	lds	r24, 0x049B
     bdc:	88 23       	and	r24, r24
     bde:	81 f0       	breq	.+32     	; 0xc00 <main+0x1a6>
	#if UART0
            _delay_ms(DELAY_BETWEEN_CHARS);
            uart0_send_char(x_axis >> 8);	uart0_send_char(x_axis & 0xff);
     be0:	84 2d       	mov	r24, r4
     be2:	fc dc       	rcall	.-1544   	; 0x5dc <uart0_send_char>
     be4:	85 2d       	mov	r24, r5
     be6:	fa dc       	rcall	.-1548   	; 0x5dc <uart0_send_char>
            _delay_ms(DELAY_BETWEEN_CHARS);
            uart0_send_char(y_axis >> 8);	uart0_send_char(y_axis & 0xff);
     be8:	86 2d       	mov	r24, r6
     bea:	f8 dc       	rcall	.-1552   	; 0x5dc <uart0_send_char>
     bec:	87 2d       	mov	r24, r7
     bee:	f6 dc       	rcall	.-1556   	; 0x5dc <uart0_send_char>
            _delay_ms(DELAY_BETWEEN_CHARS);
            uart0_send_char(z_axis >> 8);	uart0_send_char(z_axis & 0xff);
     bf0:	82 2d       	mov	r24, r2
     bf2:	f4 dc       	rcall	.-1560   	; 0x5dc <uart0_send_char>
     bf4:	83 2d       	mov	r24, r3
     bf6:	f2 dc       	rcall	.-1564   	; 0x5dc <uart0_send_char>
            _delay_ms(DELAY_BETWEEN_CHARS);
            uart0_send_char(0x7f);			uart0_send_char(0xff);
     bf8:	8f e7       	ldi	r24, 0x7F	; 127
     bfa:	f0 dc       	rcall	.-1568   	; 0x5dc <uart0_send_char>
     bfc:	8f ef       	ldi	r24, 0xFF	; 255
     bfe:	ee dc       	rcall	.-1572   	; 0x5dc <uart0_send_char>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c00:	83 eb       	ldi	r24, 0xB3	; 179
     c02:	98 ed       	ldi	r25, 0xD8	; 216
     c04:	01 97       	sbiw	r24, 0x01	; 1
     c06:	f1 f7       	brne	.-4      	; 0xc04 <main+0x1aa>
     c08:	00 c0       	rjmp	.+0      	; 0xc0a <main+0x1b0>
     c0a:	00 00       	nop
     c0c:	55 cf       	rjmp	.-342    	; 0xab8 <main+0x5e>

00000c0e <__vector_7>:
     c0e:	1f 92       	push	r1
     c10:	0f 92       	push	r0
     c12:	0f b6       	in	r0, 0x3f	; 63
     c14:	0f 92       	push	r0
     c16:	11 24       	eor	r1, r1
     c18:	0b b6       	in	r0, 0x3b	; 59
     c1a:	0f 92       	push	r0
     c1c:	2f 93       	push	r18
     c1e:	8f 93       	push	r24
     c20:	9f 93       	push	r25
     c22:	ef 93       	push	r30
     c24:	ff 93       	push	r31
     c26:	ec b1       	in	r30, 0x0c	; 12
     c28:	e2 95       	swap	r30
     c2a:	e6 95       	lsr	r30
     c2c:	e6 95       	lsr	r30
     c2e:	e3 70       	andi	r30, 0x03	; 3
     c30:	f0 e0       	ldi	r31, 0x00	; 0
     c32:	e8 5e       	subi	r30, 0xE8	; 232
     c34:	fd 4f       	sbci	r31, 0xFD	; 253
     c36:	20 81       	ld	r18, Z
     c38:	80 91 af 04 	lds	r24, 0x04AF
     c3c:	92 2f       	mov	r25, r18
     c3e:	98 1b       	sub	r25, r24
     c40:	91 30       	cpi	r25, 0x01	; 1
     c42:	11 f0       	breq	.+4      	; 0xc48 <__vector_7+0x3a>
     c44:	9f 3f       	cpi	r25, 0xFF	; 255
     c46:	54 f4       	brge	.+20     	; 0xc5c <__vector_7+0x4e>
     c48:	80 91 ad 04 	lds	r24, 0x04AD
     c4c:	90 91 ae 04 	lds	r25, 0x04AE
     c50:	01 97       	sbiw	r24, 0x01	; 1
     c52:	90 93 ae 04 	sts	0x04AE, r25
     c56:	80 93 ad 04 	sts	0x04AD, r24
     c5a:	0b c0       	rjmp	.+22     	; 0xc72 <__vector_7+0x64>
     c5c:	99 23       	and	r25, r25
     c5e:	49 f0       	breq	.+18     	; 0xc72 <__vector_7+0x64>
     c60:	80 91 ad 04 	lds	r24, 0x04AD
     c64:	90 91 ae 04 	lds	r25, 0x04AE
     c68:	01 96       	adiw	r24, 0x01	; 1
     c6a:	90 93 ae 04 	sts	0x04AE, r25
     c6e:	80 93 ad 04 	sts	0x04AD, r24
     c72:	20 93 af 04 	sts	0x04AF, r18
     c76:	ff 91       	pop	r31
     c78:	ef 91       	pop	r30
     c7a:	9f 91       	pop	r25
     c7c:	8f 91       	pop	r24
     c7e:	2f 91       	pop	r18
     c80:	0f 90       	pop	r0
     c82:	0b be       	out	0x3b, r0	; 59
     c84:	0f 90       	pop	r0
     c86:	0f be       	out	0x3f, r0	; 63
     c88:	0f 90       	pop	r0
     c8a:	1f 90       	pop	r1
     c8c:	18 95       	reti

00000c8e <__vector_8>:
     c8e:	1f 92       	push	r1
     c90:	0f 92       	push	r0
     c92:	0f b6       	in	r0, 0x3f	; 63
     c94:	0f 92       	push	r0
     c96:	11 24       	eor	r1, r1
     c98:	0b b6       	in	r0, 0x3b	; 59
     c9a:	0f 92       	push	r0
     c9c:	2f 93       	push	r18
     c9e:	8f 93       	push	r24
     ca0:	9f 93       	push	r25
     ca2:	ef 93       	push	r30
     ca4:	ff 93       	push	r31
     ca6:	ec b1       	in	r30, 0x0c	; 12
     ca8:	e2 95       	swap	r30
     caa:	e6 95       	lsr	r30
     cac:	e6 95       	lsr	r30
     cae:	e3 70       	andi	r30, 0x03	; 3
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	e8 5e       	subi	r30, 0xE8	; 232
     cb4:	fd 4f       	sbci	r31, 0xFD	; 253
     cb6:	20 81       	ld	r18, Z
     cb8:	80 91 af 04 	lds	r24, 0x04AF
     cbc:	92 2f       	mov	r25, r18
     cbe:	98 1b       	sub	r25, r24
     cc0:	91 30       	cpi	r25, 0x01	; 1
     cc2:	11 f0       	breq	.+4      	; 0xcc8 <__vector_8+0x3a>
     cc4:	9f 3f       	cpi	r25, 0xFF	; 255
     cc6:	54 f4       	brge	.+20     	; 0xcdc <__vector_8+0x4e>
     cc8:	80 91 ad 04 	lds	r24, 0x04AD
     ccc:	90 91 ae 04 	lds	r25, 0x04AE
     cd0:	01 97       	sbiw	r24, 0x01	; 1
     cd2:	90 93 ae 04 	sts	0x04AE, r25
     cd6:	80 93 ad 04 	sts	0x04AD, r24
     cda:	0b c0       	rjmp	.+22     	; 0xcf2 <__vector_8+0x64>
     cdc:	99 23       	and	r25, r25
     cde:	49 f0       	breq	.+18     	; 0xcf2 <__vector_8+0x64>
     ce0:	80 91 ad 04 	lds	r24, 0x04AD
     ce4:	90 91 ae 04 	lds	r25, 0x04AE
     ce8:	01 96       	adiw	r24, 0x01	; 1
     cea:	90 93 ae 04 	sts	0x04AE, r25
     cee:	80 93 ad 04 	sts	0x04AD, r24
     cf2:	20 93 af 04 	sts	0x04AF, r18
     cf6:	ff 91       	pop	r31
     cf8:	ef 91       	pop	r30
     cfa:	9f 91       	pop	r25
     cfc:	8f 91       	pop	r24
     cfe:	2f 91       	pop	r18
     d00:	0f 90       	pop	r0
     d02:	0b be       	out	0x3b, r0	; 59
     d04:	0f 90       	pop	r0
     d06:	0f be       	out	0x3f, r0	; 63
     d08:	0f 90       	pop	r0
     d0a:	1f 90       	pop	r1
     d0c:	18 95       	reti

00000d0e <_acc_callback>:
 * @param uint8_t *data - a pointer to an array of the same size as was passed to the SPI driver
 *
 * @return void
 **************************************************************************/
static void _acc_callback(uint8_t *data) {
	switch (_state)	{
     d0e:	20 91 b0 04 	lds	r18, 0x04B0
     d12:	22 23       	and	r18, r18
     d14:	19 f0       	breq	.+6      	; 0xd1c <_acc_callback+0xe>
     d16:	21 30       	cpi	r18, 0x01	; 1
     d18:	31 f0       	breq	.+12     	; 0xd26 <_acc_callback+0x18>
     d1a:	2b c0       	rjmp	.+86     	; 0xd72 <_acc_callback+0x64>
		case INIT:
			_state = RUNNING;
     d1c:	81 e0       	ldi	r24, 0x01	; 1
     d1e:	80 93 b0 04 	sts	0x04B0, r24
			scheduler_release();
     d22:	a7 c0       	rjmp	.+334    	; 0xe72 <scheduler_release>
		break;
     d24:	08 95       	ret

		case RUNNING: {
			/* Disable interrupt */
			uint8_t SREG_cpy = SREG;
     d26:	4f b7       	in	r20, 0x3f	; 63
			cli();
     d28:	f8 94       	cli

			/* reading the data and storing them in 16 bit signed integers */
			_x_axis = (data[2] << 8) | data[1];
     d2a:	fc 01       	movw	r30, r24
     d2c:	22 81       	ldd	r18, Z+2	; 0x02
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	32 2f       	mov	r19, r18
     d32:	22 27       	eor	r18, r18
     d34:	51 81       	ldd	r21, Z+1	; 0x01
     d36:	25 2b       	or	r18, r21
     d38:	30 93 c3 04 	sts	0x04C3, r19
     d3c:	20 93 c2 04 	sts	0x04C2, r18
			_y_axis = (data[4] << 8) | data[3];
     d40:	24 81       	ldd	r18, Z+4	; 0x04
     d42:	30 e0       	ldi	r19, 0x00	; 0
     d44:	32 2f       	mov	r19, r18
     d46:	22 27       	eor	r18, r18
     d48:	53 81       	ldd	r21, Z+3	; 0x03
     d4a:	25 2b       	or	r18, r21
     d4c:	30 93 c1 04 	sts	0x04C1, r19
     d50:	20 93 c0 04 	sts	0x04C0, r18
			_z_axis = (data[6] << 8) | data[5];
     d54:	26 81       	ldd	r18, Z+6	; 0x06
     d56:	30 e0       	ldi	r19, 0x00	; 0
     d58:	32 2f       	mov	r19, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	85 81       	ldd	r24, Z+5	; 0x05
     d5e:	b9 01       	movw	r22, r18
     d60:	68 2b       	or	r22, r24
     d62:	cb 01       	movw	r24, r22
     d64:	90 93 bf 04 	sts	0x04BF, r25
     d68:	80 93 be 04 	sts	0x04BE, r24

			/* Restore interrupt */
			SREG = SREG_cpy;
     d6c:	4f bf       	out	0x3f, r20	; 63

			/* Calling the scheduler */
			scheduler_release();
     d6e:	81 c0       	rjmp	.+258    	; 0xe72 <scheduler_release>
			break;
     d70:	08 95       	ret
		}

		default:
			_state = INIT;
     d72:	10 92 b0 04 	sts	0x04B0, r1
     d76:	08 95       	ret

00000d78 <acc_init>:

/**********************************************************************//**
 * @ingroup acc_pub
 * Sets up the SPI and writes the setup parameters to the accelerometer chip
 **************************************************************************/
void acc_init(uint8_t cs_pin, ACC_POWER_MODE power_mode, ACC_OUTPUT_DATA_RATE output_data_rate, ACC_FULL_SCALE full_scale) {
     d78:	df 92       	push	r13
     d7a:	ef 92       	push	r14
     d7c:	ff 92       	push	r15
     d7e:	0f 93       	push	r16
     d80:	1f 93       	push	r17
     d82:	cf 93       	push	r28
     d84:	df 93       	push	r29
     d86:	d6 2f       	mov	r29, r22
     d88:	14 2f       	mov	r17, r20
     d8a:	c2 2f       	mov	r28, r18

	/* Disable interrupt */
	uint8_t SREG_cpy = SREG;
     d8c:	df b6       	in	r13, 0x3f	; 63
	cli();
     d8e:	f8 94       	cli

	/* Setup SPI */
	_handle = spi_master_setup(SPI_MODE_3,
     d90:	0f 2e       	mov	r0, r31
     d92:	f7 e8       	ldi	r31, 0x87	; 135
     d94:	ef 2e       	mov	r14, r31
     d96:	f6 e0       	ldi	r31, 0x06	; 6
     d98:	ff 2e       	mov	r15, r31
     d9a:	f0 2d       	mov	r31, r0
     d9c:	00 e0       	ldi	r16, 0x00	; 0
     d9e:	28 2f       	mov	r18, r24
     da0:	43 e0       	ldi	r20, 0x03	; 3
     da2:	60 e0       	ldi	r22, 0x00	; 0
     da4:	8c e0       	ldi	r24, 0x0C	; 12
     da6:	6b da       	rcall	.-2858   	; 0x27e <spi_master_setup>
     da8:	80 93 01 02 	sts	0x0201, r24
							   cs_pin,
							   SPI_CS_ACTIVE_LOW,
							   _acc_callback);

	/* Restore interrupt */
	SREG = SREG_cpy;
     dac:	df be       	out	0x3f, r13	; 63

	/* zeroing bytes */
	_send_setup[0] = 0;
	_send_setup[1] = 0;
	_send_setup[2] = 0;
     dae:	10 92 ba 04 	sts	0x04BA, r1
	_send_setup[3] = 0;
	_send_setup[4] = 0;
     db2:	10 92 bc 04 	sts	0x04BC, r1
	_send_setup[5] = 0;
     db6:	10 92 bd 04 	sts	0x04BD, r1
		index 0 : address and multiple byte data bit
		index 1-5 : data for the different control registers
		Note: Further information can be found on pages 24-28 in the datasheet
	*/

	_send_setup[0] = ACC_CTRL_REG1 | _BV(ACC_MULTI_BIT);
     dba:	80 e6       	ldi	r24, 0x60	; 96
     dbc:	80 93 b8 04 	sts	0x04B8, r24
	_send_setup[1] = power_mode | output_data_rate | _BV(ACC_Xen) | _BV(ACC_Yen) | _BV(ACC_Zen);
     dc0:	17 60       	ori	r17, 0x07	; 7
     dc2:	d1 2b       	or	r29, r17
     dc4:	d0 93 b9 04 	sts	0x04B9, r29
	_send_setup[3] = full_scale;
     dc8:	c0 93 bb 04 	sts	0x04BB, r28

	spi_send(_handle, _send_setup, 6U);
     dcc:	46 e0       	ldi	r20, 0x06	; 6
     dce:	68 eb       	ldi	r22, 0xB8	; 184
     dd0:	74 e0       	ldi	r23, 0x04	; 4
     dd2:	80 91 01 02 	lds	r24, 0x0201
     dd6:	7d da       	rcall	.-2822   	; 0x2d2 <spi_send>

	_state = INIT;
     dd8:	10 92 b0 04 	sts	0x04B0, r1
}
     ddc:	df 91       	pop	r29
     dde:	cf 91       	pop	r28
     de0:	1f 91       	pop	r17
     de2:	0f 91       	pop	r16
     de4:	ff 90       	pop	r15
     de6:	ef 90       	pop	r14
     de8:	df 90       	pop	r13
     dea:	08 95       	ret

00000dec <acc_measure>:
 * @param uint8_t no_of_dummy_bytes - the number of dummy bytes to send
 * @note The number of bytes for the SPI is the total number of bytes, ie. no_of_dummy_bytes + 1
 * @return void
 **************************************************************************/
static void _acc_read_from_reg(uint8_t reg, uint8_t no_of_dummy_bytes) {
	_send_read[0] = (1 << ACC_READ_BIT) | ((no_of_dummy_bytes > 1 ? 1 : 0) << ACC_MULTI_BIT) | reg;
     dec:	88 ee       	ldi	r24, 0xE8	; 232
     dee:	80 93 b1 04 	sts	0x04B1, r24
	for (uint8_t i = 1; i <= no_of_dummy_bytes; i++) {
		_send_read[i] = 0;
     df2:	10 92 b2 04 	sts	0x04B2, r1
     df6:	10 92 b3 04 	sts	0x04B3, r1
     dfa:	10 92 b4 04 	sts	0x04B4, r1
     dfe:	10 92 b5 04 	sts	0x04B5, r1
     e02:	10 92 b6 04 	sts	0x04B6, r1
     e06:	10 92 b7 04 	sts	0x04B7, r1
	}

	spi_send(_handle, _send_read, no_of_dummy_bytes + 1U);
     e0a:	47 e0       	ldi	r20, 0x07	; 7
     e0c:	61 eb       	ldi	r22, 0xB1	; 177
     e0e:	74 e0       	ldi	r23, 0x04	; 4
     e10:	80 91 01 02 	lds	r24, 0x0201
     e14:	5e ca       	rjmp	.-2884   	; 0x2d2 <spi_send>
     e16:	08 95       	ret

00000e18 <acc_get_x_axis>:
/**********************************************************************//**
 * @ingroup acc_pub
 * Returns the x axis value multiplied with the scale factor
 **************************************************************************/
float acc_get_x_axis(void) {
	return _x_axis * ACC_SCALE_FACTOR;
     e18:	60 91 c2 04 	lds	r22, 0x04C2
     e1c:	70 91 c3 04 	lds	r23, 0x04C3
     e20:	88 27       	eor	r24, r24
     e22:	77 fd       	sbrc	r23, 7
     e24:	80 95       	com	r24
     e26:	98 2f       	mov	r25, r24
     e28:	1b d2       	rcall	.+1078   	; 0x1260 <__floatsisf>
     e2a:	27 e0       	ldi	r18, 0x07	; 7
     e2c:	32 e4       	ldi	r19, 0x42	; 66
     e2e:	42 e3       	ldi	r20, 0x32	; 50
     e30:	59 e3       	ldi	r21, 0x39	; 57
     e32:	a2 c2       	rjmp	.+1348   	; 0x1378 <__mulsf3>
}
     e34:	08 95       	ret

00000e36 <acc_get_y_axis>:
/**********************************************************************//**
 * @ingroup acc_pub
 * Returns the y axis value multiplied with the scale factor
 **************************************************************************/
float acc_get_y_axis(void) {
	return _y_axis * ACC_SCALE_FACTOR;
     e36:	60 91 c0 04 	lds	r22, 0x04C0
     e3a:	70 91 c1 04 	lds	r23, 0x04C1
     e3e:	88 27       	eor	r24, r24
     e40:	77 fd       	sbrc	r23, 7
     e42:	80 95       	com	r24
     e44:	98 2f       	mov	r25, r24
     e46:	0c d2       	rcall	.+1048   	; 0x1260 <__floatsisf>
     e48:	27 e0       	ldi	r18, 0x07	; 7
     e4a:	32 e4       	ldi	r19, 0x42	; 66
     e4c:	42 e3       	ldi	r20, 0x32	; 50
     e4e:	59 e3       	ldi	r21, 0x39	; 57
     e50:	93 c2       	rjmp	.+1318   	; 0x1378 <__mulsf3>
}
     e52:	08 95       	ret

00000e54 <acc_get_z_axis>:
/**********************************************************************//**
 * @ingroup acc_pub
 * Returns the z axis value multiplied with the scale factor
 **************************************************************************/
float acc_get_z_axis(void) {
	return _z_axis * ACC_SCALE_FACTOR;
     e54:	60 91 be 04 	lds	r22, 0x04BE
     e58:	70 91 bf 04 	lds	r23, 0x04BF
     e5c:	88 27       	eor	r24, r24
     e5e:	77 fd       	sbrc	r23, 7
     e60:	80 95       	com	r24
     e62:	98 2f       	mov	r25, r24
     e64:	fd d1       	rcall	.+1018   	; 0x1260 <__floatsisf>
     e66:	27 e0       	ldi	r18, 0x07	; 7
     e68:	32 e4       	ldi	r19, 0x42	; 66
     e6a:	42 e3       	ldi	r20, 0x32	; 50
     e6c:	59 e3       	ldi	r21, 0x39	; 57
     e6e:	84 c2       	rjmp	.+1288   	; 0x1378 <__mulsf3>
}
     e70:	08 95       	ret

00000e72 <scheduler_release>:
	_state = state_tc72_init;
#endif // ANALYSIS
	scheduler_release();
}

void scheduler_release(void) {
     e72:	cf 92       	push	r12
     e74:	df 92       	push	r13
     e76:	ef 92       	push	r14
     e78:	0f 93       	push	r16
	switch(_state) {
     e7a:	80 91 c4 04 	lds	r24, 0x04C4
     e7e:	90 e0       	ldi	r25, 0x00	; 0
     e80:	88 30       	cpi	r24, 0x08	; 8
     e82:	91 05       	cpc	r25, r1
     e84:	08 f0       	brcs	.+2      	; 0xe88 <scheduler_release+0x16>
     e86:	40 c0       	rjmp	.+128    	; 0xf08 <scheduler_release+0x96>
     e88:	fc 01       	movw	r30, r24
     e8a:	ee 58       	subi	r30, 0x8E	; 142
     e8c:	ff 4f       	sbci	r31, 0xFF	; 255
     e8e:	f9 c2       	rjmp	.+1522   	; 0x1482 <__tablejump2__>
		case state_uart_init :
			_state = state_tc72_init;
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	80 93 c4 04 	sts	0x04C4, r24
			uart0_setup_async(UART0_MODE_DOUBLE, UART0_BAUD_115K2, UART0_PARITY_DISABLED, UART0_ONE_STOP_BIT, UART0_8_BIT, NULL);
     e96:	c1 2c       	mov	r12, r1
     e98:	d1 2c       	mov	r13, r1
     e9a:	0f 2e       	mov	r0, r31
     e9c:	f3 e0       	ldi	r31, 0x03	; 3
     e9e:	ef 2e       	mov	r14, r31
     ea0:	f0 2d       	mov	r31, r0
     ea2:	00 e0       	ldi	r16, 0x00	; 0
     ea4:	20 e0       	ldi	r18, 0x00	; 0
     ea6:	40 e0       	ldi	r20, 0x00	; 0
     ea8:	52 ec       	ldi	r21, 0xC2	; 194
     eaa:	61 e0       	ldi	r22, 0x01	; 1
     eac:	70 e0       	ldi	r23, 0x00	; 0
     eae:	d5 da       	rcall	.-2646   	; 0x45a <uart0_setup_async>
			scheduler_release();
     eb0:	e0 df       	rcall	.-64     	; 0xe72 <scheduler_release>
		break;
     eb2:	2a c0       	rjmp	.+84     	; 0xf08 <scheduler_release+0x96>

		case state_tc72_init :
			_state = state_acc_init;
     eb4:	82 e0       	ldi	r24, 0x02	; 2
     eb6:	80 93 c4 04 	sts	0x04C4, r24
			init_tc72(PB4);
     eba:	84 e0       	ldi	r24, 0x04	; 4
     ebc:	4d d0       	rcall	.+154    	; 0xf58 <init_tc72>
		break;
     ebe:	24 c0       	rjmp	.+72     	; 0xf08 <scheduler_release+0x96>

		case state_acc_init :
			_state = state_timer_init;
     ec0:	83 e0       	ldi	r24, 0x03	; 3
     ec2:	80 93 c4 04 	sts	0x04C4, r24
			acc_init(PB0, ACC_NORMAL_MODE, ACC_ODR_400, ACC_24G);
     ec6:	20 e3       	ldi	r18, 0x30	; 48
     ec8:	40 e1       	ldi	r20, 0x10	; 16
     eca:	60 e2       	ldi	r22, 0x20	; 32
     ecc:	80 e0       	ldi	r24, 0x00	; 0
     ece:	54 df       	rcall	.-344    	; 0xd78 <acc_init>
		break;
     ed0:	1b c0       	rjmp	.+54     	; 0xf08 <scheduler_release+0x96>

		case state_timer_init :
			_state = state_tc72_read;
     ed2:	85 e0       	ldi	r24, 0x05	; 5
     ed4:	80 93 c4 04 	sts	0x04C4, r24
			init_Timer1_CTC(TIMER_PS8, TIMER_500HZ);
     ed8:	64 ef       	ldi	r22, 0xF4	; 244
     eda:	71 e0       	ldi	r23, 0x01	; 1
     edc:	88 e0       	ldi	r24, 0x08	; 8
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	9c d0       	rcall	.+312    	; 0x101a <init_Timer1_CTC>
		break;
     ee2:	12 c0       	rjmp	.+36     	; 0xf08 <scheduler_release+0x96>

		/* reoccurring */
		case state_idle :
			_state = state_tc72_read;
     ee4:	85 e0       	ldi	r24, 0x05	; 5
     ee6:	80 93 c4 04 	sts	0x04C4, r24
		break;
     eea:	0e c0       	rjmp	.+28     	; 0xf08 <scheduler_release+0x96>

		case state_tc72_read :
			_state = state_acc_read;
     eec:	86 e0       	ldi	r24, 0x06	; 6
     eee:	80 93 c4 04 	sts	0x04C4, r24
			measure_temperature();
     ef2:	83 d0       	rcall	.+262    	; 0xffa <measure_temperature>
		break;
     ef4:	09 c0       	rjmp	.+18     	; 0xf08 <scheduler_release+0x96>

		case state_acc_read :
			_state = state_uart_send;
     ef6:	87 e0       	ldi	r24, 0x07	; 7
     ef8:	80 93 c4 04 	sts	0x04C4, r24
			acc_measure();
     efc:	77 df       	rcall	.-274    	; 0xdec <acc_measure>
		break;
     efe:	04 c0       	rjmp	.+8      	; 0xf08 <scheduler_release+0x96>
			_delay_ms(DELAY_BETWEEN_CHARS);
			uart0_send_char(0x7f);			uart0_send_char(0xff);
		break;
#else // ANALYSIS
			case state_uart_send :
				_state = state_idle;
     f00:	84 e0       	ldi	r24, 0x04	; 4
     f02:	80 93 c4 04 	sts	0x04C4, r24
				scheduler_release();
     f06:	b5 df       	rcall	.-150    	; 0xe72 <scheduler_release>
			break;
#endif // ANALYSIS

		default: break;
	}
     f08:	0f 91       	pop	r16
     f0a:	ef 90       	pop	r14
     f0c:	df 90       	pop	r13
     f0e:	cf 90       	pop	r12
     f10:	08 95       	ret

00000f12 <scheduler_start>:

void scheduler_start(void) {
#if ANALYSIS
	_state = state_uart_init;
#else // ANALYSIS
	_state = state_tc72_init;
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	80 93 c4 04 	sts	0x04C4, r24
#endif // ANALYSIS
	scheduler_release();
     f18:	ac cf       	rjmp	.-168    	; 0xe72 <scheduler_release>
     f1a:	08 95       	ret

00000f1c <_tc72_callback>:
 @brief Callback Function from SPI
 @param data sent from SPI
 @return void
************************************************************************************************************************/
static void _tc72_callback(uint8_t data[]) {
    switch (_state)	{
     f1c:	20 91 c5 04 	lds	r18, 0x04C5
     f20:	22 23       	and	r18, r18
     f22:	19 f0       	breq	.+6      	; 0xf2a <_tc72_callback+0xe>
     f24:	21 30       	cpi	r18, 0x01	; 1
     f26:	31 f0       	breq	.+12     	; 0xf34 <_tc72_callback+0x18>
     f28:	14 c0       	rjmp	.+40     	; 0xf52 <_tc72_callback+0x36>
		case INIT:
			_state = RUNNING;
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	80 93 c5 04 	sts	0x04C5, r24
			scheduler_release();
     f30:	a0 cf       	rjmp	.-192    	; 0xe72 <scheduler_release>
			break;
     f32:	08 95       	ret

		case RUNNING: {
			/* Disable interrupt */
			uint8_t SREG_cpy = SREG;
     f34:	2f b7       	in	r18, 0x3f	; 63
			cli();
     f36:	f8 94       	cli

			_MSB = data[1];
     f38:	fc 01       	movw	r30, r24
     f3a:	31 81       	ldd	r19, Z+1	; 0x01
     f3c:	30 93 cf 04 	sts	0x04CF, r19
			_LSB = data[2];
     f40:	32 81       	ldd	r19, Z+2	; 0x02
     f42:	30 93 d0 04 	sts	0x04D0, r19
			_ID = data[3];
     f46:	83 81       	ldd	r24, Z+3	; 0x03
     f48:	80 93 ce 04 	sts	0x04CE, r24

			/* Restore interrupt */
			SREG = SREG_cpy;
     f4c:	2f bf       	out	0x3f, r18	; 63
			scheduler_release();
     f4e:	91 cf       	rjmp	.-222    	; 0xe72 <scheduler_release>
			break;
     f50:	08 95       	ret
		}

		default:
			_state = INIT;
     f52:	10 92 c5 04 	sts	0x04C5, r1
     f56:	08 95       	ret

00000f58 <init_tc72>:
 @ingroup tc72
 @brief Initiates tc72 using SPI
 @param uint8_t cs_pin - chip select pin
 @return void
************************************************************************************************************************/
void init_tc72(uint8_t cs_pin) {
     f58:	ef 92       	push	r14
     f5a:	ff 92       	push	r15
     f5c:	0f 93       	push	r16
     f5e:	cf 93       	push	r28
    _send_setup[0] = SDI_Write;
     f60:	90 e8       	ldi	r25, 0x80	; 128
     f62:	90 93 c6 04 	sts	0x04C6, r25
    _send_setup[1] = 0U;
     f66:	10 92 c7 04 	sts	0x04C7, r1

    /* Disable interrupt */
    uint8_t SREG_cpy = SREG;
     f6a:	cf b7       	in	r28, 0x3f	; 63
    cli();
     f6c:	f8 94       	cli

    /* Setup SPI and gets an ID */
    _handle_ID = spi_master_setup(SPI_MODE_1,
     f6e:	0f 2e       	mov	r0, r31
     f70:	fe e8       	ldi	r31, 0x8E	; 142
     f72:	ef 2e       	mov	r14, r31
     f74:	f7 e0       	ldi	r31, 0x07	; 7
     f76:	ff 2e       	mov	r15, r31
     f78:	f0 2d       	mov	r31, r0
     f7a:	01 e0       	ldi	r16, 0x01	; 1
     f7c:	28 2f       	mov	r18, r24
     f7e:	43 e0       	ldi	r20, 0x03	; 3
     f80:	60 e0       	ldi	r22, 0x00	; 0
     f82:	84 e0       	ldi	r24, 0x04	; 4
     f84:	7c d9       	rcall	.-3336   	; 0x27e <spi_master_setup>
     f86:	80 93 02 02 	sts	0x0202, r24
                                  cs_pin,
                                  SPI_CS_ACTIVE_HIGH,
                                  _tc72_callback);

    /* Restore interrupt */
    SREG = SREG_cpy;
     f8a:	cf bf       	out	0x3f, r28	; 63

    spi_send(_handle_ID, _send_setup, 2U);
     f8c:	42 e0       	ldi	r20, 0x02	; 2
     f8e:	66 ec       	ldi	r22, 0xC6	; 198
     f90:	74 e0       	ldi	r23, 0x04	; 4
     f92:	80 91 02 02 	lds	r24, 0x0202
     f96:	9d d9       	rcall	.-3270   	; 0x2d2 <spi_send>
    _state = INIT;
     f98:	10 92 c5 04 	sts	0x04C5, r1
}
     f9c:	cf 91       	pop	r28
     f9e:	0f 91       	pop	r16
     fa0:	ff 90       	pop	r15
     fa2:	ef 90       	pop	r14
     fa4:	08 95       	ret

00000fa6 <calculate_temperature>:
float calculate_temperature(uint8_t MSB, uint8_t LSB) {
    /****************************************************************************************************************
     Violation on rule 10.5 MISRA C 2004 (if the bitwise operators ~ and << are applied to an operand of underlying type
    'unsigned char' or 'unsigned short', the result shall be immediately cast to the underlying type of the operand)
     ****************************************************************************************************************/
    _temp = (int16_t)((MSB<<2U) | (LSB>>6U));
     fa6:	24 e0       	ldi	r18, 0x04	; 4
     fa8:	82 9f       	mul	r24, r18
     faa:	c0 01       	movw	r24, r0
     fac:	11 24       	eor	r1, r1
     fae:	62 95       	swap	r22
     fb0:	66 95       	lsr	r22
     fb2:	66 95       	lsr	r22
     fb4:	63 70       	andi	r22, 0x03	; 3
     fb6:	86 2b       	or	r24, r22
     ****************************************************************************************************************/
    /****************************************************************************************************************
     Violation on rule 12.7 MISRA C 2004 (bitwise operations shall not be performed on signed integer types)
     ****************************************************************************************************************/
    /* Check if temperature is negative */
    if (_temp & 0x200U) {
     fb8:	91 fd       	sbrc	r25, 1
     fba:	05 c0       	rjmp	.+10     	; 0xfc6 <calculate_temperature+0x20>
float calculate_temperature(uint8_t MSB, uint8_t LSB) {
    /****************************************************************************************************************
     Violation on rule 10.5 MISRA C 2004 (if the bitwise operators ~ and << are applied to an operand of underlying type
    'unsigned char' or 'unsigned short', the result shall be immediately cast to the underlying type of the operand)
     ****************************************************************************************************************/
    _temp = (int16_t)((MSB<<2U) | (LSB>>6U));
     fbc:	90 93 cd 04 	sts	0x04CD, r25
     fc0:	80 93 cc 04 	sts	0x04CC, r24
     fc4:	05 c0       	rjmp	.+10     	; 0xfd0 <calculate_temperature+0x2a>
    /****************************************************************************************************************
     Violation on rule 12.7 MISRA C 2004 (bitwise operations shall not be performed on signed integer types)
     ****************************************************************************************************************/
    /* Check if temperature is negative */
    if (_temp & 0x200U) {
        _temp |= 0xFE00U;
     fc6:	9e 6f       	ori	r25, 0xFE	; 254
     fc8:	90 93 cd 04 	sts	0x04CD, r25
     fcc:	80 93 cc 04 	sts	0x04CC, r24
    }

    return (float)_temp/4.0F;
     fd0:	60 91 cc 04 	lds	r22, 0x04CC
     fd4:	70 91 cd 04 	lds	r23, 0x04CD
     fd8:	88 27       	eor	r24, r24
     fda:	77 fd       	sbrc	r23, 7
     fdc:	80 95       	com	r24
     fde:	98 2f       	mov	r25, r24
     fe0:	3f d1       	rcall	.+638    	; 0x1260 <__floatsisf>
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	40 e8       	ldi	r20, 0x80	; 128
     fe8:	5e e3       	ldi	r21, 0x3E	; 62
     fea:	c6 c1       	rjmp	.+908    	; 0x1378 <__mulsf3>
}
     fec:	08 95       	ret

00000fee <get_temperature>:
 @brief Function to read the last measured temperature from the tc72 sensor.
 @return Temperature as floating point value
 @note TC72 Operation Range: -55C to 125C
************************************************************************************************************************/
float get_temperature(void) {
    return calculate_temperature(_MSB, _LSB);
     fee:	60 91 d0 04 	lds	r22, 0x04D0
     ff2:	80 91 cf 04 	lds	r24, 0x04CF
     ff6:	d7 cf       	rjmp	.-82     	; 0xfa6 <calculate_temperature>
}
     ff8:	08 95       	ret

00000ffa <measure_temperature>:
 @ingroup tc72
 @brief Function which starts measuring the temperature.
 @return void
************************************************************************************************************************/
void measure_temperature(void) {
    _send_read[0] = SDI_Read;
     ffa:	82 e0       	ldi	r24, 0x02	; 2
     ffc:	80 93 c8 04 	sts	0x04C8, r24
    _send_read[1] = 0U;
    1000:	10 92 c9 04 	sts	0x04C9, r1
    _send_read[2] = 0U;
    1004:	10 92 ca 04 	sts	0x04CA, r1
    _send_read[3] = 0U;
    1008:	10 92 cb 04 	sts	0x04CB, r1

    spi_send(_handle_ID, _send_read, 4U);
    100c:	44 e0       	ldi	r20, 0x04	; 4
    100e:	68 ec       	ldi	r22, 0xC8	; 200
    1010:	74 e0       	ldi	r23, 0x04	; 4
    1012:	80 91 02 02 	lds	r24, 0x0202
    1016:	5d c9       	rjmp	.-3398   	; 0x2d2 <spi_send>
    1018:	08 95       	ret

0000101a <init_Timer1_CTC>:
 @ingroup timer
 @brief Initiates timer 1 in CTC mode. Enables interrupt based on topvalue
 @param TIMER_PRESCALER enum, TIMER_FREQUENCY enum
************************************************************************************************************************/
void init_Timer1_CTC(TIMER_PRESCALER prescaler, TIMER_FREQUENCY hz)
{
    101a:	1f 93       	push	r17
    101c:	cf 93       	push	r28
    101e:	df 93       	push	r29
    1020:	ec 01       	movw	r28, r24
	/* saves the current state of the status register and disables global interrupt */
	uint8_t _sreg = SREG;
    1022:	1f b7       	in	r17, 0x3f	; 63
	cli();
    1024:	f8 94       	cli

	/* Set top value to */
	OCR1A = TOP_VALUE(hz, prescaler);
    1026:	86 9f       	mul	r24, r22
    1028:	90 01       	movw	r18, r0
    102a:	87 9f       	mul	r24, r23
    102c:	30 0d       	add	r19, r0
    102e:	96 9f       	mul	r25, r22
    1030:	30 0d       	add	r19, r0
    1032:	11 24       	eor	r1, r1
    1034:	40 e0       	ldi	r20, 0x00	; 0
    1036:	50 e0       	ldi	r21, 0x00	; 0
    1038:	60 ea       	ldi	r22, 0xA0	; 160
    103a:	7c e4       	ldi	r23, 0x4C	; 76
    103c:	89 ea       	ldi	r24, 0xA9	; 169
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	fe d1       	rcall	.+1020   	; 0x143e <__udivmodsi4>
    1042:	21 50       	subi	r18, 0x01	; 1
    1044:	31 09       	sbc	r19, r1
    1046:	30 93 89 00 	sts	0x0089, r19
    104a:	20 93 88 00 	sts	0x0088, r18

	/* Set Timer mode 4: CTC */
	TCCR1B |= _BV(WGM12);
    104e:	e1 e8       	ldi	r30, 0x81	; 129
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	80 81       	ld	r24, Z
    1054:	88 60       	ori	r24, 0x08	; 8
    1056:	80 83       	st	Z, r24

	/* Set prescaler */
	switch(prescaler)
    1058:	c0 34       	cpi	r28, 0x40	; 64
    105a:	d1 05       	cpc	r29, r1
    105c:	09 f1       	breq	.+66     	; 0x10a0 <init_Timer1_CTC+0x86>
    105e:	30 f4       	brcc	.+12     	; 0x106c <init_Timer1_CTC+0x52>
    1060:	c1 30       	cpi	r28, 0x01	; 1
    1062:	d1 05       	cpc	r29, r1
    1064:	59 f0       	breq	.+22     	; 0x107c <init_Timer1_CTC+0x62>
    1066:	28 97       	sbiw	r28, 0x08	; 8
    1068:	91 f0       	breq	.+36     	; 0x108e <init_Timer1_CTC+0x74>
    106a:	31 c0       	rjmp	.+98     	; 0x10ce <init_Timer1_CTC+0xb4>
    106c:	c1 15       	cp	r28, r1
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	d8 07       	cpc	r29, r24
    1072:	f9 f0       	breq	.+62     	; 0x10b2 <init_Timer1_CTC+0x98>
    1074:	c1 15       	cp	r28, r1
    1076:	d4 40       	sbci	r29, 0x04	; 4
    1078:	29 f1       	breq	.+74     	; 0x10c4 <init_Timer1_CTC+0xaa>
    107a:	29 c0       	rjmp	.+82     	; 0x10ce <init_Timer1_CTC+0xb4>
	{
		case TIMER_PS1 :
			TCCR1B &= ~_BV(CS11) & ~_BV(CS12);
    107c:	e1 e8       	ldi	r30, 0x81	; 129
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	89 7f       	andi	r24, 0xF9	; 249
    1084:	80 83       	st	Z, r24
			TCCR1B |= _BV(CS10);
    1086:	80 81       	ld	r24, Z
    1088:	81 60       	ori	r24, 0x01	; 1
    108a:	80 83       	st	Z, r24
		break;
    108c:	20 c0       	rjmp	.+64     	; 0x10ce <init_Timer1_CTC+0xb4>

		case TIMER_PS8 :
			TCCR1B &= ~_BV(CS10) & ~_BV(CS12);
    108e:	e1 e8       	ldi	r30, 0x81	; 129
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	80 81       	ld	r24, Z
    1094:	8a 7f       	andi	r24, 0xFA	; 250
    1096:	80 83       	st	Z, r24
			TCCR1B |= _BV(CS11);
    1098:	80 81       	ld	r24, Z
    109a:	82 60       	ori	r24, 0x02	; 2
    109c:	80 83       	st	Z, r24
		break;
    109e:	17 c0       	rjmp	.+46     	; 0x10ce <init_Timer1_CTC+0xb4>

		case TIMER_PS64 :
			TCCR1B &= ~_BV(CS12);
    10a0:	e1 e8       	ldi	r30, 0x81	; 129
    10a2:	f0 e0       	ldi	r31, 0x00	; 0
    10a4:	80 81       	ld	r24, Z
    10a6:	8b 7f       	andi	r24, 0xFB	; 251
    10a8:	80 83       	st	Z, r24
			TCCR1B |= _BV(CS10) | _BV(CS11);
    10aa:	80 81       	ld	r24, Z
    10ac:	83 60       	ori	r24, 0x03	; 3
    10ae:	80 83       	st	Z, r24
		break;
    10b0:	0e c0       	rjmp	.+28     	; 0x10ce <init_Timer1_CTC+0xb4>

		case TIMER_PS256 :
			TCCR1B &= ~_BV(CS10) & ~_BV(CS11);
    10b2:	e1 e8       	ldi	r30, 0x81	; 129
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	8c 7f       	andi	r24, 0xFC	; 252
    10ba:	80 83       	st	Z, r24
			TCCR1B |= _BV(CS12);
    10bc:	80 81       	ld	r24, Z
    10be:	84 60       	ori	r24, 0x04	; 4
    10c0:	80 83       	st	Z, r24
		break;
    10c2:	05 c0       	rjmp	.+10     	; 0x10ce <init_Timer1_CTC+0xb4>

		case TIMER_PS1024 :
			TCCR1B |= _BV(CS10) | _BV(CS11) | _BV(CS12);
    10c4:	e1 e8       	ldi	r30, 0x81	; 129
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	80 81       	ld	r24, Z
    10ca:	87 60       	ori	r24, 0x07	; 7
    10cc:	80 83       	st	Z, r24

		default: break;
	}

	/* Enable interrupts */
	TIMSK1 |= _BV(OCIE1A);
    10ce:	ef e6       	ldi	r30, 0x6F	; 111
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	80 81       	ld	r24, Z
    10d4:	82 60       	ori	r24, 0x02	; 2
    10d6:	80 83       	st	Z, r24

	/* restoring status register */
	SREG = _sreg;
    10d8:	1f bf       	out	0x3f, r17	; 63
}
    10da:	df 91       	pop	r29
    10dc:	cf 91       	pop	r28
    10de:	1f 91       	pop	r17
    10e0:	08 95       	ret

000010e2 <__vector_17>:

ISR(TIMER1_COMPA_vect)
{
    10e2:	1f 92       	push	r1
    10e4:	0f 92       	push	r0
    10e6:	0f b6       	in	r0, 0x3f	; 63
    10e8:	0f 92       	push	r0
    10ea:	11 24       	eor	r1, r1
    10ec:	0b b6       	in	r0, 0x3b	; 59
    10ee:	0f 92       	push	r0
    10f0:	2f 93       	push	r18
    10f2:	3f 93       	push	r19
    10f4:	4f 93       	push	r20
    10f6:	5f 93       	push	r21
    10f8:	6f 93       	push	r22
    10fa:	7f 93       	push	r23
    10fc:	8f 93       	push	r24
    10fe:	9f 93       	push	r25
    1100:	af 93       	push	r26
    1102:	bf 93       	push	r27
    1104:	ef 93       	push	r30
    1106:	ff 93       	push	r31
	scheduler_release();
    1108:	b4 de       	rcall	.-664    	; 0xe72 <scheduler_release>
}
    110a:	ff 91       	pop	r31
    110c:	ef 91       	pop	r30
    110e:	bf 91       	pop	r27
    1110:	af 91       	pop	r26
    1112:	9f 91       	pop	r25
    1114:	8f 91       	pop	r24
    1116:	7f 91       	pop	r23
    1118:	6f 91       	pop	r22
    111a:	5f 91       	pop	r21
    111c:	4f 91       	pop	r20
    111e:	3f 91       	pop	r19
    1120:	2f 91       	pop	r18
    1122:	0f 90       	pop	r0
    1124:	0b be       	out	0x3b, r0	; 59
    1126:	0f 90       	pop	r0
    1128:	0f be       	out	0x3f, r0	; 63
    112a:	0f 90       	pop	r0
    112c:	1f 90       	pop	r1
    112e:	18 95       	reti

00001130 <__subsf3>:
    1130:	50 58       	subi	r21, 0x80	; 128

00001132 <__addsf3>:
    1132:	bb 27       	eor	r27, r27
    1134:	aa 27       	eor	r26, r26
    1136:	0e d0       	rcall	.+28     	; 0x1154 <__addsf3x>
    1138:	e5 c0       	rjmp	.+458    	; 0x1304 <__fp_round>
    113a:	d6 d0       	rcall	.+428    	; 0x12e8 <__fp_pscA>
    113c:	30 f0       	brcs	.+12     	; 0x114a <__addsf3+0x18>
    113e:	db d0       	rcall	.+438    	; 0x12f6 <__fp_pscB>
    1140:	20 f0       	brcs	.+8      	; 0x114a <__addsf3+0x18>
    1142:	31 f4       	brne	.+12     	; 0x1150 <__addsf3+0x1e>
    1144:	9f 3f       	cpi	r25, 0xFF	; 255
    1146:	11 f4       	brne	.+4      	; 0x114c <__addsf3+0x1a>
    1148:	1e f4       	brtc	.+6      	; 0x1150 <__addsf3+0x1e>
    114a:	cb c0       	rjmp	.+406    	; 0x12e2 <__fp_nan>
    114c:	0e f4       	brtc	.+2      	; 0x1150 <__addsf3+0x1e>
    114e:	e0 95       	com	r30
    1150:	e7 fb       	bst	r30, 7
    1152:	c1 c0       	rjmp	.+386    	; 0x12d6 <__fp_inf>

00001154 <__addsf3x>:
    1154:	e9 2f       	mov	r30, r25
    1156:	e7 d0       	rcall	.+462    	; 0x1326 <__fp_split3>
    1158:	80 f3       	brcs	.-32     	; 0x113a <__addsf3+0x8>
    115a:	ba 17       	cp	r27, r26
    115c:	62 07       	cpc	r22, r18
    115e:	73 07       	cpc	r23, r19
    1160:	84 07       	cpc	r24, r20
    1162:	95 07       	cpc	r25, r21
    1164:	18 f0       	brcs	.+6      	; 0x116c <__addsf3x+0x18>
    1166:	71 f4       	brne	.+28     	; 0x1184 <__addsf3x+0x30>
    1168:	9e f5       	brtc	.+102    	; 0x11d0 <__addsf3x+0x7c>
    116a:	ff c0       	rjmp	.+510    	; 0x136a <__fp_zero>
    116c:	0e f4       	brtc	.+2      	; 0x1170 <__addsf3x+0x1c>
    116e:	e0 95       	com	r30
    1170:	0b 2e       	mov	r0, r27
    1172:	ba 2f       	mov	r27, r26
    1174:	a0 2d       	mov	r26, r0
    1176:	0b 01       	movw	r0, r22
    1178:	b9 01       	movw	r22, r18
    117a:	90 01       	movw	r18, r0
    117c:	0c 01       	movw	r0, r24
    117e:	ca 01       	movw	r24, r20
    1180:	a0 01       	movw	r20, r0
    1182:	11 24       	eor	r1, r1
    1184:	ff 27       	eor	r31, r31
    1186:	59 1b       	sub	r21, r25
    1188:	99 f0       	breq	.+38     	; 0x11b0 <__addsf3x+0x5c>
    118a:	59 3f       	cpi	r21, 0xF9	; 249
    118c:	50 f4       	brcc	.+20     	; 0x11a2 <__addsf3x+0x4e>
    118e:	50 3e       	cpi	r21, 0xE0	; 224
    1190:	68 f1       	brcs	.+90     	; 0x11ec <__addsf3x+0x98>
    1192:	1a 16       	cp	r1, r26
    1194:	f0 40       	sbci	r31, 0x00	; 0
    1196:	a2 2f       	mov	r26, r18
    1198:	23 2f       	mov	r18, r19
    119a:	34 2f       	mov	r19, r20
    119c:	44 27       	eor	r20, r20
    119e:	58 5f       	subi	r21, 0xF8	; 248
    11a0:	f3 cf       	rjmp	.-26     	; 0x1188 <__addsf3x+0x34>
    11a2:	46 95       	lsr	r20
    11a4:	37 95       	ror	r19
    11a6:	27 95       	ror	r18
    11a8:	a7 95       	ror	r26
    11aa:	f0 40       	sbci	r31, 0x00	; 0
    11ac:	53 95       	inc	r21
    11ae:	c9 f7       	brne	.-14     	; 0x11a2 <__addsf3x+0x4e>
    11b0:	7e f4       	brtc	.+30     	; 0x11d0 <__addsf3x+0x7c>
    11b2:	1f 16       	cp	r1, r31
    11b4:	ba 0b       	sbc	r27, r26
    11b6:	62 0b       	sbc	r22, r18
    11b8:	73 0b       	sbc	r23, r19
    11ba:	84 0b       	sbc	r24, r20
    11bc:	ba f0       	brmi	.+46     	; 0x11ec <__addsf3x+0x98>
    11be:	91 50       	subi	r25, 0x01	; 1
    11c0:	a1 f0       	breq	.+40     	; 0x11ea <__addsf3x+0x96>
    11c2:	ff 0f       	add	r31, r31
    11c4:	bb 1f       	adc	r27, r27
    11c6:	66 1f       	adc	r22, r22
    11c8:	77 1f       	adc	r23, r23
    11ca:	88 1f       	adc	r24, r24
    11cc:	c2 f7       	brpl	.-16     	; 0x11be <__addsf3x+0x6a>
    11ce:	0e c0       	rjmp	.+28     	; 0x11ec <__addsf3x+0x98>
    11d0:	ba 0f       	add	r27, r26
    11d2:	62 1f       	adc	r22, r18
    11d4:	73 1f       	adc	r23, r19
    11d6:	84 1f       	adc	r24, r20
    11d8:	48 f4       	brcc	.+18     	; 0x11ec <__addsf3x+0x98>
    11da:	87 95       	ror	r24
    11dc:	77 95       	ror	r23
    11de:	67 95       	ror	r22
    11e0:	b7 95       	ror	r27
    11e2:	f7 95       	ror	r31
    11e4:	9e 3f       	cpi	r25, 0xFE	; 254
    11e6:	08 f0       	brcs	.+2      	; 0x11ea <__addsf3x+0x96>
    11e8:	b3 cf       	rjmp	.-154    	; 0x1150 <__addsf3+0x1e>
    11ea:	93 95       	inc	r25
    11ec:	88 0f       	add	r24, r24
    11ee:	08 f0       	brcs	.+2      	; 0x11f2 <__addsf3x+0x9e>
    11f0:	99 27       	eor	r25, r25
    11f2:	ee 0f       	add	r30, r30
    11f4:	97 95       	ror	r25
    11f6:	87 95       	ror	r24
    11f8:	08 95       	ret

000011fa <__fixsfsi>:
    11fa:	04 d0       	rcall	.+8      	; 0x1204 <__fixunssfsi>
    11fc:	68 94       	set
    11fe:	b1 11       	cpse	r27, r1
    1200:	b5 c0       	rjmp	.+362    	; 0x136c <__fp_szero>
    1202:	08 95       	ret

00001204 <__fixunssfsi>:
    1204:	98 d0       	rcall	.+304    	; 0x1336 <__fp_splitA>
    1206:	88 f0       	brcs	.+34     	; 0x122a <__fixunssfsi+0x26>
    1208:	9f 57       	subi	r25, 0x7F	; 127
    120a:	90 f0       	brcs	.+36     	; 0x1230 <__fixunssfsi+0x2c>
    120c:	b9 2f       	mov	r27, r25
    120e:	99 27       	eor	r25, r25
    1210:	b7 51       	subi	r27, 0x17	; 23
    1212:	a0 f0       	brcs	.+40     	; 0x123c <__fixunssfsi+0x38>
    1214:	d1 f0       	breq	.+52     	; 0x124a <__fixunssfsi+0x46>
    1216:	66 0f       	add	r22, r22
    1218:	77 1f       	adc	r23, r23
    121a:	88 1f       	adc	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	1a f0       	brmi	.+6      	; 0x1226 <__fixunssfsi+0x22>
    1220:	ba 95       	dec	r27
    1222:	c9 f7       	brne	.-14     	; 0x1216 <__fixunssfsi+0x12>
    1224:	12 c0       	rjmp	.+36     	; 0x124a <__fixunssfsi+0x46>
    1226:	b1 30       	cpi	r27, 0x01	; 1
    1228:	81 f0       	breq	.+32     	; 0x124a <__fixunssfsi+0x46>
    122a:	9f d0       	rcall	.+318    	; 0x136a <__fp_zero>
    122c:	b1 e0       	ldi	r27, 0x01	; 1
    122e:	08 95       	ret
    1230:	9c c0       	rjmp	.+312    	; 0x136a <__fp_zero>
    1232:	67 2f       	mov	r22, r23
    1234:	78 2f       	mov	r23, r24
    1236:	88 27       	eor	r24, r24
    1238:	b8 5f       	subi	r27, 0xF8	; 248
    123a:	39 f0       	breq	.+14     	; 0x124a <__fixunssfsi+0x46>
    123c:	b9 3f       	cpi	r27, 0xF9	; 249
    123e:	cc f3       	brlt	.-14     	; 0x1232 <__fixunssfsi+0x2e>
    1240:	86 95       	lsr	r24
    1242:	77 95       	ror	r23
    1244:	67 95       	ror	r22
    1246:	b3 95       	inc	r27
    1248:	d9 f7       	brne	.-10     	; 0x1240 <__fixunssfsi+0x3c>
    124a:	3e f4       	brtc	.+14     	; 0x125a <__fixunssfsi+0x56>
    124c:	90 95       	com	r25
    124e:	80 95       	com	r24
    1250:	70 95       	com	r23
    1252:	61 95       	neg	r22
    1254:	7f 4f       	sbci	r23, 0xFF	; 255
    1256:	8f 4f       	sbci	r24, 0xFF	; 255
    1258:	9f 4f       	sbci	r25, 0xFF	; 255
    125a:	08 95       	ret

0000125c <__floatunsisf>:
    125c:	e8 94       	clt
    125e:	09 c0       	rjmp	.+18     	; 0x1272 <__floatsisf+0x12>

00001260 <__floatsisf>:
    1260:	97 fb       	bst	r25, 7
    1262:	3e f4       	brtc	.+14     	; 0x1272 <__floatsisf+0x12>
    1264:	90 95       	com	r25
    1266:	80 95       	com	r24
    1268:	70 95       	com	r23
    126a:	61 95       	neg	r22
    126c:	7f 4f       	sbci	r23, 0xFF	; 255
    126e:	8f 4f       	sbci	r24, 0xFF	; 255
    1270:	9f 4f       	sbci	r25, 0xFF	; 255
    1272:	99 23       	and	r25, r25
    1274:	a9 f0       	breq	.+42     	; 0x12a0 <__floatsisf+0x40>
    1276:	f9 2f       	mov	r31, r25
    1278:	96 e9       	ldi	r25, 0x96	; 150
    127a:	bb 27       	eor	r27, r27
    127c:	93 95       	inc	r25
    127e:	f6 95       	lsr	r31
    1280:	87 95       	ror	r24
    1282:	77 95       	ror	r23
    1284:	67 95       	ror	r22
    1286:	b7 95       	ror	r27
    1288:	f1 11       	cpse	r31, r1
    128a:	f8 cf       	rjmp	.-16     	; 0x127c <__floatsisf+0x1c>
    128c:	fa f4       	brpl	.+62     	; 0x12cc <__floatsisf+0x6c>
    128e:	bb 0f       	add	r27, r27
    1290:	11 f4       	brne	.+4      	; 0x1296 <__floatsisf+0x36>
    1292:	60 ff       	sbrs	r22, 0
    1294:	1b c0       	rjmp	.+54     	; 0x12cc <__floatsisf+0x6c>
    1296:	6f 5f       	subi	r22, 0xFF	; 255
    1298:	7f 4f       	sbci	r23, 0xFF	; 255
    129a:	8f 4f       	sbci	r24, 0xFF	; 255
    129c:	9f 4f       	sbci	r25, 0xFF	; 255
    129e:	16 c0       	rjmp	.+44     	; 0x12cc <__floatsisf+0x6c>
    12a0:	88 23       	and	r24, r24
    12a2:	11 f0       	breq	.+4      	; 0x12a8 <__floatsisf+0x48>
    12a4:	96 e9       	ldi	r25, 0x96	; 150
    12a6:	11 c0       	rjmp	.+34     	; 0x12ca <__floatsisf+0x6a>
    12a8:	77 23       	and	r23, r23
    12aa:	21 f0       	breq	.+8      	; 0x12b4 <__floatsisf+0x54>
    12ac:	9e e8       	ldi	r25, 0x8E	; 142
    12ae:	87 2f       	mov	r24, r23
    12b0:	76 2f       	mov	r23, r22
    12b2:	05 c0       	rjmp	.+10     	; 0x12be <__floatsisf+0x5e>
    12b4:	66 23       	and	r22, r22
    12b6:	71 f0       	breq	.+28     	; 0x12d4 <__floatsisf+0x74>
    12b8:	96 e8       	ldi	r25, 0x86	; 134
    12ba:	86 2f       	mov	r24, r22
    12bc:	70 e0       	ldi	r23, 0x00	; 0
    12be:	60 e0       	ldi	r22, 0x00	; 0
    12c0:	2a f0       	brmi	.+10     	; 0x12cc <__floatsisf+0x6c>
    12c2:	9a 95       	dec	r25
    12c4:	66 0f       	add	r22, r22
    12c6:	77 1f       	adc	r23, r23
    12c8:	88 1f       	adc	r24, r24
    12ca:	da f7       	brpl	.-10     	; 0x12c2 <__floatsisf+0x62>
    12cc:	88 0f       	add	r24, r24
    12ce:	96 95       	lsr	r25
    12d0:	87 95       	ror	r24
    12d2:	97 f9       	bld	r25, 7
    12d4:	08 95       	ret

000012d6 <__fp_inf>:
    12d6:	97 f9       	bld	r25, 7
    12d8:	9f 67       	ori	r25, 0x7F	; 127
    12da:	80 e8       	ldi	r24, 0x80	; 128
    12dc:	70 e0       	ldi	r23, 0x00	; 0
    12de:	60 e0       	ldi	r22, 0x00	; 0
    12e0:	08 95       	ret

000012e2 <__fp_nan>:
    12e2:	9f ef       	ldi	r25, 0xFF	; 255
    12e4:	80 ec       	ldi	r24, 0xC0	; 192
    12e6:	08 95       	ret

000012e8 <__fp_pscA>:
    12e8:	00 24       	eor	r0, r0
    12ea:	0a 94       	dec	r0
    12ec:	16 16       	cp	r1, r22
    12ee:	17 06       	cpc	r1, r23
    12f0:	18 06       	cpc	r1, r24
    12f2:	09 06       	cpc	r0, r25
    12f4:	08 95       	ret

000012f6 <__fp_pscB>:
    12f6:	00 24       	eor	r0, r0
    12f8:	0a 94       	dec	r0
    12fa:	12 16       	cp	r1, r18
    12fc:	13 06       	cpc	r1, r19
    12fe:	14 06       	cpc	r1, r20
    1300:	05 06       	cpc	r0, r21
    1302:	08 95       	ret

00001304 <__fp_round>:
    1304:	09 2e       	mov	r0, r25
    1306:	03 94       	inc	r0
    1308:	00 0c       	add	r0, r0
    130a:	11 f4       	brne	.+4      	; 0x1310 <__fp_round+0xc>
    130c:	88 23       	and	r24, r24
    130e:	52 f0       	brmi	.+20     	; 0x1324 <__fp_round+0x20>
    1310:	bb 0f       	add	r27, r27
    1312:	40 f4       	brcc	.+16     	; 0x1324 <__fp_round+0x20>
    1314:	bf 2b       	or	r27, r31
    1316:	11 f4       	brne	.+4      	; 0x131c <__fp_round+0x18>
    1318:	60 ff       	sbrs	r22, 0
    131a:	04 c0       	rjmp	.+8      	; 0x1324 <__fp_round+0x20>
    131c:	6f 5f       	subi	r22, 0xFF	; 255
    131e:	7f 4f       	sbci	r23, 0xFF	; 255
    1320:	8f 4f       	sbci	r24, 0xFF	; 255
    1322:	9f 4f       	sbci	r25, 0xFF	; 255
    1324:	08 95       	ret

00001326 <__fp_split3>:
    1326:	57 fd       	sbrc	r21, 7
    1328:	90 58       	subi	r25, 0x80	; 128
    132a:	44 0f       	add	r20, r20
    132c:	55 1f       	adc	r21, r21
    132e:	59 f0       	breq	.+22     	; 0x1346 <__fp_splitA+0x10>
    1330:	5f 3f       	cpi	r21, 0xFF	; 255
    1332:	71 f0       	breq	.+28     	; 0x1350 <__fp_splitA+0x1a>
    1334:	47 95       	ror	r20

00001336 <__fp_splitA>:
    1336:	88 0f       	add	r24, r24
    1338:	97 fb       	bst	r25, 7
    133a:	99 1f       	adc	r25, r25
    133c:	61 f0       	breq	.+24     	; 0x1356 <__fp_splitA+0x20>
    133e:	9f 3f       	cpi	r25, 0xFF	; 255
    1340:	79 f0       	breq	.+30     	; 0x1360 <__fp_splitA+0x2a>
    1342:	87 95       	ror	r24
    1344:	08 95       	ret
    1346:	12 16       	cp	r1, r18
    1348:	13 06       	cpc	r1, r19
    134a:	14 06       	cpc	r1, r20
    134c:	55 1f       	adc	r21, r21
    134e:	f2 cf       	rjmp	.-28     	; 0x1334 <__fp_split3+0xe>
    1350:	46 95       	lsr	r20
    1352:	f1 df       	rcall	.-30     	; 0x1336 <__fp_splitA>
    1354:	08 c0       	rjmp	.+16     	; 0x1366 <__fp_splitA+0x30>
    1356:	16 16       	cp	r1, r22
    1358:	17 06       	cpc	r1, r23
    135a:	18 06       	cpc	r1, r24
    135c:	99 1f       	adc	r25, r25
    135e:	f1 cf       	rjmp	.-30     	; 0x1342 <__fp_splitA+0xc>
    1360:	86 95       	lsr	r24
    1362:	71 05       	cpc	r23, r1
    1364:	61 05       	cpc	r22, r1
    1366:	08 94       	sec
    1368:	08 95       	ret

0000136a <__fp_zero>:
    136a:	e8 94       	clt

0000136c <__fp_szero>:
    136c:	bb 27       	eor	r27, r27
    136e:	66 27       	eor	r22, r22
    1370:	77 27       	eor	r23, r23
    1372:	cb 01       	movw	r24, r22
    1374:	97 f9       	bld	r25, 7
    1376:	08 95       	ret

00001378 <__mulsf3>:
    1378:	0b d0       	rcall	.+22     	; 0x1390 <__mulsf3x>
    137a:	c4 cf       	rjmp	.-120    	; 0x1304 <__fp_round>
    137c:	b5 df       	rcall	.-150    	; 0x12e8 <__fp_pscA>
    137e:	28 f0       	brcs	.+10     	; 0x138a <__mulsf3+0x12>
    1380:	ba df       	rcall	.-140    	; 0x12f6 <__fp_pscB>
    1382:	18 f0       	brcs	.+6      	; 0x138a <__mulsf3+0x12>
    1384:	95 23       	and	r25, r21
    1386:	09 f0       	breq	.+2      	; 0x138a <__mulsf3+0x12>
    1388:	a6 cf       	rjmp	.-180    	; 0x12d6 <__fp_inf>
    138a:	ab cf       	rjmp	.-170    	; 0x12e2 <__fp_nan>
    138c:	11 24       	eor	r1, r1
    138e:	ee cf       	rjmp	.-36     	; 0x136c <__fp_szero>

00001390 <__mulsf3x>:
    1390:	ca df       	rcall	.-108    	; 0x1326 <__fp_split3>
    1392:	a0 f3       	brcs	.-24     	; 0x137c <__mulsf3+0x4>

00001394 <__mulsf3_pse>:
    1394:	95 9f       	mul	r25, r21
    1396:	d1 f3       	breq	.-12     	; 0x138c <__mulsf3+0x14>
    1398:	95 0f       	add	r25, r21
    139a:	50 e0       	ldi	r21, 0x00	; 0
    139c:	55 1f       	adc	r21, r21
    139e:	62 9f       	mul	r22, r18
    13a0:	f0 01       	movw	r30, r0
    13a2:	72 9f       	mul	r23, r18
    13a4:	bb 27       	eor	r27, r27
    13a6:	f0 0d       	add	r31, r0
    13a8:	b1 1d       	adc	r27, r1
    13aa:	63 9f       	mul	r22, r19
    13ac:	aa 27       	eor	r26, r26
    13ae:	f0 0d       	add	r31, r0
    13b0:	b1 1d       	adc	r27, r1
    13b2:	aa 1f       	adc	r26, r26
    13b4:	64 9f       	mul	r22, r20
    13b6:	66 27       	eor	r22, r22
    13b8:	b0 0d       	add	r27, r0
    13ba:	a1 1d       	adc	r26, r1
    13bc:	66 1f       	adc	r22, r22
    13be:	82 9f       	mul	r24, r18
    13c0:	22 27       	eor	r18, r18
    13c2:	b0 0d       	add	r27, r0
    13c4:	a1 1d       	adc	r26, r1
    13c6:	62 1f       	adc	r22, r18
    13c8:	73 9f       	mul	r23, r19
    13ca:	b0 0d       	add	r27, r0
    13cc:	a1 1d       	adc	r26, r1
    13ce:	62 1f       	adc	r22, r18
    13d0:	83 9f       	mul	r24, r19
    13d2:	a0 0d       	add	r26, r0
    13d4:	61 1d       	adc	r22, r1
    13d6:	22 1f       	adc	r18, r18
    13d8:	74 9f       	mul	r23, r20
    13da:	33 27       	eor	r19, r19
    13dc:	a0 0d       	add	r26, r0
    13de:	61 1d       	adc	r22, r1
    13e0:	23 1f       	adc	r18, r19
    13e2:	84 9f       	mul	r24, r20
    13e4:	60 0d       	add	r22, r0
    13e6:	21 1d       	adc	r18, r1
    13e8:	82 2f       	mov	r24, r18
    13ea:	76 2f       	mov	r23, r22
    13ec:	6a 2f       	mov	r22, r26
    13ee:	11 24       	eor	r1, r1
    13f0:	9f 57       	subi	r25, 0x7F	; 127
    13f2:	50 40       	sbci	r21, 0x00	; 0
    13f4:	8a f0       	brmi	.+34     	; 0x1418 <__mulsf3_pse+0x84>
    13f6:	e1 f0       	breq	.+56     	; 0x1430 <__mulsf3_pse+0x9c>
    13f8:	88 23       	and	r24, r24
    13fa:	4a f0       	brmi	.+18     	; 0x140e <__mulsf3_pse+0x7a>
    13fc:	ee 0f       	add	r30, r30
    13fe:	ff 1f       	adc	r31, r31
    1400:	bb 1f       	adc	r27, r27
    1402:	66 1f       	adc	r22, r22
    1404:	77 1f       	adc	r23, r23
    1406:	88 1f       	adc	r24, r24
    1408:	91 50       	subi	r25, 0x01	; 1
    140a:	50 40       	sbci	r21, 0x00	; 0
    140c:	a9 f7       	brne	.-22     	; 0x13f8 <__mulsf3_pse+0x64>
    140e:	9e 3f       	cpi	r25, 0xFE	; 254
    1410:	51 05       	cpc	r21, r1
    1412:	70 f0       	brcs	.+28     	; 0x1430 <__mulsf3_pse+0x9c>
    1414:	60 cf       	rjmp	.-320    	; 0x12d6 <__fp_inf>
    1416:	aa cf       	rjmp	.-172    	; 0x136c <__fp_szero>
    1418:	5f 3f       	cpi	r21, 0xFF	; 255
    141a:	ec f3       	brlt	.-6      	; 0x1416 <__mulsf3_pse+0x82>
    141c:	98 3e       	cpi	r25, 0xE8	; 232
    141e:	dc f3       	brlt	.-10     	; 0x1416 <__mulsf3_pse+0x82>
    1420:	86 95       	lsr	r24
    1422:	77 95       	ror	r23
    1424:	67 95       	ror	r22
    1426:	b7 95       	ror	r27
    1428:	f7 95       	ror	r31
    142a:	e7 95       	ror	r30
    142c:	9f 5f       	subi	r25, 0xFF	; 255
    142e:	c1 f7       	brne	.-16     	; 0x1420 <__mulsf3_pse+0x8c>
    1430:	fe 2b       	or	r31, r30
    1432:	88 0f       	add	r24, r24
    1434:	91 1d       	adc	r25, r1
    1436:	96 95       	lsr	r25
    1438:	87 95       	ror	r24
    143a:	97 f9       	bld	r25, 7
    143c:	08 95       	ret

0000143e <__udivmodsi4>:
    143e:	a1 e2       	ldi	r26, 0x21	; 33
    1440:	1a 2e       	mov	r1, r26
    1442:	aa 1b       	sub	r26, r26
    1444:	bb 1b       	sub	r27, r27
    1446:	fd 01       	movw	r30, r26
    1448:	0d c0       	rjmp	.+26     	; 0x1464 <__udivmodsi4_ep>

0000144a <__udivmodsi4_loop>:
    144a:	aa 1f       	adc	r26, r26
    144c:	bb 1f       	adc	r27, r27
    144e:	ee 1f       	adc	r30, r30
    1450:	ff 1f       	adc	r31, r31
    1452:	a2 17       	cp	r26, r18
    1454:	b3 07       	cpc	r27, r19
    1456:	e4 07       	cpc	r30, r20
    1458:	f5 07       	cpc	r31, r21
    145a:	20 f0       	brcs	.+8      	; 0x1464 <__udivmodsi4_ep>
    145c:	a2 1b       	sub	r26, r18
    145e:	b3 0b       	sbc	r27, r19
    1460:	e4 0b       	sbc	r30, r20
    1462:	f5 0b       	sbc	r31, r21

00001464 <__udivmodsi4_ep>:
    1464:	66 1f       	adc	r22, r22
    1466:	77 1f       	adc	r23, r23
    1468:	88 1f       	adc	r24, r24
    146a:	99 1f       	adc	r25, r25
    146c:	1a 94       	dec	r1
    146e:	69 f7       	brne	.-38     	; 0x144a <__udivmodsi4_loop>
    1470:	60 95       	com	r22
    1472:	70 95       	com	r23
    1474:	80 95       	com	r24
    1476:	90 95       	com	r25
    1478:	9b 01       	movw	r18, r22
    147a:	ac 01       	movw	r20, r24
    147c:	bd 01       	movw	r22, r26
    147e:	cf 01       	movw	r24, r30
    1480:	08 95       	ret

00001482 <__tablejump2__>:
    1482:	ee 0f       	add	r30, r30
    1484:	ff 1f       	adc	r31, r31

00001486 <__tablejump__>:
    1486:	05 90       	lpm	r0, Z+
    1488:	f4 91       	lpm	r31, Z
    148a:	e0 2d       	mov	r30, r0
    148c:	19 94       	eijmp

0000148e <dtostrf>:
    148e:	ef 92       	push	r14
    1490:	0f 93       	push	r16
    1492:	1f 93       	push	r17
    1494:	cf 93       	push	r28
    1496:	df 93       	push	r29
    1498:	e8 01       	movw	r28, r16
    149a:	47 ff       	sbrs	r20, 7
    149c:	02 c0       	rjmp	.+4      	; 0x14a2 <dtostrf+0x14>
    149e:	34 e1       	ldi	r19, 0x14	; 20
    14a0:	01 c0       	rjmp	.+2      	; 0x14a4 <dtostrf+0x16>
    14a2:	34 e0       	ldi	r19, 0x04	; 4
    14a4:	e4 2f       	mov	r30, r20
    14a6:	ff 27       	eor	r31, r31
    14a8:	e7 fd       	sbrc	r30, 7
    14aa:	f0 95       	com	r31
    14ac:	f7 ff       	sbrs	r31, 7
    14ae:	03 c0       	rjmp	.+6      	; 0x14b6 <dtostrf+0x28>
    14b0:	f1 95       	neg	r31
    14b2:	e1 95       	neg	r30
    14b4:	f1 09       	sbc	r31, r1
    14b6:	e3 2e       	mov	r14, r19
    14b8:	02 2f       	mov	r16, r18
    14ba:	2e 2f       	mov	r18, r30
    14bc:	ae 01       	movw	r20, r28
    14be:	23 d2       	rcall	.+1094   	; 0x1906 <dtoa_prf>
    14c0:	ce 01       	movw	r24, r28
    14c2:	df 91       	pop	r29
    14c4:	cf 91       	pop	r28
    14c6:	1f 91       	pop	r17
    14c8:	0f 91       	pop	r16
    14ca:	ef 90       	pop	r14
    14cc:	08 95       	ret

000014ce <sprintf>:
    14ce:	0f 93       	push	r16
    14d0:	1f 93       	push	r17
    14d2:	cf 93       	push	r28
    14d4:	df 93       	push	r29
    14d6:	cd b7       	in	r28, 0x3d	; 61
    14d8:	de b7       	in	r29, 0x3e	; 62
    14da:	2e 97       	sbiw	r28, 0x0e	; 14
    14dc:	0f b6       	in	r0, 0x3f	; 63
    14de:	f8 94       	cli
    14e0:	de bf       	out	0x3e, r29	; 62
    14e2:	0f be       	out	0x3f, r0	; 63
    14e4:	cd bf       	out	0x3d, r28	; 61
    14e6:	0e 89       	ldd	r16, Y+22	; 0x16
    14e8:	1f 89       	ldd	r17, Y+23	; 0x17
    14ea:	86 e0       	ldi	r24, 0x06	; 6
    14ec:	8c 83       	std	Y+4, r24	; 0x04
    14ee:	1a 83       	std	Y+2, r17	; 0x02
    14f0:	09 83       	std	Y+1, r16	; 0x01
    14f2:	8f ef       	ldi	r24, 0xFF	; 255
    14f4:	9f e7       	ldi	r25, 0x7F	; 127
    14f6:	9e 83       	std	Y+6, r25	; 0x06
    14f8:	8d 83       	std	Y+5, r24	; 0x05
    14fa:	ae 01       	movw	r20, r28
    14fc:	46 5e       	subi	r20, 0xE6	; 230
    14fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1500:	68 8d       	ldd	r22, Y+24	; 0x18
    1502:	79 8d       	ldd	r23, Y+25	; 0x19
    1504:	ce 01       	movw	r24, r28
    1506:	01 96       	adiw	r24, 0x01	; 1
    1508:	10 d0       	rcall	.+32     	; 0x152a <vfprintf>
    150a:	ef 81       	ldd	r30, Y+7	; 0x07
    150c:	f8 85       	ldd	r31, Y+8	; 0x08
    150e:	e0 0f       	add	r30, r16
    1510:	f1 1f       	adc	r31, r17
    1512:	10 82       	st	Z, r1
    1514:	2e 96       	adiw	r28, 0x0e	; 14
    1516:	0f b6       	in	r0, 0x3f	; 63
    1518:	f8 94       	cli
    151a:	de bf       	out	0x3e, r29	; 62
    151c:	0f be       	out	0x3f, r0	; 63
    151e:	cd bf       	out	0x3d, r28	; 61
    1520:	df 91       	pop	r29
    1522:	cf 91       	pop	r28
    1524:	1f 91       	pop	r17
    1526:	0f 91       	pop	r16
    1528:	08 95       	ret

0000152a <vfprintf>:
    152a:	2f 92       	push	r2
    152c:	3f 92       	push	r3
    152e:	4f 92       	push	r4
    1530:	5f 92       	push	r5
    1532:	6f 92       	push	r6
    1534:	7f 92       	push	r7
    1536:	8f 92       	push	r8
    1538:	9f 92       	push	r9
    153a:	af 92       	push	r10
    153c:	bf 92       	push	r11
    153e:	cf 92       	push	r12
    1540:	df 92       	push	r13
    1542:	ef 92       	push	r14
    1544:	ff 92       	push	r15
    1546:	0f 93       	push	r16
    1548:	1f 93       	push	r17
    154a:	cf 93       	push	r28
    154c:	df 93       	push	r29
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
    1552:	2c 97       	sbiw	r28, 0x0c	; 12
    1554:	0f b6       	in	r0, 0x3f	; 63
    1556:	f8 94       	cli
    1558:	de bf       	out	0x3e, r29	; 62
    155a:	0f be       	out	0x3f, r0	; 63
    155c:	cd bf       	out	0x3d, r28	; 61
    155e:	7c 01       	movw	r14, r24
    1560:	6b 01       	movw	r12, r22
    1562:	8a 01       	movw	r16, r20
    1564:	fc 01       	movw	r30, r24
    1566:	17 82       	std	Z+7, r1	; 0x07
    1568:	16 82       	std	Z+6, r1	; 0x06
    156a:	83 81       	ldd	r24, Z+3	; 0x03
    156c:	81 ff       	sbrs	r24, 1
    156e:	b0 c1       	rjmp	.+864    	; 0x18d0 <vfprintf+0x3a6>
    1570:	ce 01       	movw	r24, r28
    1572:	01 96       	adiw	r24, 0x01	; 1
    1574:	4c 01       	movw	r8, r24
    1576:	f7 01       	movw	r30, r14
    1578:	93 81       	ldd	r25, Z+3	; 0x03
    157a:	f6 01       	movw	r30, r12
    157c:	93 fd       	sbrc	r25, 3
    157e:	85 91       	lpm	r24, Z+
    1580:	93 ff       	sbrs	r25, 3
    1582:	81 91       	ld	r24, Z+
    1584:	6f 01       	movw	r12, r30
    1586:	88 23       	and	r24, r24
    1588:	09 f4       	brne	.+2      	; 0x158c <vfprintf+0x62>
    158a:	9e c1       	rjmp	.+828    	; 0x18c8 <vfprintf+0x39e>
    158c:	85 32       	cpi	r24, 0x25	; 37
    158e:	39 f4       	brne	.+14     	; 0x159e <vfprintf+0x74>
    1590:	93 fd       	sbrc	r25, 3
    1592:	85 91       	lpm	r24, Z+
    1594:	93 ff       	sbrs	r25, 3
    1596:	81 91       	ld	r24, Z+
    1598:	6f 01       	movw	r12, r30
    159a:	85 32       	cpi	r24, 0x25	; 37
    159c:	21 f4       	brne	.+8      	; 0x15a6 <vfprintf+0x7c>
    159e:	b7 01       	movw	r22, r14
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	1c d4       	rcall	.+2104   	; 0x1ddc <fputc>
    15a4:	e8 cf       	rjmp	.-48     	; 0x1576 <vfprintf+0x4c>
    15a6:	51 2c       	mov	r5, r1
    15a8:	31 2c       	mov	r3, r1
    15aa:	20 e0       	ldi	r18, 0x00	; 0
    15ac:	20 32       	cpi	r18, 0x20	; 32
    15ae:	a0 f4       	brcc	.+40     	; 0x15d8 <vfprintf+0xae>
    15b0:	8b 32       	cpi	r24, 0x2B	; 43
    15b2:	69 f0       	breq	.+26     	; 0x15ce <vfprintf+0xa4>
    15b4:	30 f4       	brcc	.+12     	; 0x15c2 <vfprintf+0x98>
    15b6:	80 32       	cpi	r24, 0x20	; 32
    15b8:	59 f0       	breq	.+22     	; 0x15d0 <vfprintf+0xa6>
    15ba:	83 32       	cpi	r24, 0x23	; 35
    15bc:	69 f4       	brne	.+26     	; 0x15d8 <vfprintf+0xae>
    15be:	20 61       	ori	r18, 0x10	; 16
    15c0:	2c c0       	rjmp	.+88     	; 0x161a <vfprintf+0xf0>
    15c2:	8d 32       	cpi	r24, 0x2D	; 45
    15c4:	39 f0       	breq	.+14     	; 0x15d4 <vfprintf+0xaa>
    15c6:	80 33       	cpi	r24, 0x30	; 48
    15c8:	39 f4       	brne	.+14     	; 0x15d8 <vfprintf+0xae>
    15ca:	21 60       	ori	r18, 0x01	; 1
    15cc:	26 c0       	rjmp	.+76     	; 0x161a <vfprintf+0xf0>
    15ce:	22 60       	ori	r18, 0x02	; 2
    15d0:	24 60       	ori	r18, 0x04	; 4
    15d2:	23 c0       	rjmp	.+70     	; 0x161a <vfprintf+0xf0>
    15d4:	28 60       	ori	r18, 0x08	; 8
    15d6:	21 c0       	rjmp	.+66     	; 0x161a <vfprintf+0xf0>
    15d8:	27 fd       	sbrc	r18, 7
    15da:	27 c0       	rjmp	.+78     	; 0x162a <vfprintf+0x100>
    15dc:	30 ed       	ldi	r19, 0xD0	; 208
    15de:	38 0f       	add	r19, r24
    15e0:	3a 30       	cpi	r19, 0x0A	; 10
    15e2:	78 f4       	brcc	.+30     	; 0x1602 <vfprintf+0xd8>
    15e4:	26 ff       	sbrs	r18, 6
    15e6:	06 c0       	rjmp	.+12     	; 0x15f4 <vfprintf+0xca>
    15e8:	fa e0       	ldi	r31, 0x0A	; 10
    15ea:	5f 9e       	mul	r5, r31
    15ec:	30 0d       	add	r19, r0
    15ee:	11 24       	eor	r1, r1
    15f0:	53 2e       	mov	r5, r19
    15f2:	13 c0       	rjmp	.+38     	; 0x161a <vfprintf+0xf0>
    15f4:	8a e0       	ldi	r24, 0x0A	; 10
    15f6:	38 9e       	mul	r3, r24
    15f8:	30 0d       	add	r19, r0
    15fa:	11 24       	eor	r1, r1
    15fc:	33 2e       	mov	r3, r19
    15fe:	20 62       	ori	r18, 0x20	; 32
    1600:	0c c0       	rjmp	.+24     	; 0x161a <vfprintf+0xf0>
    1602:	8e 32       	cpi	r24, 0x2E	; 46
    1604:	21 f4       	brne	.+8      	; 0x160e <vfprintf+0xe4>
    1606:	26 fd       	sbrc	r18, 6
    1608:	5f c1       	rjmp	.+702    	; 0x18c8 <vfprintf+0x39e>
    160a:	20 64       	ori	r18, 0x40	; 64
    160c:	06 c0       	rjmp	.+12     	; 0x161a <vfprintf+0xf0>
    160e:	8c 36       	cpi	r24, 0x6C	; 108
    1610:	11 f4       	brne	.+4      	; 0x1616 <vfprintf+0xec>
    1612:	20 68       	ori	r18, 0x80	; 128
    1614:	02 c0       	rjmp	.+4      	; 0x161a <vfprintf+0xf0>
    1616:	88 36       	cpi	r24, 0x68	; 104
    1618:	41 f4       	brne	.+16     	; 0x162a <vfprintf+0x100>
    161a:	f6 01       	movw	r30, r12
    161c:	93 fd       	sbrc	r25, 3
    161e:	85 91       	lpm	r24, Z+
    1620:	93 ff       	sbrs	r25, 3
    1622:	81 91       	ld	r24, Z+
    1624:	6f 01       	movw	r12, r30
    1626:	81 11       	cpse	r24, r1
    1628:	c1 cf       	rjmp	.-126    	; 0x15ac <vfprintf+0x82>
    162a:	98 2f       	mov	r25, r24
    162c:	9f 7d       	andi	r25, 0xDF	; 223
    162e:	95 54       	subi	r25, 0x45	; 69
    1630:	93 30       	cpi	r25, 0x03	; 3
    1632:	28 f4       	brcc	.+10     	; 0x163e <vfprintf+0x114>
    1634:	0c 5f       	subi	r16, 0xFC	; 252
    1636:	1f 4f       	sbci	r17, 0xFF	; 255
    1638:	ff e3       	ldi	r31, 0x3F	; 63
    163a:	f9 83       	std	Y+1, r31	; 0x01
    163c:	0d c0       	rjmp	.+26     	; 0x1658 <vfprintf+0x12e>
    163e:	83 36       	cpi	r24, 0x63	; 99
    1640:	31 f0       	breq	.+12     	; 0x164e <vfprintf+0x124>
    1642:	83 37       	cpi	r24, 0x73	; 115
    1644:	71 f0       	breq	.+28     	; 0x1662 <vfprintf+0x138>
    1646:	83 35       	cpi	r24, 0x53	; 83
    1648:	09 f0       	breq	.+2      	; 0x164c <vfprintf+0x122>
    164a:	57 c0       	rjmp	.+174    	; 0x16fa <vfprintf+0x1d0>
    164c:	21 c0       	rjmp	.+66     	; 0x1690 <vfprintf+0x166>
    164e:	f8 01       	movw	r30, r16
    1650:	80 81       	ld	r24, Z
    1652:	89 83       	std	Y+1, r24	; 0x01
    1654:	0e 5f       	subi	r16, 0xFE	; 254
    1656:	1f 4f       	sbci	r17, 0xFF	; 255
    1658:	44 24       	eor	r4, r4
    165a:	43 94       	inc	r4
    165c:	51 2c       	mov	r5, r1
    165e:	54 01       	movw	r10, r8
    1660:	14 c0       	rjmp	.+40     	; 0x168a <vfprintf+0x160>
    1662:	38 01       	movw	r6, r16
    1664:	f2 e0       	ldi	r31, 0x02	; 2
    1666:	6f 0e       	add	r6, r31
    1668:	71 1c       	adc	r7, r1
    166a:	f8 01       	movw	r30, r16
    166c:	a0 80       	ld	r10, Z
    166e:	b1 80       	ldd	r11, Z+1	; 0x01
    1670:	26 ff       	sbrs	r18, 6
    1672:	03 c0       	rjmp	.+6      	; 0x167a <vfprintf+0x150>
    1674:	65 2d       	mov	r22, r5
    1676:	70 e0       	ldi	r23, 0x00	; 0
    1678:	02 c0       	rjmp	.+4      	; 0x167e <vfprintf+0x154>
    167a:	6f ef       	ldi	r22, 0xFF	; 255
    167c:	7f ef       	ldi	r23, 0xFF	; 255
    167e:	c5 01       	movw	r24, r10
    1680:	2c 87       	std	Y+12, r18	; 0x0c
    1682:	a1 d3       	rcall	.+1858   	; 0x1dc6 <strnlen>
    1684:	2c 01       	movw	r4, r24
    1686:	83 01       	movw	r16, r6
    1688:	2c 85       	ldd	r18, Y+12	; 0x0c
    168a:	2f 77       	andi	r18, 0x7F	; 127
    168c:	22 2e       	mov	r2, r18
    168e:	16 c0       	rjmp	.+44     	; 0x16bc <vfprintf+0x192>
    1690:	38 01       	movw	r6, r16
    1692:	f2 e0       	ldi	r31, 0x02	; 2
    1694:	6f 0e       	add	r6, r31
    1696:	71 1c       	adc	r7, r1
    1698:	f8 01       	movw	r30, r16
    169a:	a0 80       	ld	r10, Z
    169c:	b1 80       	ldd	r11, Z+1	; 0x01
    169e:	26 ff       	sbrs	r18, 6
    16a0:	03 c0       	rjmp	.+6      	; 0x16a8 <vfprintf+0x17e>
    16a2:	65 2d       	mov	r22, r5
    16a4:	70 e0       	ldi	r23, 0x00	; 0
    16a6:	02 c0       	rjmp	.+4      	; 0x16ac <vfprintf+0x182>
    16a8:	6f ef       	ldi	r22, 0xFF	; 255
    16aa:	7f ef       	ldi	r23, 0xFF	; 255
    16ac:	c5 01       	movw	r24, r10
    16ae:	2c 87       	std	Y+12, r18	; 0x0c
    16b0:	7f d3       	rcall	.+1790   	; 0x1db0 <strnlen_P>
    16b2:	2c 01       	movw	r4, r24
    16b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    16b6:	20 68       	ori	r18, 0x80	; 128
    16b8:	22 2e       	mov	r2, r18
    16ba:	83 01       	movw	r16, r6
    16bc:	23 fc       	sbrc	r2, 3
    16be:	19 c0       	rjmp	.+50     	; 0x16f2 <vfprintf+0x1c8>
    16c0:	83 2d       	mov	r24, r3
    16c2:	90 e0       	ldi	r25, 0x00	; 0
    16c4:	48 16       	cp	r4, r24
    16c6:	59 06       	cpc	r5, r25
    16c8:	a0 f4       	brcc	.+40     	; 0x16f2 <vfprintf+0x1c8>
    16ca:	b7 01       	movw	r22, r14
    16cc:	80 e2       	ldi	r24, 0x20	; 32
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	85 d3       	rcall	.+1802   	; 0x1ddc <fputc>
    16d2:	3a 94       	dec	r3
    16d4:	f5 cf       	rjmp	.-22     	; 0x16c0 <vfprintf+0x196>
    16d6:	f5 01       	movw	r30, r10
    16d8:	27 fc       	sbrc	r2, 7
    16da:	85 91       	lpm	r24, Z+
    16dc:	27 fe       	sbrs	r2, 7
    16de:	81 91       	ld	r24, Z+
    16e0:	5f 01       	movw	r10, r30
    16e2:	b7 01       	movw	r22, r14
    16e4:	90 e0       	ldi	r25, 0x00	; 0
    16e6:	7a d3       	rcall	.+1780   	; 0x1ddc <fputc>
    16e8:	31 10       	cpse	r3, r1
    16ea:	3a 94       	dec	r3
    16ec:	f1 e0       	ldi	r31, 0x01	; 1
    16ee:	4f 1a       	sub	r4, r31
    16f0:	51 08       	sbc	r5, r1
    16f2:	41 14       	cp	r4, r1
    16f4:	51 04       	cpc	r5, r1
    16f6:	79 f7       	brne	.-34     	; 0x16d6 <vfprintf+0x1ac>
    16f8:	de c0       	rjmp	.+444    	; 0x18b6 <vfprintf+0x38c>
    16fa:	84 36       	cpi	r24, 0x64	; 100
    16fc:	11 f0       	breq	.+4      	; 0x1702 <vfprintf+0x1d8>
    16fe:	89 36       	cpi	r24, 0x69	; 105
    1700:	31 f5       	brne	.+76     	; 0x174e <vfprintf+0x224>
    1702:	f8 01       	movw	r30, r16
    1704:	27 ff       	sbrs	r18, 7
    1706:	07 c0       	rjmp	.+14     	; 0x1716 <vfprintf+0x1ec>
    1708:	60 81       	ld	r22, Z
    170a:	71 81       	ldd	r23, Z+1	; 0x01
    170c:	82 81       	ldd	r24, Z+2	; 0x02
    170e:	93 81       	ldd	r25, Z+3	; 0x03
    1710:	0c 5f       	subi	r16, 0xFC	; 252
    1712:	1f 4f       	sbci	r17, 0xFF	; 255
    1714:	08 c0       	rjmp	.+16     	; 0x1726 <vfprintf+0x1fc>
    1716:	60 81       	ld	r22, Z
    1718:	71 81       	ldd	r23, Z+1	; 0x01
    171a:	88 27       	eor	r24, r24
    171c:	77 fd       	sbrc	r23, 7
    171e:	80 95       	com	r24
    1720:	98 2f       	mov	r25, r24
    1722:	0e 5f       	subi	r16, 0xFE	; 254
    1724:	1f 4f       	sbci	r17, 0xFF	; 255
    1726:	2f 76       	andi	r18, 0x6F	; 111
    1728:	b2 2e       	mov	r11, r18
    172a:	97 ff       	sbrs	r25, 7
    172c:	09 c0       	rjmp	.+18     	; 0x1740 <vfprintf+0x216>
    172e:	90 95       	com	r25
    1730:	80 95       	com	r24
    1732:	70 95       	com	r23
    1734:	61 95       	neg	r22
    1736:	7f 4f       	sbci	r23, 0xFF	; 255
    1738:	8f 4f       	sbci	r24, 0xFF	; 255
    173a:	9f 4f       	sbci	r25, 0xFF	; 255
    173c:	20 68       	ori	r18, 0x80	; 128
    173e:	b2 2e       	mov	r11, r18
    1740:	2a e0       	ldi	r18, 0x0A	; 10
    1742:	30 e0       	ldi	r19, 0x00	; 0
    1744:	a4 01       	movw	r20, r8
    1746:	7c d3       	rcall	.+1784   	; 0x1e40 <__ultoa_invert>
    1748:	a8 2e       	mov	r10, r24
    174a:	a8 18       	sub	r10, r8
    174c:	43 c0       	rjmp	.+134    	; 0x17d4 <vfprintf+0x2aa>
    174e:	85 37       	cpi	r24, 0x75	; 117
    1750:	29 f4       	brne	.+10     	; 0x175c <vfprintf+0x232>
    1752:	2f 7e       	andi	r18, 0xEF	; 239
    1754:	b2 2e       	mov	r11, r18
    1756:	2a e0       	ldi	r18, 0x0A	; 10
    1758:	30 e0       	ldi	r19, 0x00	; 0
    175a:	25 c0       	rjmp	.+74     	; 0x17a6 <vfprintf+0x27c>
    175c:	f2 2f       	mov	r31, r18
    175e:	f9 7f       	andi	r31, 0xF9	; 249
    1760:	bf 2e       	mov	r11, r31
    1762:	8f 36       	cpi	r24, 0x6F	; 111
    1764:	c1 f0       	breq	.+48     	; 0x1796 <vfprintf+0x26c>
    1766:	18 f4       	brcc	.+6      	; 0x176e <vfprintf+0x244>
    1768:	88 35       	cpi	r24, 0x58	; 88
    176a:	79 f0       	breq	.+30     	; 0x178a <vfprintf+0x260>
    176c:	ad c0       	rjmp	.+346    	; 0x18c8 <vfprintf+0x39e>
    176e:	80 37       	cpi	r24, 0x70	; 112
    1770:	19 f0       	breq	.+6      	; 0x1778 <vfprintf+0x24e>
    1772:	88 37       	cpi	r24, 0x78	; 120
    1774:	21 f0       	breq	.+8      	; 0x177e <vfprintf+0x254>
    1776:	a8 c0       	rjmp	.+336    	; 0x18c8 <vfprintf+0x39e>
    1778:	2f 2f       	mov	r18, r31
    177a:	20 61       	ori	r18, 0x10	; 16
    177c:	b2 2e       	mov	r11, r18
    177e:	b4 fe       	sbrs	r11, 4
    1780:	0d c0       	rjmp	.+26     	; 0x179c <vfprintf+0x272>
    1782:	8b 2d       	mov	r24, r11
    1784:	84 60       	ori	r24, 0x04	; 4
    1786:	b8 2e       	mov	r11, r24
    1788:	09 c0       	rjmp	.+18     	; 0x179c <vfprintf+0x272>
    178a:	24 ff       	sbrs	r18, 4
    178c:	0a c0       	rjmp	.+20     	; 0x17a2 <vfprintf+0x278>
    178e:	9f 2f       	mov	r25, r31
    1790:	96 60       	ori	r25, 0x06	; 6
    1792:	b9 2e       	mov	r11, r25
    1794:	06 c0       	rjmp	.+12     	; 0x17a2 <vfprintf+0x278>
    1796:	28 e0       	ldi	r18, 0x08	; 8
    1798:	30 e0       	ldi	r19, 0x00	; 0
    179a:	05 c0       	rjmp	.+10     	; 0x17a6 <vfprintf+0x27c>
    179c:	20 e1       	ldi	r18, 0x10	; 16
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	02 c0       	rjmp	.+4      	; 0x17a6 <vfprintf+0x27c>
    17a2:	20 e1       	ldi	r18, 0x10	; 16
    17a4:	32 e0       	ldi	r19, 0x02	; 2
    17a6:	f8 01       	movw	r30, r16
    17a8:	b7 fe       	sbrs	r11, 7
    17aa:	07 c0       	rjmp	.+14     	; 0x17ba <vfprintf+0x290>
    17ac:	60 81       	ld	r22, Z
    17ae:	71 81       	ldd	r23, Z+1	; 0x01
    17b0:	82 81       	ldd	r24, Z+2	; 0x02
    17b2:	93 81       	ldd	r25, Z+3	; 0x03
    17b4:	0c 5f       	subi	r16, 0xFC	; 252
    17b6:	1f 4f       	sbci	r17, 0xFF	; 255
    17b8:	06 c0       	rjmp	.+12     	; 0x17c6 <vfprintf+0x29c>
    17ba:	60 81       	ld	r22, Z
    17bc:	71 81       	ldd	r23, Z+1	; 0x01
    17be:	80 e0       	ldi	r24, 0x00	; 0
    17c0:	90 e0       	ldi	r25, 0x00	; 0
    17c2:	0e 5f       	subi	r16, 0xFE	; 254
    17c4:	1f 4f       	sbci	r17, 0xFF	; 255
    17c6:	a4 01       	movw	r20, r8
    17c8:	3b d3       	rcall	.+1654   	; 0x1e40 <__ultoa_invert>
    17ca:	a8 2e       	mov	r10, r24
    17cc:	a8 18       	sub	r10, r8
    17ce:	fb 2d       	mov	r31, r11
    17d0:	ff 77       	andi	r31, 0x7F	; 127
    17d2:	bf 2e       	mov	r11, r31
    17d4:	b6 fe       	sbrs	r11, 6
    17d6:	0b c0       	rjmp	.+22     	; 0x17ee <vfprintf+0x2c4>
    17d8:	2b 2d       	mov	r18, r11
    17da:	2e 7f       	andi	r18, 0xFE	; 254
    17dc:	a5 14       	cp	r10, r5
    17de:	50 f4       	brcc	.+20     	; 0x17f4 <vfprintf+0x2ca>
    17e0:	b4 fe       	sbrs	r11, 4
    17e2:	0a c0       	rjmp	.+20     	; 0x17f8 <vfprintf+0x2ce>
    17e4:	b2 fc       	sbrc	r11, 2
    17e6:	08 c0       	rjmp	.+16     	; 0x17f8 <vfprintf+0x2ce>
    17e8:	2b 2d       	mov	r18, r11
    17ea:	2e 7e       	andi	r18, 0xEE	; 238
    17ec:	05 c0       	rjmp	.+10     	; 0x17f8 <vfprintf+0x2ce>
    17ee:	7a 2c       	mov	r7, r10
    17f0:	2b 2d       	mov	r18, r11
    17f2:	03 c0       	rjmp	.+6      	; 0x17fa <vfprintf+0x2d0>
    17f4:	7a 2c       	mov	r7, r10
    17f6:	01 c0       	rjmp	.+2      	; 0x17fa <vfprintf+0x2d0>
    17f8:	75 2c       	mov	r7, r5
    17fa:	24 ff       	sbrs	r18, 4
    17fc:	0d c0       	rjmp	.+26     	; 0x1818 <vfprintf+0x2ee>
    17fe:	fe 01       	movw	r30, r28
    1800:	ea 0d       	add	r30, r10
    1802:	f1 1d       	adc	r31, r1
    1804:	80 81       	ld	r24, Z
    1806:	80 33       	cpi	r24, 0x30	; 48
    1808:	11 f4       	brne	.+4      	; 0x180e <vfprintf+0x2e4>
    180a:	29 7e       	andi	r18, 0xE9	; 233
    180c:	09 c0       	rjmp	.+18     	; 0x1820 <vfprintf+0x2f6>
    180e:	22 ff       	sbrs	r18, 2
    1810:	06 c0       	rjmp	.+12     	; 0x181e <vfprintf+0x2f4>
    1812:	73 94       	inc	r7
    1814:	73 94       	inc	r7
    1816:	04 c0       	rjmp	.+8      	; 0x1820 <vfprintf+0x2f6>
    1818:	82 2f       	mov	r24, r18
    181a:	86 78       	andi	r24, 0x86	; 134
    181c:	09 f0       	breq	.+2      	; 0x1820 <vfprintf+0x2f6>
    181e:	73 94       	inc	r7
    1820:	23 fd       	sbrc	r18, 3
    1822:	12 c0       	rjmp	.+36     	; 0x1848 <vfprintf+0x31e>
    1824:	20 ff       	sbrs	r18, 0
    1826:	06 c0       	rjmp	.+12     	; 0x1834 <vfprintf+0x30a>
    1828:	5a 2c       	mov	r5, r10
    182a:	73 14       	cp	r7, r3
    182c:	18 f4       	brcc	.+6      	; 0x1834 <vfprintf+0x30a>
    182e:	53 0c       	add	r5, r3
    1830:	57 18       	sub	r5, r7
    1832:	73 2c       	mov	r7, r3
    1834:	73 14       	cp	r7, r3
    1836:	60 f4       	brcc	.+24     	; 0x1850 <vfprintf+0x326>
    1838:	b7 01       	movw	r22, r14
    183a:	80 e2       	ldi	r24, 0x20	; 32
    183c:	90 e0       	ldi	r25, 0x00	; 0
    183e:	2c 87       	std	Y+12, r18	; 0x0c
    1840:	cd d2       	rcall	.+1434   	; 0x1ddc <fputc>
    1842:	73 94       	inc	r7
    1844:	2c 85       	ldd	r18, Y+12	; 0x0c
    1846:	f6 cf       	rjmp	.-20     	; 0x1834 <vfprintf+0x30a>
    1848:	73 14       	cp	r7, r3
    184a:	10 f4       	brcc	.+4      	; 0x1850 <vfprintf+0x326>
    184c:	37 18       	sub	r3, r7
    184e:	01 c0       	rjmp	.+2      	; 0x1852 <vfprintf+0x328>
    1850:	31 2c       	mov	r3, r1
    1852:	24 ff       	sbrs	r18, 4
    1854:	11 c0       	rjmp	.+34     	; 0x1878 <vfprintf+0x34e>
    1856:	b7 01       	movw	r22, r14
    1858:	80 e3       	ldi	r24, 0x30	; 48
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	2c 87       	std	Y+12, r18	; 0x0c
    185e:	be d2       	rcall	.+1404   	; 0x1ddc <fputc>
    1860:	2c 85       	ldd	r18, Y+12	; 0x0c
    1862:	22 ff       	sbrs	r18, 2
    1864:	16 c0       	rjmp	.+44     	; 0x1892 <vfprintf+0x368>
    1866:	21 ff       	sbrs	r18, 1
    1868:	03 c0       	rjmp	.+6      	; 0x1870 <vfprintf+0x346>
    186a:	88 e5       	ldi	r24, 0x58	; 88
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	02 c0       	rjmp	.+4      	; 0x1874 <vfprintf+0x34a>
    1870:	88 e7       	ldi	r24, 0x78	; 120
    1872:	90 e0       	ldi	r25, 0x00	; 0
    1874:	b7 01       	movw	r22, r14
    1876:	0c c0       	rjmp	.+24     	; 0x1890 <vfprintf+0x366>
    1878:	82 2f       	mov	r24, r18
    187a:	86 78       	andi	r24, 0x86	; 134
    187c:	51 f0       	breq	.+20     	; 0x1892 <vfprintf+0x368>
    187e:	21 fd       	sbrc	r18, 1
    1880:	02 c0       	rjmp	.+4      	; 0x1886 <vfprintf+0x35c>
    1882:	80 e2       	ldi	r24, 0x20	; 32
    1884:	01 c0       	rjmp	.+2      	; 0x1888 <vfprintf+0x35e>
    1886:	8b e2       	ldi	r24, 0x2B	; 43
    1888:	27 fd       	sbrc	r18, 7
    188a:	8d e2       	ldi	r24, 0x2D	; 45
    188c:	b7 01       	movw	r22, r14
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	a5 d2       	rcall	.+1354   	; 0x1ddc <fputc>
    1892:	a5 14       	cp	r10, r5
    1894:	30 f4       	brcc	.+12     	; 0x18a2 <vfprintf+0x378>
    1896:	b7 01       	movw	r22, r14
    1898:	80 e3       	ldi	r24, 0x30	; 48
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	9f d2       	rcall	.+1342   	; 0x1ddc <fputc>
    189e:	5a 94       	dec	r5
    18a0:	f8 cf       	rjmp	.-16     	; 0x1892 <vfprintf+0x368>
    18a2:	aa 94       	dec	r10
    18a4:	f4 01       	movw	r30, r8
    18a6:	ea 0d       	add	r30, r10
    18a8:	f1 1d       	adc	r31, r1
    18aa:	80 81       	ld	r24, Z
    18ac:	b7 01       	movw	r22, r14
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	95 d2       	rcall	.+1322   	; 0x1ddc <fputc>
    18b2:	a1 10       	cpse	r10, r1
    18b4:	f6 cf       	rjmp	.-20     	; 0x18a2 <vfprintf+0x378>
    18b6:	33 20       	and	r3, r3
    18b8:	09 f4       	brne	.+2      	; 0x18bc <vfprintf+0x392>
    18ba:	5d ce       	rjmp	.-838    	; 0x1576 <vfprintf+0x4c>
    18bc:	b7 01       	movw	r22, r14
    18be:	80 e2       	ldi	r24, 0x20	; 32
    18c0:	90 e0       	ldi	r25, 0x00	; 0
    18c2:	8c d2       	rcall	.+1304   	; 0x1ddc <fputc>
    18c4:	3a 94       	dec	r3
    18c6:	f7 cf       	rjmp	.-18     	; 0x18b6 <vfprintf+0x38c>
    18c8:	f7 01       	movw	r30, r14
    18ca:	86 81       	ldd	r24, Z+6	; 0x06
    18cc:	97 81       	ldd	r25, Z+7	; 0x07
    18ce:	02 c0       	rjmp	.+4      	; 0x18d4 <vfprintf+0x3aa>
    18d0:	8f ef       	ldi	r24, 0xFF	; 255
    18d2:	9f ef       	ldi	r25, 0xFF	; 255
    18d4:	2c 96       	adiw	r28, 0x0c	; 12
    18d6:	0f b6       	in	r0, 0x3f	; 63
    18d8:	f8 94       	cli
    18da:	de bf       	out	0x3e, r29	; 62
    18dc:	0f be       	out	0x3f, r0	; 63
    18de:	cd bf       	out	0x3d, r28	; 61
    18e0:	df 91       	pop	r29
    18e2:	cf 91       	pop	r28
    18e4:	1f 91       	pop	r17
    18e6:	0f 91       	pop	r16
    18e8:	ff 90       	pop	r15
    18ea:	ef 90       	pop	r14
    18ec:	df 90       	pop	r13
    18ee:	cf 90       	pop	r12
    18f0:	bf 90       	pop	r11
    18f2:	af 90       	pop	r10
    18f4:	9f 90       	pop	r9
    18f6:	8f 90       	pop	r8
    18f8:	7f 90       	pop	r7
    18fa:	6f 90       	pop	r6
    18fc:	5f 90       	pop	r5
    18fe:	4f 90       	pop	r4
    1900:	3f 90       	pop	r3
    1902:	2f 90       	pop	r2
    1904:	08 95       	ret

00001906 <dtoa_prf>:
    1906:	6f 92       	push	r6
    1908:	7f 92       	push	r7
    190a:	9f 92       	push	r9
    190c:	af 92       	push	r10
    190e:	bf 92       	push	r11
    1910:	cf 92       	push	r12
    1912:	df 92       	push	r13
    1914:	ef 92       	push	r14
    1916:	ff 92       	push	r15
    1918:	0f 93       	push	r16
    191a:	1f 93       	push	r17
    191c:	cf 93       	push	r28
    191e:	df 93       	push	r29
    1920:	cd b7       	in	r28, 0x3d	; 61
    1922:	de b7       	in	r29, 0x3e	; 62
    1924:	29 97       	sbiw	r28, 0x09	; 9
    1926:	0f b6       	in	r0, 0x3f	; 63
    1928:	f8 94       	cli
    192a:	de bf       	out	0x3e, r29	; 62
    192c:	0f be       	out	0x3f, r0	; 63
    192e:	cd bf       	out	0x3d, r28	; 61
    1930:	6a 01       	movw	r12, r20
    1932:	b2 2e       	mov	r11, r18
    1934:	10 2f       	mov	r17, r16
    1936:	0c 33       	cpi	r16, 0x3C	; 60
    1938:	20 f4       	brcc	.+8      	; 0x1942 <dtoa_prf+0x3c>
    193a:	ff 24       	eor	r15, r15
    193c:	f3 94       	inc	r15
    193e:	f0 0e       	add	r15, r16
    1940:	02 c0       	rjmp	.+4      	; 0x1946 <dtoa_prf+0x40>
    1942:	4c e3       	ldi	r20, 0x3C	; 60
    1944:	f4 2e       	mov	r15, r20
    1946:	0f 2d       	mov	r16, r15
    1948:	27 e0       	ldi	r18, 0x07	; 7
    194a:	ae 01       	movw	r20, r28
    194c:	4f 5f       	subi	r20, 0xFF	; 255
    194e:	5f 4f       	sbci	r21, 0xFF	; 255
    1950:	57 d1       	rcall	.+686    	; 0x1c00 <__ftoa_engine>
    1952:	79 81       	ldd	r23, Y+1	; 0x01
    1954:	27 2f       	mov	r18, r23
    1956:	29 70       	andi	r18, 0x09	; 9
    1958:	21 30       	cpi	r18, 0x01	; 1
    195a:	31 f0       	breq	.+12     	; 0x1968 <dtoa_prf+0x62>
    195c:	e1 fc       	sbrc	r14, 1
    195e:	06 c0       	rjmp	.+12     	; 0x196c <dtoa_prf+0x66>
    1960:	e0 fc       	sbrc	r14, 0
    1962:	06 c0       	rjmp	.+12     	; 0x1970 <dtoa_prf+0x6a>
    1964:	60 e0       	ldi	r22, 0x00	; 0
    1966:	05 c0       	rjmp	.+10     	; 0x1972 <dtoa_prf+0x6c>
    1968:	6d e2       	ldi	r22, 0x2D	; 45
    196a:	03 c0       	rjmp	.+6      	; 0x1972 <dtoa_prf+0x6c>
    196c:	6b e2       	ldi	r22, 0x2B	; 43
    196e:	01 c0       	rjmp	.+2      	; 0x1972 <dtoa_prf+0x6c>
    1970:	60 e2       	ldi	r22, 0x20	; 32
    1972:	ae 2d       	mov	r26, r14
    1974:	a0 71       	andi	r26, 0x10	; 16
    1976:	73 ff       	sbrs	r23, 3
    1978:	36 c0       	rjmp	.+108    	; 0x19e6 <dtoa_prf+0xe0>
    197a:	66 23       	and	r22, r22
    197c:	11 f0       	breq	.+4      	; 0x1982 <dtoa_prf+0x7c>
    197e:	84 e0       	ldi	r24, 0x04	; 4
    1980:	01 c0       	rjmp	.+2      	; 0x1984 <dtoa_prf+0x7e>
    1982:	83 e0       	ldi	r24, 0x03	; 3
    1984:	8b 15       	cp	r24, r11
    1986:	10 f4       	brcc	.+4      	; 0x198c <dtoa_prf+0x86>
    1988:	b8 1a       	sub	r11, r24
    198a:	01 c0       	rjmp	.+2      	; 0x198e <dtoa_prf+0x88>
    198c:	b1 2c       	mov	r11, r1
    198e:	a1 11       	cpse	r26, r1
    1990:	0b c0       	rjmp	.+22     	; 0x19a8 <dtoa_prf+0xa2>
    1992:	f6 01       	movw	r30, r12
    1994:	8b 2d       	mov	r24, r11
    1996:	90 e2       	ldi	r25, 0x20	; 32
    1998:	88 23       	and	r24, r24
    199a:	19 f0       	breq	.+6      	; 0x19a2 <dtoa_prf+0x9c>
    199c:	91 93       	st	Z+, r25
    199e:	81 50       	subi	r24, 0x01	; 1
    19a0:	fb cf       	rjmp	.-10     	; 0x1998 <dtoa_prf+0x92>
    19a2:	cb 0c       	add	r12, r11
    19a4:	d1 1c       	adc	r13, r1
    19a6:	b1 2c       	mov	r11, r1
    19a8:	66 23       	and	r22, r22
    19aa:	31 f0       	breq	.+12     	; 0x19b8 <dtoa_prf+0xb2>
    19ac:	f6 01       	movw	r30, r12
    19ae:	60 83       	st	Z, r22
    19b0:	96 01       	movw	r18, r12
    19b2:	2f 5f       	subi	r18, 0xFF	; 255
    19b4:	3f 4f       	sbci	r19, 0xFF	; 255
    19b6:	69 01       	movw	r12, r18
    19b8:	c6 01       	movw	r24, r12
    19ba:	03 96       	adiw	r24, 0x03	; 3
    19bc:	e2 fe       	sbrs	r14, 2
    19be:	05 c0       	rjmp	.+10     	; 0x19ca <dtoa_prf+0xc4>
    19c0:	2e e4       	ldi	r18, 0x4E	; 78
    19c2:	f6 01       	movw	r30, r12
    19c4:	20 83       	st	Z, r18
    19c6:	31 e4       	ldi	r19, 0x41	; 65
    19c8:	04 c0       	rjmp	.+8      	; 0x19d2 <dtoa_prf+0xcc>
    19ca:	2e e6       	ldi	r18, 0x6E	; 110
    19cc:	f6 01       	movw	r30, r12
    19ce:	20 83       	st	Z, r18
    19d0:	31 e6       	ldi	r19, 0x61	; 97
    19d2:	31 83       	std	Z+1, r19	; 0x01
    19d4:	22 83       	std	Z+2, r18	; 0x02
    19d6:	fc 01       	movw	r30, r24
    19d8:	2b 2d       	mov	r18, r11
    19da:	30 e2       	ldi	r19, 0x20	; 32
    19dc:	22 23       	and	r18, r18
    19de:	f1 f1       	breq	.+124    	; 0x1a5c <dtoa_prf+0x156>
    19e0:	31 93       	st	Z+, r19
    19e2:	21 50       	subi	r18, 0x01	; 1
    19e4:	fb cf       	rjmp	.-10     	; 0x19dc <dtoa_prf+0xd6>
    19e6:	72 ff       	sbrs	r23, 2
    19e8:	40 c0       	rjmp	.+128    	; 0x1a6a <dtoa_prf+0x164>
    19ea:	66 23       	and	r22, r22
    19ec:	11 f0       	breq	.+4      	; 0x19f2 <dtoa_prf+0xec>
    19ee:	84 e0       	ldi	r24, 0x04	; 4
    19f0:	01 c0       	rjmp	.+2      	; 0x19f4 <dtoa_prf+0xee>
    19f2:	83 e0       	ldi	r24, 0x03	; 3
    19f4:	8b 15       	cp	r24, r11
    19f6:	10 f4       	brcc	.+4      	; 0x19fc <dtoa_prf+0xf6>
    19f8:	b8 1a       	sub	r11, r24
    19fa:	01 c0       	rjmp	.+2      	; 0x19fe <dtoa_prf+0xf8>
    19fc:	b1 2c       	mov	r11, r1
    19fe:	a1 11       	cpse	r26, r1
    1a00:	0b c0       	rjmp	.+22     	; 0x1a18 <dtoa_prf+0x112>
    1a02:	f6 01       	movw	r30, r12
    1a04:	8b 2d       	mov	r24, r11
    1a06:	90 e2       	ldi	r25, 0x20	; 32
    1a08:	88 23       	and	r24, r24
    1a0a:	19 f0       	breq	.+6      	; 0x1a12 <dtoa_prf+0x10c>
    1a0c:	91 93       	st	Z+, r25
    1a0e:	81 50       	subi	r24, 0x01	; 1
    1a10:	fb cf       	rjmp	.-10     	; 0x1a08 <dtoa_prf+0x102>
    1a12:	cb 0c       	add	r12, r11
    1a14:	d1 1c       	adc	r13, r1
    1a16:	b1 2c       	mov	r11, r1
    1a18:	66 23       	and	r22, r22
    1a1a:	31 f0       	breq	.+12     	; 0x1a28 <dtoa_prf+0x122>
    1a1c:	f6 01       	movw	r30, r12
    1a1e:	60 83       	st	Z, r22
    1a20:	96 01       	movw	r18, r12
    1a22:	2f 5f       	subi	r18, 0xFF	; 255
    1a24:	3f 4f       	sbci	r19, 0xFF	; 255
    1a26:	69 01       	movw	r12, r18
    1a28:	c6 01       	movw	r24, r12
    1a2a:	03 96       	adiw	r24, 0x03	; 3
    1a2c:	e2 fe       	sbrs	r14, 2
    1a2e:	07 c0       	rjmp	.+14     	; 0x1a3e <dtoa_prf+0x138>
    1a30:	29 e4       	ldi	r18, 0x49	; 73
    1a32:	f6 01       	movw	r30, r12
    1a34:	20 83       	st	Z, r18
    1a36:	2e e4       	ldi	r18, 0x4E	; 78
    1a38:	21 83       	std	Z+1, r18	; 0x01
    1a3a:	26 e4       	ldi	r18, 0x46	; 70
    1a3c:	06 c0       	rjmp	.+12     	; 0x1a4a <dtoa_prf+0x144>
    1a3e:	29 e6       	ldi	r18, 0x69	; 105
    1a40:	f6 01       	movw	r30, r12
    1a42:	20 83       	st	Z, r18
    1a44:	2e e6       	ldi	r18, 0x6E	; 110
    1a46:	21 83       	std	Z+1, r18	; 0x01
    1a48:	26 e6       	ldi	r18, 0x66	; 102
    1a4a:	22 83       	std	Z+2, r18	; 0x02
    1a4c:	fc 01       	movw	r30, r24
    1a4e:	2b 2d       	mov	r18, r11
    1a50:	30 e2       	ldi	r19, 0x20	; 32
    1a52:	22 23       	and	r18, r18
    1a54:	19 f0       	breq	.+6      	; 0x1a5c <dtoa_prf+0x156>
    1a56:	31 93       	st	Z+, r19
    1a58:	21 50       	subi	r18, 0x01	; 1
    1a5a:	fb cf       	rjmp	.-10     	; 0x1a52 <dtoa_prf+0x14c>
    1a5c:	fc 01       	movw	r30, r24
    1a5e:	eb 0d       	add	r30, r11
    1a60:	f1 1d       	adc	r31, r1
    1a62:	10 82       	st	Z, r1
    1a64:	8e ef       	ldi	r24, 0xFE	; 254
    1a66:	9f ef       	ldi	r25, 0xFF	; 255
    1a68:	b7 c0       	rjmp	.+366    	; 0x1bd8 <dtoa_prf+0x2d2>
    1a6a:	b1 e0       	ldi	r27, 0x01	; 1
    1a6c:	61 11       	cpse	r22, r1
    1a6e:	01 c0       	rjmp	.+2      	; 0x1a72 <dtoa_prf+0x16c>
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	4b 2f       	mov	r20, r27
    1a74:	50 e0       	ldi	r21, 0x00	; 0
    1a76:	18 16       	cp	r1, r24
    1a78:	19 06       	cpc	r1, r25
    1a7a:	24 f4       	brge	.+8      	; 0x1a84 <dtoa_prf+0x17e>
    1a7c:	9c 01       	movw	r18, r24
    1a7e:	2f 5f       	subi	r18, 0xFF	; 255
    1a80:	3f 4f       	sbci	r19, 0xFF	; 255
    1a82:	02 c0       	rjmp	.+4      	; 0x1a88 <dtoa_prf+0x182>
    1a84:	21 e0       	ldi	r18, 0x01	; 1
    1a86:	30 e0       	ldi	r19, 0x00	; 0
    1a88:	24 0f       	add	r18, r20
    1a8a:	35 1f       	adc	r19, r21
    1a8c:	11 23       	and	r17, r17
    1a8e:	29 f0       	breq	.+10     	; 0x1a9a <dtoa_prf+0x194>
    1a90:	41 2f       	mov	r20, r17
    1a92:	50 e0       	ldi	r21, 0x00	; 0
    1a94:	4f 5f       	subi	r20, 0xFF	; 255
    1a96:	5f 4f       	sbci	r21, 0xFF	; 255
    1a98:	02 c0       	rjmp	.+4      	; 0x1a9e <dtoa_prf+0x198>
    1a9a:	40 e0       	ldi	r20, 0x00	; 0
    1a9c:	50 e0       	ldi	r21, 0x00	; 0
    1a9e:	42 0f       	add	r20, r18
    1aa0:	53 1f       	adc	r21, r19
    1aa2:	2b 2d       	mov	r18, r11
    1aa4:	30 e0       	ldi	r19, 0x00	; 0
    1aa6:	42 17       	cp	r20, r18
    1aa8:	53 07       	cpc	r21, r19
    1aaa:	14 f4       	brge	.+4      	; 0x1ab0 <dtoa_prf+0x1aa>
    1aac:	b4 1a       	sub	r11, r20
    1aae:	01 c0       	rjmp	.+2      	; 0x1ab2 <dtoa_prf+0x1ac>
    1ab0:	b1 2c       	mov	r11, r1
    1ab2:	2e 2d       	mov	r18, r14
    1ab4:	28 71       	andi	r18, 0x18	; 24
    1ab6:	59 f4       	brne	.+22     	; 0x1ace <dtoa_prf+0x1c8>
    1ab8:	f6 01       	movw	r30, r12
    1aba:	2b 2d       	mov	r18, r11
    1abc:	30 e2       	ldi	r19, 0x20	; 32
    1abe:	22 23       	and	r18, r18
    1ac0:	19 f0       	breq	.+6      	; 0x1ac8 <dtoa_prf+0x1c2>
    1ac2:	31 93       	st	Z+, r19
    1ac4:	21 50       	subi	r18, 0x01	; 1
    1ac6:	fb cf       	rjmp	.-10     	; 0x1abe <dtoa_prf+0x1b8>
    1ac8:	cb 0c       	add	r12, r11
    1aca:	d1 1c       	adc	r13, r1
    1acc:	b1 2c       	mov	r11, r1
    1ace:	bb 23       	and	r27, r27
    1ad0:	31 f0       	breq	.+12     	; 0x1ade <dtoa_prf+0x1d8>
    1ad2:	f6 01       	movw	r30, r12
    1ad4:	60 83       	st	Z, r22
    1ad6:	96 01       	movw	r18, r12
    1ad8:	2f 5f       	subi	r18, 0xFF	; 255
    1ada:	3f 4f       	sbci	r19, 0xFF	; 255
    1adc:	69 01       	movw	r12, r18
    1ade:	a1 11       	cpse	r26, r1
    1ae0:	0b c0       	rjmp	.+22     	; 0x1af8 <dtoa_prf+0x1f2>
    1ae2:	f6 01       	movw	r30, r12
    1ae4:	2b 2d       	mov	r18, r11
    1ae6:	30 e3       	ldi	r19, 0x30	; 48
    1ae8:	22 23       	and	r18, r18
    1aea:	19 f0       	breq	.+6      	; 0x1af2 <dtoa_prf+0x1ec>
    1aec:	31 93       	st	Z+, r19
    1aee:	21 50       	subi	r18, 0x01	; 1
    1af0:	fb cf       	rjmp	.-10     	; 0x1ae8 <dtoa_prf+0x1e2>
    1af2:	cb 0c       	add	r12, r11
    1af4:	d1 1c       	adc	r13, r1
    1af6:	b1 2c       	mov	r11, r1
    1af8:	f8 0e       	add	r15, r24
    1afa:	0a 81       	ldd	r16, Y+2	; 0x02
    1afc:	37 2f       	mov	r19, r23
    1afe:	30 71       	andi	r19, 0x10	; 16
    1b00:	a3 2e       	mov	r10, r19
    1b02:	74 ff       	sbrs	r23, 4
    1b04:	03 c0       	rjmp	.+6      	; 0x1b0c <dtoa_prf+0x206>
    1b06:	01 33       	cpi	r16, 0x31	; 49
    1b08:	09 f4       	brne	.+2      	; 0x1b0c <dtoa_prf+0x206>
    1b0a:	fa 94       	dec	r15
    1b0c:	1f 14       	cp	r1, r15
    1b0e:	2c f4       	brge	.+10     	; 0x1b1a <dtoa_prf+0x214>
    1b10:	2f 2d       	mov	r18, r15
    1b12:	29 30       	cpi	r18, 0x09	; 9
    1b14:	18 f0       	brcs	.+6      	; 0x1b1c <dtoa_prf+0x216>
    1b16:	28 e0       	ldi	r18, 0x08	; 8
    1b18:	01 c0       	rjmp	.+2      	; 0x1b1c <dtoa_prf+0x216>
    1b1a:	21 e0       	ldi	r18, 0x01	; 1
    1b1c:	68 2f       	mov	r22, r24
    1b1e:	39 2f       	mov	r19, r25
    1b20:	97 ff       	sbrs	r25, 7
    1b22:	02 c0       	rjmp	.+4      	; 0x1b28 <dtoa_prf+0x222>
    1b24:	60 e0       	ldi	r22, 0x00	; 0
    1b26:	30 e0       	ldi	r19, 0x00	; 0
    1b28:	46 2f       	mov	r20, r22
    1b2a:	53 2f       	mov	r21, r19
    1b2c:	61 2c       	mov	r6, r1
    1b2e:	71 2c       	mov	r7, r1
    1b30:	3e e2       	ldi	r19, 0x2E	; 46
    1b32:	93 2e       	mov	r9, r19
    1b34:	bc 01       	movw	r22, r24
    1b36:	62 1b       	sub	r22, r18
    1b38:	71 09       	sbc	r23, r1
    1b3a:	9b 01       	movw	r18, r22
    1b3c:	dc 01       	movw	r26, r24
    1b3e:	a4 1b       	sub	r26, r20
    1b40:	b5 0b       	sbc	r27, r21
    1b42:	e1 e0       	ldi	r30, 0x01	; 1
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	ec 0f       	add	r30, r28
    1b48:	fd 1f       	adc	r31, r29
    1b4a:	ae 0f       	add	r26, r30
    1b4c:	bf 1f       	adc	r27, r31
    1b4e:	e1 2e       	mov	r14, r17
    1b50:	f1 2c       	mov	r15, r1
    1b52:	f1 94       	neg	r15
    1b54:	e1 94       	neg	r14
    1b56:	f1 08       	sbc	r15, r1
    1b58:	4f 3f       	cpi	r20, 0xFF	; 255
    1b5a:	ff ef       	ldi	r31, 0xFF	; 255
    1b5c:	5f 07       	cpc	r21, r31
    1b5e:	31 f4       	brne	.+12     	; 0x1b6c <dtoa_prf+0x266>
    1b60:	f6 01       	movw	r30, r12
    1b62:	90 82       	st	Z, r9
    1b64:	b6 01       	movw	r22, r12
    1b66:	6f 5f       	subi	r22, 0xFF	; 255
    1b68:	7f 4f       	sbci	r23, 0xFF	; 255
    1b6a:	6b 01       	movw	r12, r22
    1b6c:	84 17       	cp	r24, r20
    1b6e:	95 07       	cpc	r25, r21
    1b70:	4c f0       	brlt	.+18     	; 0x1b84 <dtoa_prf+0x27e>
    1b72:	24 17       	cp	r18, r20
    1b74:	35 07       	cpc	r19, r21
    1b76:	34 f4       	brge	.+12     	; 0x1b84 <dtoa_prf+0x27e>
    1b78:	bd 01       	movw	r22, r26
    1b7a:	66 0d       	add	r22, r6
    1b7c:	77 1d       	adc	r23, r7
    1b7e:	fb 01       	movw	r30, r22
    1b80:	11 81       	ldd	r17, Z+1	; 0x01
    1b82:	01 c0       	rjmp	.+2      	; 0x1b86 <dtoa_prf+0x280>
    1b84:	10 e3       	ldi	r17, 0x30	; 48
    1b86:	41 50       	subi	r20, 0x01	; 1
    1b88:	51 09       	sbc	r21, r1
    1b8a:	ff ef       	ldi	r31, 0xFF	; 255
    1b8c:	6f 1a       	sub	r6, r31
    1b8e:	7f 0a       	sbc	r7, r31
    1b90:	b6 01       	movw	r22, r12
    1b92:	6f 5f       	subi	r22, 0xFF	; 255
    1b94:	7f 4f       	sbci	r23, 0xFF	; 255
    1b96:	4e 15       	cp	r20, r14
    1b98:	5f 05       	cpc	r21, r15
    1b9a:	24 f0       	brlt	.+8      	; 0x1ba4 <dtoa_prf+0x29e>
    1b9c:	f6 01       	movw	r30, r12
    1b9e:	10 83       	st	Z, r17
    1ba0:	6b 01       	movw	r12, r22
    1ba2:	da cf       	rjmp	.-76     	; 0x1b58 <dtoa_prf+0x252>
    1ba4:	48 17       	cp	r20, r24
    1ba6:	59 07       	cpc	r21, r25
    1ba8:	39 f4       	brne	.+14     	; 0x1bb8 <dtoa_prf+0x2b2>
    1baa:	06 33       	cpi	r16, 0x36	; 54
    1bac:	20 f4       	brcc	.+8      	; 0x1bb6 <dtoa_prf+0x2b0>
    1bae:	05 33       	cpi	r16, 0x35	; 53
    1bb0:	19 f4       	brne	.+6      	; 0x1bb8 <dtoa_prf+0x2b2>
    1bb2:	a1 10       	cpse	r10, r1
    1bb4:	01 c0       	rjmp	.+2      	; 0x1bb8 <dtoa_prf+0x2b2>
    1bb6:	11 e3       	ldi	r17, 0x31	; 49
    1bb8:	f6 01       	movw	r30, r12
    1bba:	10 83       	st	Z, r17
    1bbc:	fb 01       	movw	r30, r22
    1bbe:	8b 2d       	mov	r24, r11
    1bc0:	90 e2       	ldi	r25, 0x20	; 32
    1bc2:	88 23       	and	r24, r24
    1bc4:	19 f0       	breq	.+6      	; 0x1bcc <dtoa_prf+0x2c6>
    1bc6:	91 93       	st	Z+, r25
    1bc8:	81 50       	subi	r24, 0x01	; 1
    1bca:	fb cf       	rjmp	.-10     	; 0x1bc2 <dtoa_prf+0x2bc>
    1bcc:	fb 01       	movw	r30, r22
    1bce:	eb 0d       	add	r30, r11
    1bd0:	f1 1d       	adc	r31, r1
    1bd2:	10 82       	st	Z, r1
    1bd4:	80 e0       	ldi	r24, 0x00	; 0
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	29 96       	adiw	r28, 0x09	; 9
    1bda:	0f b6       	in	r0, 0x3f	; 63
    1bdc:	f8 94       	cli
    1bde:	de bf       	out	0x3e, r29	; 62
    1be0:	0f be       	out	0x3f, r0	; 63
    1be2:	cd bf       	out	0x3d, r28	; 61
    1be4:	df 91       	pop	r29
    1be6:	cf 91       	pop	r28
    1be8:	1f 91       	pop	r17
    1bea:	0f 91       	pop	r16
    1bec:	ff 90       	pop	r15
    1bee:	ef 90       	pop	r14
    1bf0:	df 90       	pop	r13
    1bf2:	cf 90       	pop	r12
    1bf4:	bf 90       	pop	r11
    1bf6:	af 90       	pop	r10
    1bf8:	9f 90       	pop	r9
    1bfa:	7f 90       	pop	r7
    1bfc:	6f 90       	pop	r6
    1bfe:	08 95       	ret

00001c00 <__ftoa_engine>:
    1c00:	28 30       	cpi	r18, 0x08	; 8
    1c02:	08 f0       	brcs	.+2      	; 0x1c06 <__ftoa_engine+0x6>
    1c04:	27 e0       	ldi	r18, 0x07	; 7
    1c06:	33 27       	eor	r19, r19
    1c08:	da 01       	movw	r26, r20
    1c0a:	99 0f       	add	r25, r25
    1c0c:	31 1d       	adc	r19, r1
    1c0e:	87 fd       	sbrc	r24, 7
    1c10:	91 60       	ori	r25, 0x01	; 1
    1c12:	00 96       	adiw	r24, 0x00	; 0
    1c14:	61 05       	cpc	r22, r1
    1c16:	71 05       	cpc	r23, r1
    1c18:	39 f4       	brne	.+14     	; 0x1c28 <__ftoa_engine+0x28>
    1c1a:	32 60       	ori	r19, 0x02	; 2
    1c1c:	2e 5f       	subi	r18, 0xFE	; 254
    1c1e:	3d 93       	st	X+, r19
    1c20:	30 e3       	ldi	r19, 0x30	; 48
    1c22:	2a 95       	dec	r18
    1c24:	e1 f7       	brne	.-8      	; 0x1c1e <__ftoa_engine+0x1e>
    1c26:	08 95       	ret
    1c28:	9f 3f       	cpi	r25, 0xFF	; 255
    1c2a:	30 f0       	brcs	.+12     	; 0x1c38 <__ftoa_engine+0x38>
    1c2c:	80 38       	cpi	r24, 0x80	; 128
    1c2e:	71 05       	cpc	r23, r1
    1c30:	61 05       	cpc	r22, r1
    1c32:	09 f0       	breq	.+2      	; 0x1c36 <__ftoa_engine+0x36>
    1c34:	3c 5f       	subi	r19, 0xFC	; 252
    1c36:	3c 5f       	subi	r19, 0xFC	; 252
    1c38:	3d 93       	st	X+, r19
    1c3a:	91 30       	cpi	r25, 0x01	; 1
    1c3c:	08 f0       	brcs	.+2      	; 0x1c40 <__ftoa_engine+0x40>
    1c3e:	80 68       	ori	r24, 0x80	; 128
    1c40:	91 1d       	adc	r25, r1
    1c42:	df 93       	push	r29
    1c44:	cf 93       	push	r28
    1c46:	1f 93       	push	r17
    1c48:	0f 93       	push	r16
    1c4a:	ff 92       	push	r15
    1c4c:	ef 92       	push	r14
    1c4e:	19 2f       	mov	r17, r25
    1c50:	98 7f       	andi	r25, 0xF8	; 248
    1c52:	96 95       	lsr	r25
    1c54:	e9 2f       	mov	r30, r25
    1c56:	96 95       	lsr	r25
    1c58:	96 95       	lsr	r25
    1c5a:	e9 0f       	add	r30, r25
    1c5c:	ff 27       	eor	r31, r31
    1c5e:	e2 5b       	subi	r30, 0xB2	; 178
    1c60:	fe 4f       	sbci	r31, 0xFE	; 254
    1c62:	99 27       	eor	r25, r25
    1c64:	33 27       	eor	r19, r19
    1c66:	ee 24       	eor	r14, r14
    1c68:	ff 24       	eor	r15, r15
    1c6a:	a7 01       	movw	r20, r14
    1c6c:	e7 01       	movw	r28, r14
    1c6e:	05 90       	lpm	r0, Z+
    1c70:	08 94       	sec
    1c72:	07 94       	ror	r0
    1c74:	28 f4       	brcc	.+10     	; 0x1c80 <__ftoa_engine+0x80>
    1c76:	36 0f       	add	r19, r22
    1c78:	e7 1e       	adc	r14, r23
    1c7a:	f8 1e       	adc	r15, r24
    1c7c:	49 1f       	adc	r20, r25
    1c7e:	51 1d       	adc	r21, r1
    1c80:	66 0f       	add	r22, r22
    1c82:	77 1f       	adc	r23, r23
    1c84:	88 1f       	adc	r24, r24
    1c86:	99 1f       	adc	r25, r25
    1c88:	06 94       	lsr	r0
    1c8a:	a1 f7       	brne	.-24     	; 0x1c74 <__ftoa_engine+0x74>
    1c8c:	05 90       	lpm	r0, Z+
    1c8e:	07 94       	ror	r0
    1c90:	28 f4       	brcc	.+10     	; 0x1c9c <__ftoa_engine+0x9c>
    1c92:	e7 0e       	add	r14, r23
    1c94:	f8 1e       	adc	r15, r24
    1c96:	49 1f       	adc	r20, r25
    1c98:	56 1f       	adc	r21, r22
    1c9a:	c1 1d       	adc	r28, r1
    1c9c:	77 0f       	add	r23, r23
    1c9e:	88 1f       	adc	r24, r24
    1ca0:	99 1f       	adc	r25, r25
    1ca2:	66 1f       	adc	r22, r22
    1ca4:	06 94       	lsr	r0
    1ca6:	a1 f7       	brne	.-24     	; 0x1c90 <__ftoa_engine+0x90>
    1ca8:	05 90       	lpm	r0, Z+
    1caa:	07 94       	ror	r0
    1cac:	28 f4       	brcc	.+10     	; 0x1cb8 <__ftoa_engine+0xb8>
    1cae:	f8 0e       	add	r15, r24
    1cb0:	49 1f       	adc	r20, r25
    1cb2:	56 1f       	adc	r21, r22
    1cb4:	c7 1f       	adc	r28, r23
    1cb6:	d1 1d       	adc	r29, r1
    1cb8:	88 0f       	add	r24, r24
    1cba:	99 1f       	adc	r25, r25
    1cbc:	66 1f       	adc	r22, r22
    1cbe:	77 1f       	adc	r23, r23
    1cc0:	06 94       	lsr	r0
    1cc2:	a1 f7       	brne	.-24     	; 0x1cac <__ftoa_engine+0xac>
    1cc4:	05 90       	lpm	r0, Z+
    1cc6:	07 94       	ror	r0
    1cc8:	20 f4       	brcc	.+8      	; 0x1cd2 <__ftoa_engine+0xd2>
    1cca:	49 0f       	add	r20, r25
    1ccc:	56 1f       	adc	r21, r22
    1cce:	c7 1f       	adc	r28, r23
    1cd0:	d8 1f       	adc	r29, r24
    1cd2:	99 0f       	add	r25, r25
    1cd4:	66 1f       	adc	r22, r22
    1cd6:	77 1f       	adc	r23, r23
    1cd8:	88 1f       	adc	r24, r24
    1cda:	06 94       	lsr	r0
    1cdc:	a9 f7       	brne	.-22     	; 0x1cc8 <__ftoa_engine+0xc8>
    1cde:	84 91       	lpm	r24, Z
    1ce0:	10 95       	com	r17
    1ce2:	17 70       	andi	r17, 0x07	; 7
    1ce4:	41 f0       	breq	.+16     	; 0x1cf6 <__ftoa_engine+0xf6>
    1ce6:	d6 95       	lsr	r29
    1ce8:	c7 95       	ror	r28
    1cea:	57 95       	ror	r21
    1cec:	47 95       	ror	r20
    1cee:	f7 94       	ror	r15
    1cf0:	e7 94       	ror	r14
    1cf2:	1a 95       	dec	r17
    1cf4:	c1 f7       	brne	.-16     	; 0x1ce6 <__ftoa_engine+0xe6>
    1cf6:	e4 ef       	ldi	r30, 0xF4	; 244
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	68 94       	set
    1cfc:	15 90       	lpm	r1, Z+
    1cfe:	15 91       	lpm	r17, Z+
    1d00:	35 91       	lpm	r19, Z+
    1d02:	65 91       	lpm	r22, Z+
    1d04:	95 91       	lpm	r25, Z+
    1d06:	05 90       	lpm	r0, Z+
    1d08:	7f e2       	ldi	r23, 0x2F	; 47
    1d0a:	73 95       	inc	r23
    1d0c:	e1 18       	sub	r14, r1
    1d0e:	f1 0a       	sbc	r15, r17
    1d10:	43 0b       	sbc	r20, r19
    1d12:	56 0b       	sbc	r21, r22
    1d14:	c9 0b       	sbc	r28, r25
    1d16:	d0 09       	sbc	r29, r0
    1d18:	c0 f7       	brcc	.-16     	; 0x1d0a <__ftoa_engine+0x10a>
    1d1a:	e1 0c       	add	r14, r1
    1d1c:	f1 1e       	adc	r15, r17
    1d1e:	43 1f       	adc	r20, r19
    1d20:	56 1f       	adc	r21, r22
    1d22:	c9 1f       	adc	r28, r25
    1d24:	d0 1d       	adc	r29, r0
    1d26:	7e f4       	brtc	.+30     	; 0x1d46 <__ftoa_engine+0x146>
    1d28:	70 33       	cpi	r23, 0x30	; 48
    1d2a:	11 f4       	brne	.+4      	; 0x1d30 <__ftoa_engine+0x130>
    1d2c:	8a 95       	dec	r24
    1d2e:	e6 cf       	rjmp	.-52     	; 0x1cfc <__ftoa_engine+0xfc>
    1d30:	e8 94       	clt
    1d32:	01 50       	subi	r16, 0x01	; 1
    1d34:	30 f0       	brcs	.+12     	; 0x1d42 <__ftoa_engine+0x142>
    1d36:	08 0f       	add	r16, r24
    1d38:	0a f4       	brpl	.+2      	; 0x1d3c <__ftoa_engine+0x13c>
    1d3a:	00 27       	eor	r16, r16
    1d3c:	02 17       	cp	r16, r18
    1d3e:	08 f4       	brcc	.+2      	; 0x1d42 <__ftoa_engine+0x142>
    1d40:	20 2f       	mov	r18, r16
    1d42:	23 95       	inc	r18
    1d44:	02 2f       	mov	r16, r18
    1d46:	7a 33       	cpi	r23, 0x3A	; 58
    1d48:	28 f0       	brcs	.+10     	; 0x1d54 <__ftoa_engine+0x154>
    1d4a:	79 e3       	ldi	r23, 0x39	; 57
    1d4c:	7d 93       	st	X+, r23
    1d4e:	2a 95       	dec	r18
    1d50:	e9 f7       	brne	.-6      	; 0x1d4c <__ftoa_engine+0x14c>
    1d52:	10 c0       	rjmp	.+32     	; 0x1d74 <__ftoa_engine+0x174>
    1d54:	7d 93       	st	X+, r23
    1d56:	2a 95       	dec	r18
    1d58:	89 f6       	brne	.-94     	; 0x1cfc <__ftoa_engine+0xfc>
    1d5a:	06 94       	lsr	r0
    1d5c:	97 95       	ror	r25
    1d5e:	67 95       	ror	r22
    1d60:	37 95       	ror	r19
    1d62:	17 95       	ror	r17
    1d64:	17 94       	ror	r1
    1d66:	e1 18       	sub	r14, r1
    1d68:	f1 0a       	sbc	r15, r17
    1d6a:	43 0b       	sbc	r20, r19
    1d6c:	56 0b       	sbc	r21, r22
    1d6e:	c9 0b       	sbc	r28, r25
    1d70:	d0 09       	sbc	r29, r0
    1d72:	98 f0       	brcs	.+38     	; 0x1d9a <__ftoa_engine+0x19a>
    1d74:	23 95       	inc	r18
    1d76:	7e 91       	ld	r23, -X
    1d78:	73 95       	inc	r23
    1d7a:	7a 33       	cpi	r23, 0x3A	; 58
    1d7c:	08 f0       	brcs	.+2      	; 0x1d80 <__ftoa_engine+0x180>
    1d7e:	70 e3       	ldi	r23, 0x30	; 48
    1d80:	7c 93       	st	X, r23
    1d82:	20 13       	cpse	r18, r16
    1d84:	b8 f7       	brcc	.-18     	; 0x1d74 <__ftoa_engine+0x174>
    1d86:	7e 91       	ld	r23, -X
    1d88:	70 61       	ori	r23, 0x10	; 16
    1d8a:	7d 93       	st	X+, r23
    1d8c:	30 f0       	brcs	.+12     	; 0x1d9a <__ftoa_engine+0x19a>
    1d8e:	83 95       	inc	r24
    1d90:	71 e3       	ldi	r23, 0x31	; 49
    1d92:	7d 93       	st	X+, r23
    1d94:	70 e3       	ldi	r23, 0x30	; 48
    1d96:	2a 95       	dec	r18
    1d98:	e1 f7       	brne	.-8      	; 0x1d92 <__ftoa_engine+0x192>
    1d9a:	11 24       	eor	r1, r1
    1d9c:	ef 90       	pop	r14
    1d9e:	ff 90       	pop	r15
    1da0:	0f 91       	pop	r16
    1da2:	1f 91       	pop	r17
    1da4:	cf 91       	pop	r28
    1da6:	df 91       	pop	r29
    1da8:	99 27       	eor	r25, r25
    1daa:	87 fd       	sbrc	r24, 7
    1dac:	90 95       	com	r25
    1dae:	08 95       	ret

00001db0 <strnlen_P>:
    1db0:	fc 01       	movw	r30, r24
    1db2:	05 90       	lpm	r0, Z+
    1db4:	61 50       	subi	r22, 0x01	; 1
    1db6:	70 40       	sbci	r23, 0x00	; 0
    1db8:	01 10       	cpse	r0, r1
    1dba:	d8 f7       	brcc	.-10     	; 0x1db2 <strnlen_P+0x2>
    1dbc:	80 95       	com	r24
    1dbe:	90 95       	com	r25
    1dc0:	8e 0f       	add	r24, r30
    1dc2:	9f 1f       	adc	r25, r31
    1dc4:	08 95       	ret

00001dc6 <strnlen>:
    1dc6:	fc 01       	movw	r30, r24
    1dc8:	61 50       	subi	r22, 0x01	; 1
    1dca:	70 40       	sbci	r23, 0x00	; 0
    1dcc:	01 90       	ld	r0, Z+
    1dce:	01 10       	cpse	r0, r1
    1dd0:	d8 f7       	brcc	.-10     	; 0x1dc8 <strnlen+0x2>
    1dd2:	80 95       	com	r24
    1dd4:	90 95       	com	r25
    1dd6:	8e 0f       	add	r24, r30
    1dd8:	9f 1f       	adc	r25, r31
    1dda:	08 95       	ret

00001ddc <fputc>:
    1ddc:	0f 93       	push	r16
    1dde:	1f 93       	push	r17
    1de0:	cf 93       	push	r28
    1de2:	df 93       	push	r29
    1de4:	18 2f       	mov	r17, r24
    1de6:	09 2f       	mov	r16, r25
    1de8:	eb 01       	movw	r28, r22
    1dea:	8b 81       	ldd	r24, Y+3	; 0x03
    1dec:	81 fd       	sbrc	r24, 1
    1dee:	03 c0       	rjmp	.+6      	; 0x1df6 <fputc+0x1a>
    1df0:	8f ef       	ldi	r24, 0xFF	; 255
    1df2:	9f ef       	ldi	r25, 0xFF	; 255
    1df4:	20 c0       	rjmp	.+64     	; 0x1e36 <fputc+0x5a>
    1df6:	82 ff       	sbrs	r24, 2
    1df8:	10 c0       	rjmp	.+32     	; 0x1e1a <fputc+0x3e>
    1dfa:	4e 81       	ldd	r20, Y+6	; 0x06
    1dfc:	5f 81       	ldd	r21, Y+7	; 0x07
    1dfe:	2c 81       	ldd	r18, Y+4	; 0x04
    1e00:	3d 81       	ldd	r19, Y+5	; 0x05
    1e02:	42 17       	cp	r20, r18
    1e04:	53 07       	cpc	r21, r19
    1e06:	7c f4       	brge	.+30     	; 0x1e26 <fputc+0x4a>
    1e08:	e8 81       	ld	r30, Y
    1e0a:	f9 81       	ldd	r31, Y+1	; 0x01
    1e0c:	9f 01       	movw	r18, r30
    1e0e:	2f 5f       	subi	r18, 0xFF	; 255
    1e10:	3f 4f       	sbci	r19, 0xFF	; 255
    1e12:	39 83       	std	Y+1, r19	; 0x01
    1e14:	28 83       	st	Y, r18
    1e16:	10 83       	st	Z, r17
    1e18:	06 c0       	rjmp	.+12     	; 0x1e26 <fputc+0x4a>
    1e1a:	e8 85       	ldd	r30, Y+8	; 0x08
    1e1c:	f9 85       	ldd	r31, Y+9	; 0x09
    1e1e:	81 2f       	mov	r24, r17
    1e20:	19 95       	eicall
    1e22:	89 2b       	or	r24, r25
    1e24:	29 f7       	brne	.-54     	; 0x1df0 <fputc+0x14>
    1e26:	2e 81       	ldd	r18, Y+6	; 0x06
    1e28:	3f 81       	ldd	r19, Y+7	; 0x07
    1e2a:	2f 5f       	subi	r18, 0xFF	; 255
    1e2c:	3f 4f       	sbci	r19, 0xFF	; 255
    1e2e:	3f 83       	std	Y+7, r19	; 0x07
    1e30:	2e 83       	std	Y+6, r18	; 0x06
    1e32:	81 2f       	mov	r24, r17
    1e34:	90 2f       	mov	r25, r16
    1e36:	df 91       	pop	r29
    1e38:	cf 91       	pop	r28
    1e3a:	1f 91       	pop	r17
    1e3c:	0f 91       	pop	r16
    1e3e:	08 95       	ret

00001e40 <__ultoa_invert>:
    1e40:	fa 01       	movw	r30, r20
    1e42:	aa 27       	eor	r26, r26
    1e44:	28 30       	cpi	r18, 0x08	; 8
    1e46:	51 f1       	breq	.+84     	; 0x1e9c <__ultoa_invert+0x5c>
    1e48:	20 31       	cpi	r18, 0x10	; 16
    1e4a:	81 f1       	breq	.+96     	; 0x1eac <__ultoa_invert+0x6c>
    1e4c:	e8 94       	clt
    1e4e:	6f 93       	push	r22
    1e50:	6e 7f       	andi	r22, 0xFE	; 254
    1e52:	6e 5f       	subi	r22, 0xFE	; 254
    1e54:	7f 4f       	sbci	r23, 0xFF	; 255
    1e56:	8f 4f       	sbci	r24, 0xFF	; 255
    1e58:	9f 4f       	sbci	r25, 0xFF	; 255
    1e5a:	af 4f       	sbci	r26, 0xFF	; 255
    1e5c:	b1 e0       	ldi	r27, 0x01	; 1
    1e5e:	3e d0       	rcall	.+124    	; 0x1edc <__ultoa_invert+0x9c>
    1e60:	b4 e0       	ldi	r27, 0x04	; 4
    1e62:	3c d0       	rcall	.+120    	; 0x1edc <__ultoa_invert+0x9c>
    1e64:	67 0f       	add	r22, r23
    1e66:	78 1f       	adc	r23, r24
    1e68:	89 1f       	adc	r24, r25
    1e6a:	9a 1f       	adc	r25, r26
    1e6c:	a1 1d       	adc	r26, r1
    1e6e:	68 0f       	add	r22, r24
    1e70:	79 1f       	adc	r23, r25
    1e72:	8a 1f       	adc	r24, r26
    1e74:	91 1d       	adc	r25, r1
    1e76:	a1 1d       	adc	r26, r1
    1e78:	6a 0f       	add	r22, r26
    1e7a:	71 1d       	adc	r23, r1
    1e7c:	81 1d       	adc	r24, r1
    1e7e:	91 1d       	adc	r25, r1
    1e80:	a1 1d       	adc	r26, r1
    1e82:	20 d0       	rcall	.+64     	; 0x1ec4 <__ultoa_invert+0x84>
    1e84:	09 f4       	brne	.+2      	; 0x1e88 <__ultoa_invert+0x48>
    1e86:	68 94       	set
    1e88:	3f 91       	pop	r19
    1e8a:	2a e0       	ldi	r18, 0x0A	; 10
    1e8c:	26 9f       	mul	r18, r22
    1e8e:	11 24       	eor	r1, r1
    1e90:	30 19       	sub	r19, r0
    1e92:	30 5d       	subi	r19, 0xD0	; 208
    1e94:	31 93       	st	Z+, r19
    1e96:	de f6       	brtc	.-74     	; 0x1e4e <__ultoa_invert+0xe>
    1e98:	cf 01       	movw	r24, r30
    1e9a:	08 95       	ret
    1e9c:	46 2f       	mov	r20, r22
    1e9e:	47 70       	andi	r20, 0x07	; 7
    1ea0:	40 5d       	subi	r20, 0xD0	; 208
    1ea2:	41 93       	st	Z+, r20
    1ea4:	b3 e0       	ldi	r27, 0x03	; 3
    1ea6:	0f d0       	rcall	.+30     	; 0x1ec6 <__ultoa_invert+0x86>
    1ea8:	c9 f7       	brne	.-14     	; 0x1e9c <__ultoa_invert+0x5c>
    1eaa:	f6 cf       	rjmp	.-20     	; 0x1e98 <__ultoa_invert+0x58>
    1eac:	46 2f       	mov	r20, r22
    1eae:	4f 70       	andi	r20, 0x0F	; 15
    1eb0:	40 5d       	subi	r20, 0xD0	; 208
    1eb2:	4a 33       	cpi	r20, 0x3A	; 58
    1eb4:	18 f0       	brcs	.+6      	; 0x1ebc <__ultoa_invert+0x7c>
    1eb6:	49 5d       	subi	r20, 0xD9	; 217
    1eb8:	31 fd       	sbrc	r19, 1
    1eba:	40 52       	subi	r20, 0x20	; 32
    1ebc:	41 93       	st	Z+, r20
    1ebe:	02 d0       	rcall	.+4      	; 0x1ec4 <__ultoa_invert+0x84>
    1ec0:	a9 f7       	brne	.-22     	; 0x1eac <__ultoa_invert+0x6c>
    1ec2:	ea cf       	rjmp	.-44     	; 0x1e98 <__ultoa_invert+0x58>
    1ec4:	b4 e0       	ldi	r27, 0x04	; 4
    1ec6:	a6 95       	lsr	r26
    1ec8:	97 95       	ror	r25
    1eca:	87 95       	ror	r24
    1ecc:	77 95       	ror	r23
    1ece:	67 95       	ror	r22
    1ed0:	ba 95       	dec	r27
    1ed2:	c9 f7       	brne	.-14     	; 0x1ec6 <__ultoa_invert+0x86>
    1ed4:	00 97       	sbiw	r24, 0x00	; 0
    1ed6:	61 05       	cpc	r22, r1
    1ed8:	71 05       	cpc	r23, r1
    1eda:	08 95       	ret
    1edc:	9b 01       	movw	r18, r22
    1ede:	ac 01       	movw	r20, r24
    1ee0:	0a 2e       	mov	r0, r26
    1ee2:	06 94       	lsr	r0
    1ee4:	57 95       	ror	r21
    1ee6:	47 95       	ror	r20
    1ee8:	37 95       	ror	r19
    1eea:	27 95       	ror	r18
    1eec:	ba 95       	dec	r27
    1eee:	c9 f7       	brne	.-14     	; 0x1ee2 <__ultoa_invert+0xa2>
    1ef0:	62 0f       	add	r22, r18
    1ef2:	73 1f       	adc	r23, r19
    1ef4:	84 1f       	adc	r24, r20
    1ef6:	95 1f       	adc	r25, r21
    1ef8:	a0 1d       	adc	r26, r0
    1efa:	08 95       	ret

00001efc <_exit>:
    1efc:	f8 94       	cli

00001efe <__stop_program>:
    1efe:	ff cf       	rjmp	.-2      	; 0x1efe <__stop_program>
