v 4
file / "D:\college\vscode\VHDL projects\and_gate\and_gate_tb.vhdl" "1b403ee5cbe49313091b33b319c1109ed03018e4" "20241227123841.129":
  entity and_gate_tb at 2( 20) + 0 on 15;
  architecture behavior of and_gate_tb at 8( 110) + 0 on 16;
file / "D:\college\vscode\VHDL projects\and_gate\and_gate.vhdl" "bd6b0fb7c74d61cac7df756a1d5529d7371892b2" "20241227123841.098":
  entity and_gate at 1( 0) + 0 on 13;
  architecture behavioral of and_gate at 10( 178) + 0 on 14;
