Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pulp_clock_en_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/top.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'scan_cg_en_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/top.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fetch_enable_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/top.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 13 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:129]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 12 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:137]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 11 for port 'addr' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/bus.v:144]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'addr_i' [/home/tgemici/GitHub/archozu/logic_design/RTL/bus/memories/instr_mem.v:18]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
