{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748661013261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748661013262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 00:10:13 2025 " "Processing started: Sat May 31 00:10:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748661013262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661013262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661013262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748661013695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748661013696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga " "Found entity 1: main_vga" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock2.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock2 " "Found entity 1: divisor_clock2" {  } { { "divisor_clock2.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/divisor_clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019851 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rgb_control.v(113) " "Verilog HDL Module Instantiation warning at rgb_control.v(113): ignored dangling comma in List of Port Connections" {  } { { "rgb_control.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/rgb_control.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1748661019863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_control " "Found entity 1: rgb_control" {  } { { "rgb_control.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/rgb_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_jk.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_JK " "Found entity 1: contador_JK" {  } { { "contador_JK.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/contador_JK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual_799.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual_799.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual_799 " "Found entity 1: comparador_igual_799" {  } { { "comparador_igual_799.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/comparador_igual_799.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_igual_524.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_igual_524.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_igual_524 " "Found entity 1: comparador_igual_524" {  } { { "comparador_igual_524.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/comparador_igual_524.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_menor_2.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_menor_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_menor_2 " "Found entity 1: comparador_menor_2" {  } { { "comparador_menor_2.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/comparador_menor_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_on_h.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_on_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_on_h " "Found entity 1: comparador_on_h" {  } { { "comparador_on_h.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/comparador_on_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_on_v.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_on_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_on_v " "Found entity 1: comparador_on_v" {  } { { "comparador_on_v.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/comparador_on_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_on_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file video_on_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_on_logic " "Found entity 1: video_on_logic" {  } { { "video_on_logic.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/video_on_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff_flipflop " "Found entity 1: jk_ff_flipflop" {  } { { "jk_ff_flipflop.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/jk_ff_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_10bit.v 2 2 " "Found 2 design units, including 2 entities, in source file subtrator_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtrator_10bit " "Found entity 1: subtrator_10bit" {  } { { "subtrator_10bit.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/subtrator_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019946 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparador_menor_96 " "Found entity 2: comparador_menor_96" {  } { { "subtrator_10bit.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/subtrator_10bit.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748661019946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661019946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga " "Elaborating entity \"main_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748661019995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock2 divisor_clock2:div " "Elaborating entity \"divisor_clock2\" for hierarchy \"divisor_clock2:div\"" {  } { { "main_vga.v" "div" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual_799 comparador_igual_799:comp_h " "Elaborating entity \"comparador_igual_799\" for hierarchy \"comparador_igual_799:comp_h\"" {  } { { "main_vga.v" "comp_h" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_igual_524 comparador_igual_524:comp_v " "Elaborating entity \"comparador_igual_524\" for hierarchy \"comparador_igual_524:comp_v\"" {  } { { "main_vga.v" "comp_v" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_JK contador_JK:cont_h " "Elaborating entity \"contador_JK\" for hierarchy \"contador_JK:cont_h\"" {  } { { "main_vga.v" "cont_h" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020051 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry contador_JK.v(6) " "Verilog HDL or VHDL warning at contador_JK.v(6): object \"carry\" assigned a value but never read" {  } { { "contador_JK.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/contador_JK.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748661020066 "|main_vga|contador_JK:cont_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff_flipflop contador_JK:cont_h\|jk_ff_flipflop:ff0 " "Elaborating entity \"jk_ff_flipflop\" for hierarchy \"contador_JK:cont_h\|jk_ff_flipflop:ff0\"" {  } { { "contador_JK.v" "ff0" { Text "C:/Users/Cleuber/Documents/Controlador VGA/contador_JK.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_menor_96 comparador_menor_96:comp_hsync " "Elaborating entity \"comparador_menor_96\" for hierarchy \"comparador_menor_96:comp_hsync\"" {  } { { "main_vga.v" "comp_hsync" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator_10bit comparador_menor_96:comp_hsync\|subtrator_10bit:sub " "Elaborating entity \"subtrator_10bit\" for hierarchy \"comparador_menor_96:comp_hsync\|subtrator_10bit:sub\"" {  } { { "subtrator_10bit.v" "sub" { Text "C:/Users/Cleuber/Documents/Controlador VGA/subtrator_10bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 subtrator_10bit.v(23) " "Verilog HDL assignment warning at subtrator_10bit.v(23): truncated value with size 32 to match size of target (11)" {  } { { "subtrator_10bit.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/subtrator_10bit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748661020113 "|main_vga|comparador_menor_96:comp_hsync|subtrator_10bit:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_menor_2 comparador_menor_2:comp_vsync " "Elaborating entity \"comparador_menor_2\" for hierarchy \"comparador_menor_2:comp_vsync\"" {  } { { "main_vga.v" "comp_vsync" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_on_h comparador_on_h:comp_on_h " "Elaborating entity \"comparador_on_h\" for hierarchy \"comparador_on_h:comp_on_h\"" {  } { { "main_vga.v" "comp_on_h" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_on_v comparador_on_v:comp_on_v " "Elaborating entity \"comparador_on_v\" for hierarchy \"comparador_on_v:comp_on_v\"" {  } { { "main_vga.v" "comp_on_v" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_on_logic video_on_logic:video_on_inst " "Elaborating entity \"video_on_logic\" for hierarchy \"video_on_logic:video_on_inst\"" {  } { { "main_vga.v" "video_on_inst" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_control rgb_control:rgb_inst " "Elaborating entity \"rgb_control\" for hierarchy \"rgb_control:rgb_inst\"" {  } { { "main_vga.v" "rgb_inst" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661020171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748661020827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748661021523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748661021523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw4 " "No output dependent on input pin \"sw4\"" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748661021590 "|main_vga|sw4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw5 " "No output dependent on input pin \"sw5\"" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748661021590 "|main_vga|sw5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw6 " "No output dependent on input pin \"sw6\"" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748661021590 "|main_vga|sw6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw7 " "No output dependent on input pin \"sw7\"" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748661021590 "|main_vga|sw7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw8 " "No output dependent on input pin \"sw8\"" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748661021590 "|main_vga|sw8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw9 " "No output dependent on input pin \"sw9\"" {  } { { "main_vga.v" "" { Text "C:/Users/Cleuber/Documents/Controlador VGA/main_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748661021590 "|main_vga|sw9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748661021590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748661021590 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748661021590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748661021590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748661021590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748661021612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 00:10:21 2025 " "Processing ended: Sat May 31 00:10:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748661021612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748661021612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748661021612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748661021612 ""}
