#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Daeyeon Kim
    tagline: Ph.D candiate (Postech)
    avatar: dykim.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: daeyeon22@postech.ac.kr
    phone: +82 10 4844 7086
    website: 
    linkedin: 
    github: daeyeon22 
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Advanced

    interests:
      - item: Physical Design Automation
        link:

      - item: Floorplan/Powerplan Optimization
        link: 

      - item: Machine Learning in EDA
        link:

      - item: Routing
        link:


career-profile:
    title: Career Profile
    summary: |
      Daeyeon Kim is currently a Ph.D candidate in the Department of Electrical Engineering,Postech. My research interests are routing algorithm in physical design and machine learning in EDA. I specialize in programming based on C/C++/Phython/Tcl. 

education:
    - degree: MSc in Computer Science
      university: University of London
      time: 2011 - 2012
      details: |
        Describe your study here lorem ipsum dolor sit amet, consectetuer
        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa. Cum
        sociis natoque penatibus et magnis dis parturient montes, nascetur
        ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu,
        pretium quis, sem.
          - Bullet point
          - Bullet point
    - degree: BSc in Applied Mathematics
      university: Bristol University
      time: 2007 - 2011
      details: |
        Describe your study here lorem ipsum dolor sit amet, consectetuer
        adipiscing elit. Aenean commodo ligula eget dolor. Aenean massa. Cum
        sociis natoque penatibus et magnis dis parturient montes, nascetur
        ridiculus mus. Donec quam felis, ultricies nec, pellentesque eu,
        pretium quis, sem.
          - Bullet point
          - Bullet point
experiences:
    - role: Graduate Student Researcher
      time: 2016 - Present
      company: Postech, Pohang, Republic of Korea
      details: |
        - Thesis: Routing ALgorithm and Routability Analysis in Verty-large-scale Integration
    - role: Research Internship
      time: Dec. 2017 - Feb. 2015
      company: VLSI CAD Lab., University of California, San Diego 
      details: |
    
    - role: Undergraduated Sutudent Researcher
      time: Oct. 2016 - Feb. 2018
      company: UNIST, Ulsan, Republic of Korea
      details: |

projects:
    title: Projects
    intro: >
    
    assignments:
      - title: Obstacle Avoiding Topology-aware Bus Router
        link: "#hook"
        tagline: ""

      - title: LEF/DEF Based Global Router 
        link: "#"
        tagline: "A responsive website template designed to help web developers/designers market their services."

      - title: LEF/DEF Based Initial Detailed Router
        link: "#"
        tagline: "A responsive website template designed to help startups promote their products or services and to attract users &amp; investors"

      - title: Artificial Netlist Generator for Machine Learning Application in EDA
        link: "#"
        tagline: "A comprehensive website template solution for startups/developers to market their mobile apps."

      - title: Self-Driving Vehicle Routing Algorithm Simulator 
        link: "#"
        tagline: ""

publications:
    title: Publications
    intro: |
    
    papers:
      - title: Compact Topology-aware Bus Routing for Design Regularity
        link: "https://ieeexplore.ieee.org/abstract/document/8755281"
        authors: Daeyeon Kim, Sanggi Do, Sung-Yun Lee and Seokhyeong Kang
        journal: "IEEE Transaction on Computer-Aided Design of Integrated Circuit and Systems (2020)" 

      - title: Machine Learning Framework for Early Routability Prediction with Artificial Netlist Generator (to appear)
        link: "#"
        authors: Daeyeon Kim, Hyunjeong Kwon, Sung-Yun Lee, Seungwon Kim, Mingyu Woo and Seokhyeong Kang
        conference: "Proceedings Design, Automation and Test in Europe (2021)" 

      - title: Extreme Low Power Technology using Ternary Arithmetic Logic Circuits via Drastic Interconnect Length Reduction
        link: "#"
        authors: Kiyung Kim, Sunmean Kim, Yongsu Lee, Daeyeon Kim, So-Young Kim, Seokhyeong Kang and Byoung Hun Lee
        journal: "IEEE International Symposium on Multiple-Valued Logic (2020)" 
awards:
    title: Awards and Honors




skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python 
        level: 90%

      - name: Tensorflow, Keras, Pytorch
        level: 75%

      - name: C/C++ Programming
        level: 95%

      - name: Objective-C / Swift (IOS Programming)
        level: 50%
      
      - name: C/C++ Programming
        level: 95%
      
      - name: Verilog
        level: 70%

      - name: Innovus Implementation System
        level: 75%

      - name: IC Compiler II
        level: 50%


footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
