

================================================================
== Vitis HLS Report for 'A_PE_dummy_5_x0'
================================================================
* Date:           Sun Sep 18 12:13:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.109 ms|  0.109 ms|  32770|  32770|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- A_PE_dummy_5_x0_loop_1_A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       46|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       61|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|      107|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln890_fu_51_p2                |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_fu_57_p2               |      icmp|   0|  0|  13|          16|          17|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  46|          38|          24|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  14|          3|    1|          3|
    |fifo_A_PE_5_2_x033_blk_n  |   9|          2|    1|          2|
    |indvar_flatten11_reg_40   |   9|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  61|         13|   20|         43|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln890_reg_68        |   1|   0|    1|          0|
    |indvar_flatten11_reg_40  |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|     A_PE_dummy_5_x0|  return value|
|fifo_A_PE_5_2_x033_dout     |   in|  256|     ap_fifo|  fifo_A_PE_5_2_x033|       pointer|
|fifo_A_PE_5_2_x033_empty_n  |   in|    1|     ap_fifo|  fifo_A_PE_5_2_x033|       pointer|
|fifo_A_PE_5_2_x033_read     |  out|    1|     ap_fifo|  fifo_A_PE_5_2_x033|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_5_2_x033, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln3598 = br void" [./dut.cpp:3598]   --->   Operation 6 'br' 'br_ln3598' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i16 0, void, i16 %add_ln890, void %.split4"   --->   Operation 7 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.78ns)   --->   "%add_ln890 = add i16 %indvar_flatten11, i16 1"   --->   Operation 8 'add' 'add_ln890' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.67ns)   --->   "%icmp_ln890 = icmp_eq  i16 %indvar_flatten11, i16 32768"   --->   Operation 9 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split4, void"   --->   Operation 10 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_5_x0_loop_1_A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3_str"   --->   Operation 11 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3_str"   --->   Operation 13 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.21ns)   --->   "%p_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_5_2_x033" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 16 'read' 'p_0' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln3609 = ret" [./dut.cpp:3609]   --->   Operation 18 'ret' 'ret_ln3609' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_PE_5_2_x033]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000]
br_ln3598             (br               ) [ 01110]
indvar_flatten11      (phi              ) [ 00100]
add_ln890             (add              ) [ 01110]
icmp_ln890            (icmp             ) [ 00110]
br_ln890              (br               ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
p_0                   (read             ) [ 00000]
br_ln0                (br               ) [ 01110]
ret_ln3609            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_PE_5_2_x033">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_5_2_x033"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_104"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_448"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_5_x0_loop_1_A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_PE_dummy_5_x0_loop_2_A_PE_dummy_5_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_0_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="256" slack="0"/>
<pin id="36" dir="0" index="1" bw="256" slack="0"/>
<pin id="37" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="40" class="1005" name="indvar_flatten11_reg_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="1"/>
<pin id="42" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="44" class="1004" name="indvar_flatten11_phi_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="1"/>
<pin id="46" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="16" slack="0"/>
<pin id="48" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="add_ln890_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="16" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="icmp_ln890_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="16" slack="0"/>
<pin id="60" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="63" class="1005" name="add_ln890_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="68" class="1005" name="icmp_ln890_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="32" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="50"><net_src comp="40" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="55"><net_src comp="44" pin="4"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="61"><net_src comp="44" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="66"><net_src comp="51" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="67"><net_src comp="63" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="71"><net_src comp="57" pin="2"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: A_PE_dummy_5_x0 : fifo_A_PE_5_2_x033 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln890_fu_51 |    0    |    23   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln890_fu_57 |    0    |    13   |
|----------|------------------|---------|---------|
|   read   |  p_0_read_fu_34  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    36   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln890_reg_63   |   16   |
|   icmp_ln890_reg_68   |    1   |
|indvar_flatten11_reg_40|   16   |
+-----------------------+--------+
|         Total         |   33   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   33   |    -   |
+-----------+--------+--------+
|   Total   |   33   |   36   |
+-----------+--------+--------+
