// Seed: 1157221540
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2
    , id_5,
    input  wor  id_3
);
  assign id_5 = id_3;
  wire id_6, id_7;
  id_8 :
  assert property (@(id_8#(1) or posedge id_1) id_7)
  else id_5 = id_5;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1
);
  wire id_3;
  supply1 id_4;
  ;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_5 = 0;
  assign id_4 = (1) - -1;
endmodule
