<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1553610750">
  <File Type="VDS-TIMING-PB" Name="RISCV_Top_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="RISCV_Top_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="RISCV_Top.dcp"/>
  <File Type="RDS-UTIL-PB" Name="RISCV_Top_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="RISCV_Top_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="RISCV_Top_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="RISCV_Top.vds"/>
  <File Type="REPORTS-TCL" Name="RISCV_Top_reports.tcl"/>
  <File Type="PA-TCL" Name="RISCV_Top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ALUControl.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ALUControl.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ControlUnit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ControlUnit.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/DataMem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/DataMem.v"/>
        <Attr Name="ImportTime" Val="1540273288"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Decoder5_32.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Decoder5_32.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/FlipFlop.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/FlipFlop.v"/>
        <Attr Name="ImportTime" Val="1540273288"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Full_Adder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Full_Adder.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/defines.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../media/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/defines.v"/>
        <Attr Name="ImportTime" Val="1553283816"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/ImmGen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../media/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/ImmGen.v"/>
        <Attr Name="ImportTime" Val="1540519090"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/InstMem.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux2_1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux2_1.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux4_1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/Mux4_1.v"/>
        <Attr Name="ImportTime" Val="1553083064"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV.v"/>
        <Attr Name="ImportTime" Val="1553083911"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegFile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegFile.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegWLoad.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RegWLoad.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RippleAdder.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RippleAdder.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/SSDDriver.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/SSDDriver.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ShiftLeft1.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/ShiftLeft1.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/edia/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../media/caffe/Windows/Users/X/Documents/AUC/Spring 2019/Computer Architecture/Project/Description/VerilogSrc/prv32_ALU.v"/>
        <Attr Name="ImportTime" Val="1541330055"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/shifter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV_Top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV_Top.v"/>
        <Attr Name="ImportTime" Val="1540273288"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/AdderSub.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/AdderSub.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ome/caffe/XilinxProjects/RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV_tb.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/sources_1/imports/Lab7Src/RISCV_tb.v"/>
        <Attr Name="ImportTime" Val="1540257262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="RISCV_Top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Lab7Src/PackagePins.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../RV-pipelined/RV-pipelined.srcs/constrs_1/imports/Lab7Src/PackagePins.xdc"/>
        <Attr Name="ImportTime" Val="1552921412"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
