============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Wed Feb 23 17:38:38 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/clk_vga.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/muddr.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 10 for port 'addra' in pic_disp_rom.v(103)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 897/208 useful/useless nets, 490/53 useful/useless insts
SYN-1015 : Optimize round 1, 167 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[14]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[13]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[12]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[11]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[10]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 36 better
SYN-1014 : Optimize round 2
SYN-1032 : 86/5 useful/useless nets, 41/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 602/1 useful/useless nets, 309/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              178
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    97
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 36
#MACRO_EQ                   5
#MACRO_MULT                 1
#MACRO_MUX                 73

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |128    |50     |44     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |22     |5      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 623/12 useful/useless nets, 342/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-8418 ERROR: wrong init value size
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 17 differs from formal bit length 10 for port 'addra' in pic_disp_rom.v(103)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 897/208 useful/useless nets, 490/53 useful/useless insts
SYN-1015 : Optimize round 1, 167 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[19]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[18]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[17]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[16]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[15]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[14]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[13]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[12]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[11]"
SYN-5011 WARNING: Undriven pin: model "pic_disp_rom" / inst "add0" in pic_disp_rom.v(76) / pin "i0[10]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 36 better
SYN-1014 : Optimize round 2
SYN-1032 : 86/5 useful/useless nets, 41/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 602/1 useful/useless nets, 309/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              178
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    97
  #FADD                     0
  #DFF                     50
  #LATCH                    0
#MACRO_ADD                 36
#MACRO_EQ                   5
#MACRO_MULT                 1
#MACRO_MUX                 73

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |128    |50     |44     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |22     |5      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 623/12 useful/useless nets, 342/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 1 instances.
SYN-1032 : 908/5 useful/useless nets, 683/5 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1341.99 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1342.05 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 1342.14 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1342.26 sec
SYN-3001 : Mapper mapped 11 instances into 11 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               473
  #lut4                   114
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             338

Utilization Statistics
#lut                      473   out of  19600    2.41%
#reg                       50   out of  19600    0.26%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |135    |338    |50     |2      |1      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |11     |30     |22     |2      |1      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 22 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 30 adder to BLE ...
SYN-4008 : Packed 30 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.229643s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (114.4%)

RUN-1004 : used memory is 239 MB, reserved memory is 226 MB, peak memory is 241 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 19 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (50 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 380 instances
RUN-1001 : 123 luts, 45 seqs, 146 mslices, 14 lslices, 44 pads, 2 brams, 1 dsps
RUN-1001 : There are total 447 nets
RUN-1001 : 331 nets have 2 pins
RUN-1001 : 53 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 378 instances, 123 luts, 45 seqs, 160 slices, 28 macros(160 instances: 146 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 104708
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 378.
PHY-3001 : End clustering;  0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 65188.5, overlap = 6.75
PHY-3002 : Step(2): len = 58928.2, overlap = 6.75
PHY-3002 : Step(3): len = 41090.6, overlap = 6.75
PHY-3002 : Step(4): len = 34858, overlap = 2.25
PHY-3002 : Step(5): len = 26743.3, overlap = 4.5
PHY-3002 : Step(6): len = 24363.5, overlap = 6.75
PHY-3002 : Step(7): len = 20996.5, overlap = 4.5
PHY-3002 : Step(8): len = 18888, overlap = 4.5
PHY-3002 : Step(9): len = 17382.1, overlap = 6.5
PHY-3002 : Step(10): len = 14001.6, overlap = 8
PHY-3002 : Step(11): len = 13535.3, overlap = 7
PHY-3002 : Step(12): len = 13282.4, overlap = 8.5
PHY-3002 : Step(13): len = 12205.3, overlap = 10.6875
PHY-3002 : Step(14): len = 12028.9, overlap = 11.0625
PHY-3002 : Step(15): len = 11778.5, overlap = 12.0938
PHY-3002 : Step(16): len = 10972.7, overlap = 12.7813
PHY-3002 : Step(17): len = 10841.3, overlap = 15.4688
PHY-3002 : Step(18): len = 10912.4, overlap = 15.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.04971e-05
PHY-3002 : Step(19): len = 10894.7, overlap = 13.4063
PHY-3002 : Step(20): len = 10875.8, overlap = 11.1563
PHY-3002 : Step(21): len = 10322.2, overlap = 13.4063
PHY-3002 : Step(22): len = 10298, overlap = 13.4063
PHY-3002 : Step(23): len = 10207.8, overlap = 13.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000120994
PHY-3002 : Step(24): len = 10286.1, overlap = 13.4063
PHY-3002 : Step(25): len = 10290.5, overlap = 11.1563
PHY-3002 : Step(26): len = 10284.2, overlap = 11.1563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000241989
PHY-3002 : Step(27): len = 10222.8, overlap = 13.4063
PHY-3002 : Step(28): len = 10195.3, overlap = 13.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012577s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (124.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000601735
PHY-3002 : Step(29): len = 10682, overlap = 18.75
PHY-3002 : Step(30): len = 10726, overlap = 15.6875
PHY-3002 : Step(31): len = 10626.7, overlap = 15.4063
PHY-3002 : Step(32): len = 10729.7, overlap = 14.2188
PHY-3002 : Step(33): len = 10774.3, overlap = 13.7813
PHY-3002 : Step(34): len = 10473.5, overlap = 5.75
PHY-3002 : Step(35): len = 10480.2, overlap = 4.5
PHY-3002 : Step(36): len = 10345.9, overlap = 4.75
PHY-3002 : Step(37): len = 10334.4, overlap = 4.75
PHY-3002 : Step(38): len = 10027.6, overlap = 9.6875
PHY-3002 : Step(39): len = 9924, overlap = 9.5625
PHY-3002 : Step(40): len = 9886.2, overlap = 9.875
PHY-3002 : Step(41): len = 9457.2, overlap = 10.6875
PHY-3002 : Step(42): len = 9495.6, overlap = 11.9063
PHY-3002 : Step(43): len = 9546.2, overlap = 12.7813
PHY-3002 : Step(44): len = 9341.4, overlap = 14.5313
PHY-3002 : Step(45): len = 9326.5, overlap = 14.9688
PHY-3002 : Step(46): len = 9344.1, overlap = 12.7188
PHY-3002 : Step(47): len = 9294.1, overlap = 14.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.80527e-05
PHY-3002 : Step(48): len = 9601.2, overlap = 31.8438
PHY-3002 : Step(49): len = 9649.9, overlap = 31.1563
PHY-3002 : Step(50): len = 10305.5, overlap = 20.4063
PHY-3002 : Step(51): len = 10403.7, overlap = 18
PHY-3002 : Step(52): len = 10291.5, overlap = 17.4375
PHY-3002 : Step(53): len = 10328.8, overlap = 18.2188
PHY-3002 : Step(54): len = 10348.4, overlap = 19.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.61054e-05
PHY-3002 : Step(55): len = 10478.3, overlap = 18.7188
PHY-3002 : Step(56): len = 10478.3, overlap = 18.7188
PHY-3002 : Step(57): len = 10401.1, overlap = 16.0625
PHY-3002 : Step(58): len = 10401.1, overlap = 16.0625
PHY-3002 : Step(59): len = 10419.1, overlap = 15.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.22108e-05
PHY-3002 : Step(60): len = 10623.8, overlap = 13.5938
PHY-3002 : Step(61): len = 10623.8, overlap = 13.5938
PHY-3002 : Step(62): len = 10549.9, overlap = 13.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 32.09 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 16040, over cnt = 21(0%), over = 34, worst = 3
PHY-1002 : len = 16152, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 16448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039647s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (275.9%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.132613s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (141.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1500, tnet num: 445, tinst num: 378, tnode num: 1668, tedge num: 2248.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.355503s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (105.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.521008s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (114.0%)

OPT-1001 : End physical optimization;  0.530122s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (112.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 123 LUT to BLE ...
SYN-4008 : Packed 123 LUT and 38 SEQ to BLE.
SYN-4003 : Packing 7 remaining SEQ's ...
SYN-4005 : Packed 7 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 123/335 primitive instances ...
PHY-3001 : End packing;  0.030494s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 279 instances
RUN-1001 : 146 mslices, 81 lslices, 44 pads, 2 brams, 1 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 54 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 277 instances, 227 slices, 28 macros(160 instances: 146 mslices 14 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 11232.2, Over = 13.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103596
PHY-3002 : Step(63): len = 11092, overlap = 15.25
PHY-3002 : Step(64): len = 11071.8, overlap = 15
PHY-3002 : Step(65): len = 11110.1, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000207191
PHY-3002 : Step(66): len = 11149.2, overlap = 16
PHY-3002 : Step(67): len = 11136.4, overlap = 15.5
PHY-3002 : Step(68): len = 11132.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000414383
PHY-3002 : Step(69): len = 11231.4, overlap = 14.75
PHY-3002 : Step(70): len = 11247.2, overlap = 14.75
PHY-3002 : Step(71): len = 11285.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058392s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (133.8%)

PHY-3001 : Trial Legalized: Len = 13366.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(72): len = 12143.3, overlap = 1.5
PHY-3002 : Step(73): len = 12048.8, overlap = 2
PHY-3002 : Step(74): len = 11910.7, overlap = 3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009238s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (169.1%)

PHY-3001 : Legalized: Len = 12560.2, Over = 0
PHY-3001 : End spreading;  0.003956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12560.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 19416, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 19424, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 19424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 19456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044321s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (211.5%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 2.63, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.157161s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (129.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1391, tnet num: 417, tinst num: 277, tnode num: 1516, tedge num: 2124.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.391003s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.593374s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (108.0%)

OPT-1001 : End physical optimization;  0.603863s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (121.6%)

RUN-1003 : finish command "place" in  4.098782s wall, 5.453125s user + 1.578125s system = 7.031250s CPU (171.5%)

RUN-1004 : used memory is 272 MB, reserved memory is 259 MB, peak memory is 277 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      443   out of  19600    2.26%
#reg                       50   out of  19600    0.26%
#le                       443
  #lut only               393   out of    443   88.71%
  #reg only                 0   out of    443    0.00%
  #lut&reg                 50   out of    443   11.29%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |443   |283    |160    |50     |2      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 279 instances
RUN-1001 : 146 mslices, 81 lslices, 44 pads, 2 brams, 1 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 303 nets have 2 pins
RUN-1001 : 54 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 19416, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 19424, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 19456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041242s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (265.2%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 2.63, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.164749s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (151.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.070598s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (110.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 5232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 57% nets.
PHY-1002 : len = 30312, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.495894s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (122.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 30312, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 30312
PHY-1001 : End DR Iter 1; 0.007179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.296391s wall, 8.171875s user + 0.250000s system = 8.421875s CPU (101.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  8.627101s wall, 8.562500s user + 0.281250s system = 8.843750s CPU (102.5%)

RUN-1004 : used memory is 368 MB, reserved memory is 359 MB, peak memory is 775 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      443   out of  19600    2.26%
#reg                       50   out of  19600    0.26%
#le                       443
  #lut only               393   out of    443   88.71%
  #reg only                 0   out of    443    0.00%
  #lut&reg                 50   out of    443   11.29%
#dsp                        1   out of     29    3.45%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |443   |283    |160    |50     |2      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       258   
    #2         2        26   
    #3         3        16   
    #4         4        12   
    #5        5-10      51   
    #6       11-50      8    
  Average     2.41           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 279
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 419, pip num: 2714
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 509 valid insts, and 10154 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000" in  2.557039s wall, 10.921875s user + 0.109375s system = 11.031250s CPU (431.4%)

RUN-1004 : used memory is 365 MB, reserved memory is 357 MB, peak memory is 775 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.362948s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (102.0%)

RUN-1004 : used memory is 502 MB, reserved memory is 495 MB, peak memory is 775 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.233992s wall, 0.453125s user + 0.187500s system = 0.640625s CPU (8.9%)

RUN-1004 : used memory is 531 MB, reserved memory is 525 MB, peak memory is 775 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.942978s wall, 1.937500s user + 0.265625s system = 2.203125s CPU (24.6%)

RUN-1004 : used memory is 393 MB, reserved memory is 381 MB, peak memory is 775 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-8007 ERROR: syntax error near '.' in pic_disp_rom.v(117)
HDL-8007 ERROR: 'vga_clk' is not declared in pic_disp_rom.v(96)
HDL-8007 ERROR: 'rst_n' is not declared in pic_disp_rom.v(96)
HDL-8007 ERROR: 'rst_n' is not declared in pic_disp_rom.v(98)
HDL-8007 ERROR: ignore module module due to previous errors in pic_disp_rom.v(23)
HDL-1007 : Verilog file 'pic_disp_rom.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-8007 ERROR: 'vga_clk' is not declared in pic_disp_rom.v(96)
HDL-8007 ERROR: 'rst_n' is not declared in pic_disp_rom.v(96)
HDL-8007 ERROR: 'rst_n' is not declared in pic_disp_rom.v(98)
HDL-8007 ERROR: ignore module module due to previous errors in pic_disp_rom.v(23)
HDL-1007 : Verilog file 'pic_disp_rom.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 845/260 useful/useless nets, 457/86 useful/useless insts
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 566/1 useful/useless nets, 286/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              157
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    97
  #FADD                     0
  #DFF                     29
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   5
#MACRO_MUX                 73

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |128    |29     |42     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |1      |3      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 587/12 useful/useless nets, 319/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 872/5 useful/useless nets, 655/5 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1860.70 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1860.73 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1860.79 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1860.86 sec
SYN-3001 : Mapper mapped 11 instances into 11 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               467
  #lut4                   114
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             332

Utilization Statistics
#lut                      467   out of  19600    2.38%
#reg                       29   out of  19600    0.15%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |135    |332    |29     |2      |0      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |11     |24     |1      |2      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 19 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (31 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 360 instances
RUN-1001 : 123 luts, 29 seqs, 143 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 314 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 123 luts, 29 seqs, 157 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90918.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 358.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(75): len = 59393.9, overlap = 2.25
PHY-3002 : Step(76): len = 55101.8, overlap = 4.5
PHY-3002 : Step(77): len = 40301, overlap = 2.25
PHY-3002 : Step(78): len = 32617.8, overlap = 4.5
PHY-3002 : Step(79): len = 23786.3, overlap = 4.5
PHY-3002 : Step(80): len = 22106.7, overlap = 6.75
PHY-3002 : Step(81): len = 19009.5, overlap = 5.75
PHY-3002 : Step(82): len = 17644.5, overlap = 5
PHY-3002 : Step(83): len = 15588.5, overlap = 2.5
PHY-3002 : Step(84): len = 12771.2, overlap = 4.5
PHY-3002 : Step(85): len = 12613.9, overlap = 5.25
PHY-3002 : Step(86): len = 10748.6, overlap = 6.875
PHY-3002 : Step(87): len = 10658.1, overlap = 8.6875
PHY-3002 : Step(88): len = 10035.2, overlap = 12.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26038e-05
PHY-3002 : Step(89): len = 10064.8, overlap = 12.0625
PHY-3002 : Step(90): len = 9992.9, overlap = 12.5
PHY-3002 : Step(91): len = 10224.1, overlap = 15.2813
PHY-3002 : Step(92): len = 9912.9, overlap = 10.9688
PHY-3002 : Step(93): len = 9714.7, overlap = 11.4063
PHY-3002 : Step(94): len = 8817.2, overlap = 16.5938
PHY-3002 : Step(95): len = 8759.9, overlap = 16.1563
PHY-3002 : Step(96): len = 8759.9, overlap = 16.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145208
PHY-3002 : Step(97): len = 8825.8, overlap = 13.9063
PHY-3002 : Step(98): len = 8827.3, overlap = 13.9063
PHY-3002 : Step(99): len = 8825.8, overlap = 13.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290415
PHY-3002 : Step(100): len = 8725.9, overlap = 13.4688
PHY-3002 : Step(101): len = 8711.5, overlap = 13.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555021
PHY-3002 : Step(102): len = 9389.5, overlap = 13.3438
PHY-3002 : Step(103): len = 9428.7, overlap = 11.9688
PHY-3002 : Step(104): len = 9120.9, overlap = 9.625
PHY-3002 : Step(105): len = 9183.5, overlap = 9.625
PHY-3002 : Step(106): len = 9292.1, overlap = 14.8125
PHY-3002 : Step(107): len = 9268.5, overlap = 15.6563
PHY-3002 : Step(108): len = 8672.4, overlap = 15.4688
PHY-3002 : Step(109): len = 8688.8, overlap = 13.0938
PHY-3002 : Step(110): len = 8366.4, overlap = 17.125
PHY-3002 : Step(111): len = 8069.4, overlap = 18.6563
PHY-3002 : Step(112): len = 7938.9, overlap = 15.2188
PHY-3002 : Step(113): len = 8020.9, overlap = 13.3125
PHY-3002 : Step(114): len = 7993.7, overlap = 20.5938
PHY-3002 : Step(115): len = 7890.6, overlap = 21
PHY-3002 : Step(116): len = 7549.9, overlap = 14.8438
PHY-3002 : Step(117): len = 7554, overlap = 14.4063
PHY-3002 : Step(118): len = 7543.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111004
PHY-3002 : Step(119): len = 7473.3, overlap = 14.5
PHY-3002 : Step(120): len = 7450.2, overlap = 15.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00222009
PHY-3002 : Step(121): len = 7437.4, overlap = 14.1563
PHY-3002 : Step(122): len = 7429.4, overlap = 14.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.63551e-06
PHY-3002 : Step(123): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(124): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(125): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(126): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(127): len = 7746, overlap = 26.0625
PHY-3002 : Step(128): len = 7746, overlap = 26.0625
PHY-3002 : Step(129): len = 7721.1, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7271e-05
PHY-3002 : Step(130): len = 8109.4, overlap = 27.625
PHY-3002 : Step(131): len = 8109.4, overlap = 27.625
PHY-3002 : Step(132): len = 8027.3, overlap = 27.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.45421e-05
PHY-3002 : Step(133): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(134): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(135): len = 8304.7, overlap = 26.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.90841e-05
PHY-3002 : Step(136): len = 8538, overlap = 21.6563
PHY-3002 : Step(137): len = 8614, overlap = 19.8438
PHY-3002 : Step(138): len = 8614, overlap = 19.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138168
PHY-3002 : Step(139): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(140): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(141): len = 8897.3, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000276336
PHY-3002 : Step(142): len = 9043, overlap = 14.8438
PHY-3002 : Step(143): len = 9057.9, overlap = 15.9688
PHY-3002 : Step(144): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(145): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(146): len = 9093.8, overlap = 12.875
PHY-3002 : Step(147): len = 9093.8, overlap = 12.875
PHY-3002 : Step(148): len = 9121.3, overlap = 11.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 30.03 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14112, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 14256, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 14232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024431s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (255.8%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.088914s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (123.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1390, tnet num: 417, tinst num: 358, tnode num: 1492, tedge num: 2067.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.206348s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (113.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.314354s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (114.3%)

OPT-1001 : End physical optimization;  0.319861s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (151.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 123 LUT to BLE ...
SYN-4008 : Packed 123 LUT and 28 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 124/332 primitive instances ...
PHY-3001 : End packing;  0.015857s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 273 instances, 224 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 9175.6, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66006e-05
PHY-3002 : Step(149): len = 8784.7, overlap = 14.5
PHY-3002 : Step(150): len = 8752, overlap = 15
PHY-3002 : Step(151): len = 8667.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173201
PHY-3002 : Step(152): len = 8930.8, overlap = 12.5
PHY-3002 : Step(153): len = 8930.8, overlap = 12.5
PHY-3002 : Step(154): len = 8946.4, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000346402
PHY-3002 : Step(155): len = 9059.8, overlap = 12.75
PHY-3002 : Step(156): len = 9129.1, overlap = 12
PHY-3002 : Step(157): len = 9185.5, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026330s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.7%)

PHY-3001 : Trial Legalized: Len = 11362.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(158): len = 10180.3, overlap = 2
PHY-3002 : Step(159): len = 10113.4, overlap = 3.25
PHY-3002 : Step(160): len = 10018, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005542s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10738.6, Over = 0
PHY-3001 : End spreading;  0.002588s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10738.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024224s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (322.5%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097646s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (144.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1305, tnet num: 389, tinst num: 273, tnode num: 1378, tedge num: 1965.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.224043s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (111.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.346169s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (117.4%)

OPT-1001 : End physical optimization;  0.351493s wall, 0.343750s user + 0.062500s system = 0.406250s CPU (115.6%)

RUN-1003 : finish command "place" in  2.798213s wall, 4.140625s user + 1.375000s system = 5.515625s CPU (197.1%)

RUN-1004 : used memory is 389 MB, reserved memory is 390 MB, peak memory is 775 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025524s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.4%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.095837s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046417s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 25144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.295440s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (126.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25160
PHY-1001 : End DR Iter 1; 0.005553s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.488503s wall, 1.406250s user + 0.171875s system = 1.578125s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.684337s wall, 1.593750s user + 0.187500s system = 1.781250s CPU (105.8%)

RUN-1004 : used memory is 383 MB, reserved memory is 378 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       241   
    #2         2        16   
    #3         3        15   
    #4         4        11   
    #5        5-10      52   
    #6       11-50      8    
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 391, pip num: 2470
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 467 valid insts, and 9625 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000" in  1.394644s wall, 5.734375s user + 0.078125s system = 5.812500s CPU (416.8%)

RUN-1004 : used memory is 385 MB, reserved memory is 382 MB, peak memory is 794 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.345298s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 517 MB, reserved memory is 520 MB, peak memory is 794 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.423325s wall, 0.718750s user + 0.234375s system = 0.953125s CPU (12.8%)

RUN-1004 : used memory is 546 MB, reserved memory is 551 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.147681s wall, 2.218750s user + 0.265625s system = 2.484375s CPU (27.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 406 MB, peak memory is 794 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 12 for port 'lcd_xpos' in top.v(55)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 12 for port 'lcd_ypos' in top.v(56)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 845/226 useful/useless nets, 457/86 useful/useless insts
SYN-1015 : Optimize round 1, 248 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 566/1 useful/useless nets, 286/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              157
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    97
  #FADD                     0
  #DFF                     29
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   5
#MACRO_MUX                 73

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |128    |29     |42     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |1      |3      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 587/12 useful/useless nets, 319/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 872/5 useful/useless nets, 655/5 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2863.62 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2863.66 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 2863.71 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2863.79 sec
SYN-3001 : Mapper mapped 11 instances into 11 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               467
  #lut4                   114
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             332

Utilization Statistics
#lut                      467   out of  19600    2.38%
#reg                       29   out of  19600    0.15%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |135    |332    |29     |2      |0      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |11     |24     |1      |2      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 19 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (31 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 360 instances
RUN-1001 : 123 luts, 29 seqs, 143 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 314 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 123 luts, 29 seqs, 157 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90918.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 358.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(161): len = 59393.9, overlap = 2.25
PHY-3002 : Step(162): len = 55101.8, overlap = 4.5
PHY-3002 : Step(163): len = 40301, overlap = 2.25
PHY-3002 : Step(164): len = 32617.8, overlap = 4.5
PHY-3002 : Step(165): len = 23786.3, overlap = 4.5
PHY-3002 : Step(166): len = 22106.7, overlap = 6.75
PHY-3002 : Step(167): len = 19009.5, overlap = 5.75
PHY-3002 : Step(168): len = 17644.5, overlap = 5
PHY-3002 : Step(169): len = 15588.5, overlap = 2.5
PHY-3002 : Step(170): len = 12771.2, overlap = 4.5
PHY-3002 : Step(171): len = 12613.9, overlap = 5.25
PHY-3002 : Step(172): len = 10748.6, overlap = 6.875
PHY-3002 : Step(173): len = 10658.1, overlap = 8.6875
PHY-3002 : Step(174): len = 10035.2, overlap = 12.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26038e-05
PHY-3002 : Step(175): len = 10064.8, overlap = 12.0625
PHY-3002 : Step(176): len = 9992.9, overlap = 12.5
PHY-3002 : Step(177): len = 10224.1, overlap = 15.2813
PHY-3002 : Step(178): len = 9912.9, overlap = 10.9688
PHY-3002 : Step(179): len = 9714.7, overlap = 11.4063
PHY-3002 : Step(180): len = 8817.2, overlap = 16.5938
PHY-3002 : Step(181): len = 8759.9, overlap = 16.1563
PHY-3002 : Step(182): len = 8759.9, overlap = 16.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145208
PHY-3002 : Step(183): len = 8825.8, overlap = 13.9063
PHY-3002 : Step(184): len = 8827.3, overlap = 13.9063
PHY-3002 : Step(185): len = 8825.8, overlap = 13.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290415
PHY-3002 : Step(186): len = 8725.9, overlap = 13.4688
PHY-3002 : Step(187): len = 8711.5, overlap = 13.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555021
PHY-3002 : Step(188): len = 9389.5, overlap = 13.3438
PHY-3002 : Step(189): len = 9428.7, overlap = 11.9688
PHY-3002 : Step(190): len = 9120.9, overlap = 9.625
PHY-3002 : Step(191): len = 9183.5, overlap = 9.625
PHY-3002 : Step(192): len = 9292.1, overlap = 14.8125
PHY-3002 : Step(193): len = 9268.5, overlap = 15.6563
PHY-3002 : Step(194): len = 8672.4, overlap = 15.4688
PHY-3002 : Step(195): len = 8688.8, overlap = 13.0938
PHY-3002 : Step(196): len = 8366.4, overlap = 17.125
PHY-3002 : Step(197): len = 8069.4, overlap = 18.6563
PHY-3002 : Step(198): len = 7938.9, overlap = 15.2188
PHY-3002 : Step(199): len = 8020.9, overlap = 13.3125
PHY-3002 : Step(200): len = 7993.7, overlap = 20.5938
PHY-3002 : Step(201): len = 7890.6, overlap = 21
PHY-3002 : Step(202): len = 7549.9, overlap = 14.8438
PHY-3002 : Step(203): len = 7554, overlap = 14.4063
PHY-3002 : Step(204): len = 7543.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111004
PHY-3002 : Step(205): len = 7473.3, overlap = 14.5
PHY-3002 : Step(206): len = 7450.2, overlap = 15.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00222009
PHY-3002 : Step(207): len = 7437.4, overlap = 14.1563
PHY-3002 : Step(208): len = 7429.4, overlap = 14.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.63551e-06
PHY-3002 : Step(209): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(210): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(211): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(212): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(213): len = 7746, overlap = 26.0625
PHY-3002 : Step(214): len = 7746, overlap = 26.0625
PHY-3002 : Step(215): len = 7721.1, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7271e-05
PHY-3002 : Step(216): len = 8109.4, overlap = 27.625
PHY-3002 : Step(217): len = 8109.4, overlap = 27.625
PHY-3002 : Step(218): len = 8027.3, overlap = 27.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.45421e-05
PHY-3002 : Step(219): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(220): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(221): len = 8304.7, overlap = 26.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.90841e-05
PHY-3002 : Step(222): len = 8538, overlap = 21.6563
PHY-3002 : Step(223): len = 8614, overlap = 19.8438
PHY-3002 : Step(224): len = 8614, overlap = 19.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138168
PHY-3002 : Step(225): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(226): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(227): len = 8897.3, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000276336
PHY-3002 : Step(228): len = 9043, overlap = 14.8438
PHY-3002 : Step(229): len = 9057.9, overlap = 15.9688
PHY-3002 : Step(230): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(231): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(232): len = 9093.8, overlap = 12.875
PHY-3002 : Step(233): len = 9093.8, overlap = 12.875
PHY-3002 : Step(234): len = 9121.3, overlap = 11.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 30.03 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14112, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 14256, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 14232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024710s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.5%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.089940s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1390, tnet num: 417, tinst num: 358, tnode num: 1492, tedge num: 2067.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.220502s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.331116s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.1%)

OPT-1001 : End physical optimization;  0.336184s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 123 LUT to BLE ...
SYN-4008 : Packed 123 LUT and 28 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 124/332 primitive instances ...
PHY-3001 : End packing;  0.017220s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 273 instances, 224 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 9175.6, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66006e-05
PHY-3002 : Step(235): len = 8784.7, overlap = 14.5
PHY-3002 : Step(236): len = 8752, overlap = 15
PHY-3002 : Step(237): len = 8667.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173201
PHY-3002 : Step(238): len = 8930.8, overlap = 12.5
PHY-3002 : Step(239): len = 8930.8, overlap = 12.5
PHY-3002 : Step(240): len = 8946.4, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000346402
PHY-3002 : Step(241): len = 9059.8, overlap = 12.75
PHY-3002 : Step(242): len = 9129.1, overlap = 12
PHY-3002 : Step(243): len = 9185.5, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025755s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (182.0%)

PHY-3001 : Trial Legalized: Len = 11362.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 10180.3, overlap = 2
PHY-3002 : Step(245): len = 10113.4, overlap = 3.25
PHY-3002 : Step(246): len = 10018, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005532s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (282.5%)

PHY-3001 : Legalized: Len = 10738.6, Over = 0
PHY-3001 : End spreading;  0.002584s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10738.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024763s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (189.3%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096893s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (129.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1305, tnet num: 389, tinst num: 273, tnode num: 1378, tedge num: 1965.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.214033s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.333244s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (107.8%)

OPT-1001 : End physical optimization;  0.338775s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (106.1%)

RUN-1003 : finish command "place" in  2.763064s wall, 3.531250s user + 1.343750s system = 4.875000s CPU (176.4%)

RUN-1004 : used memory is 400 MB, reserved memory is 402 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025581s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (183.2%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.094449s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047076s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (132.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 25144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.290561s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (123.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25160
PHY-1001 : End DR Iter 1; 0.005484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.447191s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (105.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.637936s wall, 1.640625s user + 0.125000s system = 1.765625s CPU (107.8%)

RUN-1004 : used memory is 398 MB, reserved memory is 394 MB, peak memory is 801 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       241   
    #2         2        16   
    #3         3        15   
    #4         4        11   
    #5        5-10      52   
    #6       11-50      8    
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 391, pip num: 2470
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 467 valid insts, and 9625 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000" in  1.395172s wall, 5.531250s user + 0.046875s system = 5.578125s CPU (399.8%)

RUN-1004 : used memory is 406 MB, reserved memory is 406 MB, peak memory is 801 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 12 for port 'lcd_xpos' in top.v(55)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 12 for port 'lcd_ypos' in top.v(56)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 845/226 useful/useless nets, 457/86 useful/useless insts
SYN-1015 : Optimize round 1, 248 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 566/1 useful/useless nets, 286/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              157
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    97
  #FADD                     0
  #DFF                     29
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   5
#MACRO_MUX                 73

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |128    |29     |42     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |1      |3      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 587/12 useful/useless nets, 319/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 872/5 useful/useless nets, 655/5 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3034.62 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3034.68 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 3034.77 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3034.89 sec
SYN-3001 : Mapper mapped 11 instances into 11 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               467
  #lut4                   114
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             332

Utilization Statistics
#lut                      467   out of  19600    2.38%
#reg                       29   out of  19600    0.15%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |135    |332    |29     |2      |0      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |11     |24     |1      |2      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.237359s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (116.2%)

RUN-1004 : used memory is 404 MB, reserved memory is 403 MB, peak memory is 801 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 19 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (31 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 360 instances
RUN-1001 : 123 luts, 29 seqs, 143 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 314 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 123 luts, 29 seqs, 157 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90918.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 358.
PHY-3001 : End clustering;  0.000045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(247): len = 59393.9, overlap = 2.25
PHY-3002 : Step(248): len = 55101.8, overlap = 4.5
PHY-3002 : Step(249): len = 40301, overlap = 2.25
PHY-3002 : Step(250): len = 32617.8, overlap = 4.5
PHY-3002 : Step(251): len = 23786.3, overlap = 4.5
PHY-3002 : Step(252): len = 22106.7, overlap = 6.75
PHY-3002 : Step(253): len = 19009.5, overlap = 5.75
PHY-3002 : Step(254): len = 17644.5, overlap = 5
PHY-3002 : Step(255): len = 15588.5, overlap = 2.5
PHY-3002 : Step(256): len = 12771.2, overlap = 4.5
PHY-3002 : Step(257): len = 12613.9, overlap = 5.25
PHY-3002 : Step(258): len = 10748.6, overlap = 6.875
PHY-3002 : Step(259): len = 10658.1, overlap = 8.6875
PHY-3002 : Step(260): len = 10035.2, overlap = 12.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26038e-05
PHY-3002 : Step(261): len = 10064.8, overlap = 12.0625
PHY-3002 : Step(262): len = 9992.9, overlap = 12.5
PHY-3002 : Step(263): len = 10224.1, overlap = 15.2813
PHY-3002 : Step(264): len = 9912.9, overlap = 10.9688
PHY-3002 : Step(265): len = 9714.7, overlap = 11.4063
PHY-3002 : Step(266): len = 8817.2, overlap = 16.5938
PHY-3002 : Step(267): len = 8759.9, overlap = 16.1563
PHY-3002 : Step(268): len = 8759.9, overlap = 16.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145208
PHY-3002 : Step(269): len = 8825.8, overlap = 13.9063
PHY-3002 : Step(270): len = 8827.3, overlap = 13.9063
PHY-3002 : Step(271): len = 8825.8, overlap = 13.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290415
PHY-3002 : Step(272): len = 8725.9, overlap = 13.4688
PHY-3002 : Step(273): len = 8711.5, overlap = 13.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010388s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (150.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555021
PHY-3002 : Step(274): len = 9389.5, overlap = 13.3438
PHY-3002 : Step(275): len = 9428.7, overlap = 11.9688
PHY-3002 : Step(276): len = 9120.9, overlap = 9.625
PHY-3002 : Step(277): len = 9183.5, overlap = 9.625
PHY-3002 : Step(278): len = 9292.1, overlap = 14.8125
PHY-3002 : Step(279): len = 9268.5, overlap = 15.6563
PHY-3002 : Step(280): len = 8672.4, overlap = 15.4688
PHY-3002 : Step(281): len = 8688.8, overlap = 13.0938
PHY-3002 : Step(282): len = 8366.4, overlap = 17.125
PHY-3002 : Step(283): len = 8069.4, overlap = 18.6563
PHY-3002 : Step(284): len = 7938.9, overlap = 15.2188
PHY-3002 : Step(285): len = 8020.9, overlap = 13.3125
PHY-3002 : Step(286): len = 7993.7, overlap = 20.5938
PHY-3002 : Step(287): len = 7890.6, overlap = 21
PHY-3002 : Step(288): len = 7549.9, overlap = 14.8438
PHY-3002 : Step(289): len = 7554, overlap = 14.4063
PHY-3002 : Step(290): len = 7543.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111004
PHY-3002 : Step(291): len = 7473.3, overlap = 14.5
PHY-3002 : Step(292): len = 7450.2, overlap = 15.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00222009
PHY-3002 : Step(293): len = 7437.4, overlap = 14.1563
PHY-3002 : Step(294): len = 7429.4, overlap = 14.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.63551e-06
PHY-3002 : Step(295): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(296): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(297): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(298): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(299): len = 7746, overlap = 26.0625
PHY-3002 : Step(300): len = 7746, overlap = 26.0625
PHY-3002 : Step(301): len = 7721.1, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7271e-05
PHY-3002 : Step(302): len = 8109.4, overlap = 27.625
PHY-3002 : Step(303): len = 8109.4, overlap = 27.625
PHY-3002 : Step(304): len = 8027.3, overlap = 27.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.45421e-05
PHY-3002 : Step(305): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(306): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(307): len = 8304.7, overlap = 26.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.90841e-05
PHY-3002 : Step(308): len = 8538, overlap = 21.6563
PHY-3002 : Step(309): len = 8614, overlap = 19.8438
PHY-3002 : Step(310): len = 8614, overlap = 19.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138168
PHY-3002 : Step(311): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(312): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(313): len = 8897.3, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000276336
PHY-3002 : Step(314): len = 9043, overlap = 14.8438
PHY-3002 : Step(315): len = 9057.9, overlap = 15.9688
PHY-3002 : Step(316): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(317): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(318): len = 9093.8, overlap = 12.875
PHY-3002 : Step(319): len = 9093.8, overlap = 12.875
PHY-3002 : Step(320): len = 9121.3, overlap = 11.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 30.03 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14112, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 14256, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 14232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037518s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (166.6%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.136684s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1390, tnet num: 417, tinst num: 358, tnode num: 1492, tedge num: 2067.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.378289s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.544920s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (103.2%)

OPT-1001 : End physical optimization;  0.553527s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 123 LUT to BLE ...
SYN-4008 : Packed 123 LUT and 28 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 124/332 primitive instances ...
PHY-3001 : End packing;  0.027554s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 273 instances, 224 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 9175.6, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66006e-05
PHY-3002 : Step(321): len = 8784.7, overlap = 14.5
PHY-3002 : Step(322): len = 8752, overlap = 15
PHY-3002 : Step(323): len = 8667.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173201
PHY-3002 : Step(324): len = 8930.8, overlap = 12.5
PHY-3002 : Step(325): len = 8930.8, overlap = 12.5
PHY-3002 : Step(326): len = 8946.4, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000346402
PHY-3002 : Step(327): len = 9059.8, overlap = 12.75
PHY-3002 : Step(328): len = 9129.1, overlap = 12
PHY-3002 : Step(329): len = 9185.5, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042955s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (109.1%)

PHY-3001 : Trial Legalized: Len = 11362.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(330): len = 10180.3, overlap = 2
PHY-3002 : Step(331): len = 10113.4, overlap = 3.25
PHY-3002 : Step(332): len = 10018, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010480s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.1%)

PHY-3001 : Legalized: Len = 10738.6, Over = 0
PHY-3001 : End spreading;  0.004068s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10738.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038415s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (162.7%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.177550s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1305, tnet num: 389, tinst num: 273, tnode num: 1378, tedge num: 1965.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.440581s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (106.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.655389s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (102.5%)

OPT-1001 : End physical optimization;  0.664188s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (101.2%)

RUN-1003 : finish command "place" in  4.859723s wall, 6.500000s user + 2.000000s system = 8.500000s CPU (174.9%)

RUN-1004 : used memory is 410 MB, reserved memory is 408 MB, peak memory is 801 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040277s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (194.0%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.163457s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (114.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.069983s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 25144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.487723s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (105.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25160
PHY-1001 : End DR Iter 1; 0.007924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (197.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.465798s wall, 2.296875s user + 0.234375s system = 2.531250s CPU (102.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.799056s wall, 2.687500s user + 0.234375s system = 2.921875s CPU (104.4%)

RUN-1004 : used memory is 410 MB, reserved memory is 405 MB, peak memory is 811 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       241   
    #2         2        16   
    #3         3        15   
    #4         4        11   
    #5        5-10      52   
    #6       11-50      8    
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 391, pip num: 2470
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 467 valid insts, and 9625 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000" in  2.419404s wall, 10.000000s user + 0.125000s system = 10.125000s CPU (418.5%)

RUN-1004 : used memory is 417 MB, reserved memory is 416 MB, peak memory is 811 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-1012 : SanityCheck: Model "muddr"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1011 : Flatten model muddr
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 845/230 useful/useless nets, 457/86 useful/useless insts
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1032 : 566/1 useful/useless nets, 286/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              157
  #and                      6
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    97
  #FADD                     0
  #DFF                     29
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   5
#MACRO_MUX                 73

Report Hierarchy Area:
+-------------------------------------------------------+
|Instance         |Module       |gates  |seq    |macros |
+-------------------------------------------------------+
|top              |top          |128    |29     |42     |
|  pll_inst       |clk_vga      |0      |0      |1      |
|  u_cam_vga_out  |Driver       |9      |24     |15     |
|  u_lcd_display  |lcd_display  |104    |4      |23     |
|  u_pic_disp_rom |pic_disp_rom |2      |1      |3      |
+-------------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 587/12 useful/useless nets, 319/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 2 macro adder
SYN-1032 : 872/5 useful/useless nets, 655/5 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3199.96 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3200.00 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3200.06 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=2, #lut = 11 (2.00), #lev = 1 (0.85)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3200.14 sec
SYN-3001 : Mapper mapped 11 instances into 11 LUTs, name keeping = 100%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               467
  #lut4                   114
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             332

Utilization Statistics
#lut                      467   out of  19600    2.38%
#reg                       29   out of  19600    0.15%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance         |Module       |lut    |ripple |seq    |bram   |dsp    |
+-----------------------------------------------------------------------+
|top              |top          |135    |332    |29     |2      |0      |
|  pll_inst       |clk_vga      |0      |0      |0      |0      |0      |
|  u_cam_vga_out  |Driver       |72     |174    |24     |0      |0      |
|  u_lcd_display  |lcd_display  |51     |134    |4      |0      |0      |
|  u_pic_disp_rom |pic_disp_rom |11     |24     |1      |2      |0      |
+-----------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "pic_disp_rom" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 24 adder to BLE ...
SYN-4008 : Packed 24 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model pic_disp_rom
SYN-1016 : Merged 19 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (31 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 360 instances
RUN-1001 : 123 luts, 29 seqs, 143 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 419 nets
RUN-1001 : 314 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 358 instances, 123 luts, 29 seqs, 157 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 90918.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 358.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(333): len = 59393.9, overlap = 2.25
PHY-3002 : Step(334): len = 55101.8, overlap = 4.5
PHY-3002 : Step(335): len = 40301, overlap = 2.25
PHY-3002 : Step(336): len = 32617.8, overlap = 4.5
PHY-3002 : Step(337): len = 23786.3, overlap = 4.5
PHY-3002 : Step(338): len = 22106.7, overlap = 6.75
PHY-3002 : Step(339): len = 19009.5, overlap = 5.75
PHY-3002 : Step(340): len = 17644.5, overlap = 5
PHY-3002 : Step(341): len = 15588.5, overlap = 2.5
PHY-3002 : Step(342): len = 12771.2, overlap = 4.5
PHY-3002 : Step(343): len = 12613.9, overlap = 5.25
PHY-3002 : Step(344): len = 10748.6, overlap = 6.875
PHY-3002 : Step(345): len = 10658.1, overlap = 8.6875
PHY-3002 : Step(346): len = 10035.2, overlap = 12.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.26038e-05
PHY-3002 : Step(347): len = 10064.8, overlap = 12.0625
PHY-3002 : Step(348): len = 9992.9, overlap = 12.5
PHY-3002 : Step(349): len = 10224.1, overlap = 15.2813
PHY-3002 : Step(350): len = 9912.9, overlap = 10.9688
PHY-3002 : Step(351): len = 9714.7, overlap = 11.4063
PHY-3002 : Step(352): len = 8817.2, overlap = 16.5938
PHY-3002 : Step(353): len = 8759.9, overlap = 16.1563
PHY-3002 : Step(354): len = 8759.9, overlap = 16.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000145208
PHY-3002 : Step(355): len = 8825.8, overlap = 13.9063
PHY-3002 : Step(356): len = 8827.3, overlap = 13.9063
PHY-3002 : Step(357): len = 8825.8, overlap = 13.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290415
PHY-3002 : Step(358): len = 8725.9, overlap = 13.4688
PHY-3002 : Step(359): len = 8711.5, overlap = 13.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005927s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (263.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000555021
PHY-3002 : Step(360): len = 9389.5, overlap = 13.3438
PHY-3002 : Step(361): len = 9428.7, overlap = 11.9688
PHY-3002 : Step(362): len = 9120.9, overlap = 9.625
PHY-3002 : Step(363): len = 9183.5, overlap = 9.625
PHY-3002 : Step(364): len = 9292.1, overlap = 14.8125
PHY-3002 : Step(365): len = 9268.5, overlap = 15.6563
PHY-3002 : Step(366): len = 8672.4, overlap = 15.4688
PHY-3002 : Step(367): len = 8688.8, overlap = 13.0938
PHY-3002 : Step(368): len = 8366.4, overlap = 17.125
PHY-3002 : Step(369): len = 8069.4, overlap = 18.6563
PHY-3002 : Step(370): len = 7938.9, overlap = 15.2188
PHY-3002 : Step(371): len = 8020.9, overlap = 13.3125
PHY-3002 : Step(372): len = 7993.7, overlap = 20.5938
PHY-3002 : Step(373): len = 7890.6, overlap = 21
PHY-3002 : Step(374): len = 7549.9, overlap = 14.8438
PHY-3002 : Step(375): len = 7554, overlap = 14.4063
PHY-3002 : Step(376): len = 7543.3, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00111004
PHY-3002 : Step(377): len = 7473.3, overlap = 14.5
PHY-3002 : Step(378): len = 7450.2, overlap = 15.0313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00222009
PHY-3002 : Step(379): len = 7437.4, overlap = 14.1563
PHY-3002 : Step(380): len = 7429.4, overlap = 14.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.63551e-06
PHY-3002 : Step(381): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(382): len = 7884.5, overlap = 28.1875
PHY-3002 : Step(383): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(384): len = 7740.3, overlap = 25.9688
PHY-3002 : Step(385): len = 7746, overlap = 26.0625
PHY-3002 : Step(386): len = 7746, overlap = 26.0625
PHY-3002 : Step(387): len = 7721.1, overlap = 29.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.7271e-05
PHY-3002 : Step(388): len = 8109.4, overlap = 27.625
PHY-3002 : Step(389): len = 8109.4, overlap = 27.625
PHY-3002 : Step(390): len = 8027.3, overlap = 27.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.45421e-05
PHY-3002 : Step(391): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(392): len = 8319.3, overlap = 26.4063
PHY-3002 : Step(393): len = 8304.7, overlap = 26.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.90841e-05
PHY-3002 : Step(394): len = 8538, overlap = 21.6563
PHY-3002 : Step(395): len = 8614, overlap = 19.8438
PHY-3002 : Step(396): len = 8614, overlap = 19.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000138168
PHY-3002 : Step(397): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(398): len = 8889.6, overlap = 15.8438
PHY-3002 : Step(399): len = 8897.3, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000276336
PHY-3002 : Step(400): len = 9043, overlap = 14.8438
PHY-3002 : Step(401): len = 9057.9, overlap = 15.9688
PHY-3002 : Step(402): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(403): len = 9214.2, overlap = 15.4688
PHY-3002 : Step(404): len = 9093.8, overlap = 12.875
PHY-3002 : Step(405): len = 9093.8, overlap = 12.875
PHY-3002 : Step(406): len = 9121.3, overlap = 11.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 30.03 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14112, over cnt = 16(0%), over = 23, worst = 3
PHY-1002 : len = 14256, over cnt = 10(0%), over = 14, worst = 3
PHY-1002 : len = 14232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025723s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (182.2%)

PHY-1001 : Congestion index: top1 = 11.25, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.091298s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (119.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1390, tnet num: 417, tinst num: 358, tnode num: 1492, tedge num: 2067.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.229085s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.338381s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.6%)

OPT-1001 : End physical optimization;  0.344862s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (104.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 123 LUT to BLE ...
SYN-4008 : Packed 123 LUT and 28 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 124/332 primitive instances ...
PHY-3001 : End packing;  0.015839s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (197.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 273 instances, 224 slices, 27 macros(157 instances: 143 mslices 14 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 9175.6, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66006e-05
PHY-3002 : Step(407): len = 8784.7, overlap = 14.5
PHY-3002 : Step(408): len = 8752, overlap = 15
PHY-3002 : Step(409): len = 8667.6, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173201
PHY-3002 : Step(410): len = 8930.8, overlap = 12.5
PHY-3002 : Step(411): len = 8930.8, overlap = 12.5
PHY-3002 : Step(412): len = 8946.4, overlap = 12.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000346402
PHY-3002 : Step(413): len = 9059.8, overlap = 12.75
PHY-3002 : Step(414): len = 9129.1, overlap = 12
PHY-3002 : Step(415): len = 9185.5, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025999s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (120.2%)

PHY-3001 : Trial Legalized: Len = 11362.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(416): len = 10180.3, overlap = 2
PHY-3002 : Step(417): len = 10113.4, overlap = 3.25
PHY-3002 : Step(418): len = 10018, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005740s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10738.6, Over = 0
PHY-3001 : End spreading;  0.002498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10738.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025444s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.2%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.101309s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (138.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1305, tnet num: 389, tinst num: 273, tnode num: 1378, tedge num: 1965.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.217097s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (93.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.340352s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (105.6%)

OPT-1001 : End physical optimization;  0.346090s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.8%)

RUN-1003 : finish command "place" in  2.833591s wall, 3.765625s user + 1.046875s system = 4.812500s CPU (169.8%)

RUN-1004 : used memory is 415 MB, reserved memory is 415 MB, peak memory is 811 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 275 instances
RUN-1001 : 143 mslices, 81 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 391 nets
RUN-1001 : 286 nets have 2 pins
RUN-1001 : 42 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 17384, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 17416, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 17424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026369s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (177.8%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.099410s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (110.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047510s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 25144, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.300232s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (145.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 25160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 25160
PHY-1001 : End DR Iter 1; 0.005753s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.539173s wall, 1.546875s user + 0.140625s system = 1.687500s CPU (109.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.745612s wall, 1.796875s user + 0.140625s system = 1.937500s CPU (111.0%)

RUN-1004 : used memory is 421 MB, reserved memory is 422 MB, peak memory is 813 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      437   out of  19600    2.23%
#reg                       29   out of  19600    0.15%
#le                       438
  #lut only               409   out of    438   93.38%
  #reg only                 1   out of    438    0.23%
  #lut&reg                 28   out of    438    6.39%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |438   |280    |157    |29     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       241   
    #2         2        16   
    #3         3        15   
    #4         4        11   
    #5        5-10      52   
    #6       11-50      8    
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 275
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 391, pip num: 2470
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 467 valid insts, and 9625 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:111001110000000000000000" in  1.462478s wall, 5.750000s user + 0.046875s system = 5.796875s CPU (396.4%)

RUN-1004 : used memory is 417 MB, reserved memory is 414 MB, peak memory is 813 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.344493s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 537 MB, reserved memory is 541 MB, peak memory is 813 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.367077s wall, 0.640625s user + 0.187500s system = 0.828125s CPU (11.2%)

RUN-1004 : used memory is 566 MB, reserved memory is 572 MB, peak memory is 813 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.095921s wall, 2.156250s user + 0.203125s system = 2.359375s CPU (25.9%)

RUN-1004 : used memory is 443 MB, reserved memory is 441 MB, peak memory is 813 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: net 'W_rom_data[9]' does not have a driver in pic_disp_rom.v(47)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[9]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[8]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[7]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[6]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[5]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[4]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[3]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[2]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[1]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[0]" in pic_disp_rom.v(29)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module pic_disp_rom in pic_disp_rom.v(23)
HDL-1007 : elaborate module muddr in al_ip/muddr.v(14)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=10,INPUT_WIDTH_B=10,OUTPUT_WIDTH=20,INPUTREGA="DISABLE",INPUTREGB="DISABLE",OUTPUTREG="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(214)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: net 'W_rom_data[9]' does not have a driver in pic_disp_rom.v(47)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "pic_disp_rom"
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[9]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[8]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[7]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[6]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[5]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[4]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[3]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[2]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[1]" in pic_disp_rom.v(29)
SYN-8105 ERROR: Multi-driven net: model "pic_disp_rom" / net "O_data[0]" in pic_disp_rom.v(29)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file pic_disp_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 10 for port 'addra' in top.v(87)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-5007 WARNING: net 'I_pos_x' does not have a driver in top.v(87)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-5013 WARNING: Undriven net: model "top" / net "I_pos_x" in top.v(87)
SYN-5014 WARNING: the net's pin: pin "addra[0]" in al_ip/waveram.v(50)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 802/4 useful/useless nets, 615/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3954.46 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 3954.50 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3954.55 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   103
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93133.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(419): len = 56838.3, overlap = 2.25
PHY-3002 : Step(420): len = 51911.6, overlap = 2.25
PHY-3002 : Step(421): len = 32413.9, overlap = 2.25
PHY-3002 : Step(422): len = 26739.6, overlap = 2.25
PHY-3002 : Step(423): len = 20315.6, overlap = 0
PHY-3002 : Step(424): len = 18460.7, overlap = 2.25
PHY-3002 : Step(425): len = 15367.3, overlap = 2.25
PHY-3002 : Step(426): len = 13870.9, overlap = 2.25
PHY-3002 : Step(427): len = 11301.4, overlap = 4
PHY-3002 : Step(428): len = 10809, overlap = 6.9375
PHY-3002 : Step(429): len = 9606.1, overlap = 10.2188
PHY-3002 : Step(430): len = 8631.5, overlap = 9.34375
PHY-3002 : Step(431): len = 8463.6, overlap = 8.65625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000283693
PHY-3002 : Step(432): len = 8705.3, overlap = 8.65625
PHY-3002 : Step(433): len = 8659.2, overlap = 6.40625
PHY-3002 : Step(434): len = 8646.6, overlap = 5.96875
PHY-3002 : Step(435): len = 8415.4, overlap = 5.0625
PHY-3002 : Step(436): len = 8004.2, overlap = 7.125
PHY-3002 : Step(437): len = 7945.8, overlap = 7.125
PHY-3002 : Step(438): len = 7852.5, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000567385
PHY-3002 : Step(439): len = 8024.1, overlap = 4.75
PHY-3002 : Step(440): len = 8014.1, overlap = 4.75
PHY-3002 : Step(441): len = 7966.5, overlap = 4.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00113477
PHY-3002 : Step(442): len = 7974.2, overlap = 4.6875
PHY-3002 : Step(443): len = 7974.5, overlap = 4.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005402s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (289.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155519
PHY-3002 : Step(444): len = 8161, overlap = 19.2813
PHY-3002 : Step(445): len = 8205.6, overlap = 19.6563
PHY-3002 : Step(446): len = 8240.4, overlap = 19.75
PHY-3002 : Step(447): len = 8269.7, overlap = 14
PHY-3002 : Step(448): len = 7803, overlap = 16.6875
PHY-3002 : Step(449): len = 7789.8, overlap = 16.75
PHY-3002 : Step(450): len = 7762.6, overlap = 23
PHY-3002 : Step(451): len = 7812.9, overlap = 22.75
PHY-3002 : Step(452): len = 7656.4, overlap = 19.6875
PHY-3002 : Step(453): len = 7494.1, overlap = 17.375
PHY-3002 : Step(454): len = 7428.4, overlap = 15.5313
PHY-3002 : Step(455): len = 7446.7, overlap = 13.2813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000311037
PHY-3002 : Step(456): len = 7170.4, overlap = 10.5313
PHY-3002 : Step(457): len = 7174.9, overlap = 8.46875
PHY-3002 : Step(458): len = 7172.9, overlap = 8.46875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000622075
PHY-3002 : Step(459): len = 7115.3, overlap = 10.5
PHY-3002 : Step(460): len = 7091.5, overlap = 10.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.09696e-05
PHY-3002 : Step(461): len = 7367.3, overlap = 24.4063
PHY-3002 : Step(462): len = 7384.6, overlap = 24.4063
PHY-3002 : Step(463): len = 7460.5, overlap = 23.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.19391e-05
PHY-3002 : Step(464): len = 7787.2, overlap = 23.375
PHY-3002 : Step(465): len = 7787.2, overlap = 23.375
PHY-3002 : Step(466): len = 7748.4, overlap = 23.375
PHY-3002 : Step(467): len = 7748.4, overlap = 23.375
PHY-3002 : Step(468): len = 7791.2, overlap = 20.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.38783e-05
PHY-3002 : Step(469): len = 8086.5, overlap = 17.9063
PHY-3002 : Step(470): len = 8086.5, overlap = 17.9063
PHY-3002 : Step(471): len = 8021.5, overlap = 15.25
PHY-3002 : Step(472): len = 8021.5, overlap = 15.25
PHY-3002 : Step(473): len = 8071.6, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.77565e-05
PHY-3002 : Step(474): len = 8319.2, overlap = 16.0938
PHY-3002 : Step(475): len = 8347.8, overlap = 16.125
PHY-3002 : Step(476): len = 8387.5, overlap = 16.0313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000175513
PHY-3002 : Step(477): len = 8506, overlap = 15.7813
PHY-3002 : Step(478): len = 8506, overlap = 15.7813
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000351026
PHY-3002 : Step(479): len = 8572.8, overlap = 16.0313
PHY-3002 : Step(480): len = 8586.5, overlap = 17.5313
PHY-3002 : Step(481): len = 8643.9, overlap = 17.5313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000702052
PHY-3002 : Step(482): len = 8727.7, overlap = 16.4063
PHY-3002 : Step(483): len = 8734.3, overlap = 16.4063
PHY-3002 : Step(484): len = 8742.8, overlap = 16.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0014041
PHY-3002 : Step(485): len = 8784.8, overlap = 16.2188
PHY-3002 : Step(486): len = 8789.5, overlap = 16.2813
PHY-3002 : Step(487): len = 8847, overlap = 15.5938
PHY-3002 : Step(488): len = 8854.6, overlap = 15.5938
PHY-3002 : Step(489): len = 8879.1, overlap = 15.4063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.00 peak overflow 2.13
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12384, over cnt = 9(0%), over = 14, worst = 2
PHY-1002 : len = 12512, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 12512, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 12496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028002s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.6%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.093130s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (117.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1289, tnet num: 393, tinst num: 333, tnode num: 1384, tedge num: 1905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202465s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (108.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.312453s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (115.0%)

OPT-1001 : End physical optimization;  0.317086s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (113.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 112/307 primitive instances ...
PHY-3001 : End packing;  0.014277s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 255 instances
RUN-1001 : 131 mslices, 74 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 253 instances, 205 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8862, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249551
PHY-3002 : Step(490): len = 8637.5, overlap = 15
PHY-3002 : Step(491): len = 8553.1, overlap = 14.75
PHY-3002 : Step(492): len = 8520.2, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000499102
PHY-3002 : Step(493): len = 8658.3, overlap = 15
PHY-3002 : Step(494): len = 8658.3, overlap = 15
PHY-3002 : Step(495): len = 8654.6, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000998204
PHY-3002 : Step(496): len = 8714.6, overlap = 15
PHY-3002 : Step(497): len = 8727.5, overlap = 16
PHY-3002 : Step(498): len = 8739.5, overlap = 16
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035113s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (133.5%)

PHY-3001 : Trial Legalized: Len = 10676
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(499): len = 9744.5, overlap = 3
PHY-3002 : Step(500): len = 9730.6, overlap = 3.25
PHY-3002 : Step(501): len = 9596.1, overlap = 3.5
PHY-3002 : Step(502): len = 9521.4, overlap = 3.25
PHY-3002 : Step(503): len = 9498.8, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10078, Over = 0
PHY-3001 : End spreading;  0.002395s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (652.3%)

PHY-3001 : Final: Len = 10078, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14816, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 14824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024019s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.1%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096934s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1208, tnet num: 366, tinst num: 253, tnode num: 1276, tedge num: 1808.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.221795s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.338647s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.5%)

OPT-1001 : End physical optimization;  0.343602s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.0%)

RUN-1003 : finish command "place" in  2.777989s wall, 3.828125s user + 1.078125s system = 4.906250s CPU (176.6%)

RUN-1004 : used memory is 430 MB, reserved memory is 435 MB, peak memory is 813 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       402
  #lut only               374   out of    402   93.03%
  #reg only                 0   out of    402    0.00%
  #lut&reg                 28   out of    402    6.97%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |402   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 255 instances
RUN-1001 : 131 mslices, 74 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14816, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 14824, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 14824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024080s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (129.8%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.092875s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045025s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21176, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.257985s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (163.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21176, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21176
PHY-1001 : End DR Iter 1; 0.005048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.449412s wall, 1.453125s user + 0.140625s system = 1.593750s CPU (110.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.639940s wall, 1.640625s user + 0.156250s system = 1.796875s CPU (109.6%)

RUN-1004 : used memory is 419 MB, reserved memory is 418 MB, peak memory is 822 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       402
  #lut only               374   out of    402   93.03%
  #reg only                 0   out of    402    0.00%
  #lut&reg                 28   out of    402    6.97%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |402   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        17   
    #4         4        11   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.43           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 255
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2208
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 439 valid insts, and 8758 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.554921s wall, 5.562500s user + 0.015625s system = 5.578125s CPU (358.7%)

RUN-1004 : used memory is 441 MB, reserved memory is 447 MB, peak memory is 822 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 802/4 useful/useless nets, 616/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4118.14 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4118.17 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4118.23 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   103
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93643.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(504): len = 59134.6, overlap = 4.5
PHY-3002 : Step(505): len = 53623.2, overlap = 4.5
PHY-3002 : Step(506): len = 38132.5, overlap = 2.25
PHY-3002 : Step(507): len = 35186.6, overlap = 2.25
PHY-3002 : Step(508): len = 23934.7, overlap = 2.25
PHY-3002 : Step(509): len = 21047.3, overlap = 2.25
PHY-3002 : Step(510): len = 18987.2, overlap = 4.75
PHY-3002 : Step(511): len = 16478.6, overlap = 4.5
PHY-3002 : Step(512): len = 14342.9, overlap = 4.5
PHY-3002 : Step(513): len = 13170.5, overlap = 3
PHY-3002 : Step(514): len = 12194.4, overlap = 4.5
PHY-3002 : Step(515): len = 10423.2, overlap = 9.59375
PHY-3002 : Step(516): len = 10075.2, overlap = 10.2813
PHY-3002 : Step(517): len = 9439.2, overlap = 12.6563
PHY-3002 : Step(518): len = 8435.1, overlap = 12.4063
PHY-3002 : Step(519): len = 8386.9, overlap = 12.4063
PHY-3002 : Step(520): len = 8288, overlap = 11.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65023e-05
PHY-3002 : Step(521): len = 8353.4, overlap = 11.9688
PHY-3002 : Step(522): len = 8308.6, overlap = 9.71875
PHY-3002 : Step(523): len = 8272.2, overlap = 9.28125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668568
PHY-3002 : Step(524): len = 8689, overlap = 16.9063
PHY-3002 : Step(525): len = 8690.3, overlap = 14.8125
PHY-3002 : Step(526): len = 8718.6, overlap = 14.8125
PHY-3002 : Step(527): len = 8410.2, overlap = 8.84375
PHY-3002 : Step(528): len = 8431.7, overlap = 8.90625
PHY-3002 : Step(529): len = 8340.5, overlap = 9
PHY-3002 : Step(530): len = 8333.4, overlap = 8.8125
PHY-3002 : Step(531): len = 8278.4, overlap = 10
PHY-3002 : Step(532): len = 7830.7, overlap = 8.0625
PHY-3002 : Step(533): len = 7763.1, overlap = 9.75
PHY-3002 : Step(534): len = 7790.3, overlap = 9.8125
PHY-3002 : Step(535): len = 7706, overlap = 9.375
PHY-3002 : Step(536): len = 7629.3, overlap = 7.5625
PHY-3002 : Step(537): len = 7643.7, overlap = 7.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00133714
PHY-3002 : Step(538): len = 7401.5, overlap = 11.0313
PHY-3002 : Step(539): len = 7403.4, overlap = 11
PHY-3002 : Step(540): len = 7369.6, overlap = 10.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267427
PHY-3002 : Step(541): len = 7338.9, overlap = 11.2813
PHY-3002 : Step(542): len = 7291, overlap = 11.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.81378e-06
PHY-3002 : Step(543): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(544): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(545): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(546): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(547): len = 7389.9, overlap = 27.875
PHY-3002 : Step(548): len = 7389.9, overlap = 27.875
PHY-3002 : Step(549): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(550): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(551): len = 7193.6, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56276e-05
PHY-3002 : Step(552): len = 7402, overlap = 27.0625
PHY-3002 : Step(553): len = 7437.8, overlap = 26.875
PHY-3002 : Step(554): len = 7490.3, overlap = 26.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.12551e-05
PHY-3002 : Step(555): len = 7598.6, overlap = 26.1563
PHY-3002 : Step(556): len = 7625.4, overlap = 25.2188
PHY-3002 : Step(557): len = 7674.9, overlap = 25.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25102e-05
PHY-3002 : Step(558): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(559): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(560): len = 7822.7, overlap = 17.625
PHY-3002 : Step(561): len = 7822.7, overlap = 17.625
PHY-3002 : Step(562): len = 7865, overlap = 17.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.72 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10496, over cnt = 30(0%), over = 38, worst = 3
PHY-1002 : len = 10552, over cnt = 24(0%), over = 32, worst = 3
PHY-1002 : len = 10696, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 10720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032213s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.0%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096471s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.207237s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (105.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.320495s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (102.4%)

OPT-1001 : End physical optimization;  0.325558s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (139.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.014248s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (219.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7858, Over = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41272e-05
PHY-3002 : Step(563): len = 7501.7, overlap = 16.75
PHY-3002 : Step(564): len = 7478.4, overlap = 16.75
PHY-3002 : Step(565): len = 7430.5, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82543e-05
PHY-3002 : Step(566): len = 7561.7, overlap = 16.75
PHY-3002 : Step(567): len = 7581.8, overlap = 16.5
PHY-3002 : Step(568): len = 7581.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.65087e-05
PHY-3002 : Step(569): len = 7846.8, overlap = 16.5
PHY-3002 : Step(570): len = 7877, overlap = 16.5
PHY-3002 : Step(571): len = 7926, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029074s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.5%)

PHY-3001 : Trial Legalized: Len = 9878
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(572): len = 8821.5, overlap = 2.5
PHY-3002 : Step(573): len = 8808.1, overlap = 2.75
PHY-3002 : Step(574): len = 8777.4, overlap = 3
PHY-3002 : Step(575): len = 8640.5, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005694s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9278, Over = 0
PHY-3001 : End spreading;  0.002558s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9278, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026446s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (236.3%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.099772s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (125.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.211816s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.332435s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (108.1%)

OPT-1001 : End physical optimization;  0.337406s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (129.7%)

RUN-1003 : finish command "place" in  2.394318s wall, 2.968750s user + 1.078125s system = 4.046875s CPU (169.0%)

RUN-1004 : used memory is 430 MB, reserved memory is 429 MB, peak memory is 822 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026144s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (298.8%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.094473s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (148.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046429s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20616
PHY-1001 : End Routed; 0.245727s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (152.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.371945s wall, 1.343750s user + 0.156250s system = 1.500000s CPU (109.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.562088s wall, 1.593750s user + 0.156250s system = 1.750000s CPU (112.0%)

RUN-1004 : used memory is 419 MB, reserved memory is 417 MB, peak memory is 822 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        16   
    #4         4        12   
    #5        5-10      50   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2217
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 403 valid insts, and 8826 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.373554s wall, 4.921875s user + 0.046875s system = 4.968750s CPU (361.7%)

RUN-1004 : used memory is 444 MB, reserved memory is 446 MB, peak memory is 822 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.343761s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.0%)

RUN-1004 : used memory is 545 MB, reserved memory is 549 MB, peak memory is 822 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.420898s wall, 0.578125s user + 0.281250s system = 0.859375s CPU (11.6%)

RUN-1004 : used memory is 574 MB, reserved memory is 578 MB, peak memory is 822 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.151478s wall, 2.031250s user + 0.328125s system = 2.359375s CPU (25.8%)

RUN-1004 : used memory is 454 MB, reserved memory is 452 MB, peak memory is 822 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 802/4 useful/useless nets, 616/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4245.95 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4246.01 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 4246.10 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   103
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.050389s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (110.1%)

RUN-1004 : used memory is 444 MB, reserved memory is 444 MB, peak memory is 822 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93643.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(576): len = 59134.6, overlap = 4.5
PHY-3002 : Step(577): len = 53623.2, overlap = 4.5
PHY-3002 : Step(578): len = 38132.5, overlap = 2.25
PHY-3002 : Step(579): len = 35186.6, overlap = 2.25
PHY-3002 : Step(580): len = 23934.7, overlap = 2.25
PHY-3002 : Step(581): len = 21047.3, overlap = 2.25
PHY-3002 : Step(582): len = 18987.2, overlap = 4.75
PHY-3002 : Step(583): len = 16478.6, overlap = 4.5
PHY-3002 : Step(584): len = 14342.9, overlap = 4.5
PHY-3002 : Step(585): len = 13170.5, overlap = 3
PHY-3002 : Step(586): len = 12194.4, overlap = 4.5
PHY-3002 : Step(587): len = 10423.2, overlap = 9.59375
PHY-3002 : Step(588): len = 10075.2, overlap = 10.2813
PHY-3002 : Step(589): len = 9439.2, overlap = 12.6563
PHY-3002 : Step(590): len = 8435.1, overlap = 12.4063
PHY-3002 : Step(591): len = 8386.9, overlap = 12.4063
PHY-3002 : Step(592): len = 8288, overlap = 11.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65023e-05
PHY-3002 : Step(593): len = 8353.4, overlap = 11.9688
PHY-3002 : Step(594): len = 8308.6, overlap = 9.71875
PHY-3002 : Step(595): len = 8272.2, overlap = 9.28125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012330s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668568
PHY-3002 : Step(596): len = 8689, overlap = 16.9063
PHY-3002 : Step(597): len = 8690.3, overlap = 14.8125
PHY-3002 : Step(598): len = 8718.6, overlap = 14.8125
PHY-3002 : Step(599): len = 8410.2, overlap = 8.84375
PHY-3002 : Step(600): len = 8431.7, overlap = 8.90625
PHY-3002 : Step(601): len = 8340.5, overlap = 9
PHY-3002 : Step(602): len = 8333.4, overlap = 8.8125
PHY-3002 : Step(603): len = 8278.4, overlap = 10
PHY-3002 : Step(604): len = 7830.7, overlap = 8.0625
PHY-3002 : Step(605): len = 7763.1, overlap = 9.75
PHY-3002 : Step(606): len = 7790.3, overlap = 9.8125
PHY-3002 : Step(607): len = 7706, overlap = 9.375
PHY-3002 : Step(608): len = 7629.3, overlap = 7.5625
PHY-3002 : Step(609): len = 7643.7, overlap = 7.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00133714
PHY-3002 : Step(610): len = 7401.5, overlap = 11.0313
PHY-3002 : Step(611): len = 7403.4, overlap = 11
PHY-3002 : Step(612): len = 7369.6, overlap = 10.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267427
PHY-3002 : Step(613): len = 7338.9, overlap = 11.2813
PHY-3002 : Step(614): len = 7291, overlap = 11.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.81378e-06
PHY-3002 : Step(615): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(616): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(617): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(618): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(619): len = 7389.9, overlap = 27.875
PHY-3002 : Step(620): len = 7389.9, overlap = 27.875
PHY-3002 : Step(621): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(622): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(623): len = 7193.6, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56276e-05
PHY-3002 : Step(624): len = 7402, overlap = 27.0625
PHY-3002 : Step(625): len = 7437.8, overlap = 26.875
PHY-3002 : Step(626): len = 7490.3, overlap = 26.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.12551e-05
PHY-3002 : Step(627): len = 7598.6, overlap = 26.1563
PHY-3002 : Step(628): len = 7625.4, overlap = 25.2188
PHY-3002 : Step(629): len = 7674.9, overlap = 25.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25102e-05
PHY-3002 : Step(630): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(631): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(632): len = 7822.7, overlap = 17.625
PHY-3002 : Step(633): len = 7822.7, overlap = 17.625
PHY-3002 : Step(634): len = 7865, overlap = 17.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.72 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10496, over cnt = 30(0%), over = 38, worst = 3
PHY-1002 : len = 10552, over cnt = 24(0%), over = 32, worst = 3
PHY-1002 : len = 10696, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 10720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049326s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (126.7%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.153614s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (122.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.353170s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.534767s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (108.1%)

OPT-1001 : End physical optimization;  0.543669s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (106.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.024051s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (129.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7858, Over = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41272e-05
PHY-3002 : Step(635): len = 7501.7, overlap = 16.75
PHY-3002 : Step(636): len = 7478.4, overlap = 16.75
PHY-3002 : Step(637): len = 7430.5, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82543e-05
PHY-3002 : Step(638): len = 7561.7, overlap = 16.75
PHY-3002 : Step(639): len = 7581.8, overlap = 16.5
PHY-3002 : Step(640): len = 7581.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.65087e-05
PHY-3002 : Step(641): len = 7846.8, overlap = 16.5
PHY-3002 : Step(642): len = 7877, overlap = 16.5
PHY-3002 : Step(643): len = 7926, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047876s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (195.8%)

PHY-3001 : Trial Legalized: Len = 9878
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(644): len = 8821.5, overlap = 2.5
PHY-3002 : Step(645): len = 8808.1, overlap = 2.75
PHY-3002 : Step(646): len = 8777.4, overlap = 3
PHY-3002 : Step(647): len = 8640.5, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009611s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9278, Over = 0
PHY-3001 : End spreading;  0.004061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9278, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041441s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (377.0%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.156745s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (179.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.351561s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (106.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.545492s wall, 0.640625s user + 0.046875s system = 0.687500s CPU (126.0%)

OPT-1001 : End physical optimization;  0.554626s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (129.6%)

RUN-1003 : finish command "place" in  4.028457s wall, 5.187500s user + 1.593750s system = 6.781250s CPU (168.3%)

RUN-1004 : used memory is 452 MB, reserved memory is 452 MB, peak memory is 822 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042385s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.6%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.150939s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.069273s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20616
PHY-1001 : End Routed; 0.390514s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (168.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.301114s wall, 2.375000s user + 0.234375s system = 2.609375s CPU (113.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.615104s wall, 2.687500s user + 0.234375s system = 2.921875s CPU (111.7%)

RUN-1004 : used memory is 443 MB, reserved memory is 440 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        16   
    #4         4        12   
    #5        5-10      50   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2217
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 403 valid insts, and 8828 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  2.378914s wall, 8.265625s user + 0.078125s system = 8.343750s CPU (350.7%)

RUN-1004 : used memory is 468 MB, reserved memory is 471 MB, peak memory is 845 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  2.316179s wall, 2.281250s user + 0.062500s system = 2.343750s CPU (101.2%)

RUN-1004 : used memory is 549 MB, reserved memory is 554 MB, peak memory is 845 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.418900s wall, 0.703125s user + 0.375000s system = 1.078125s CPU (14.5%)

RUN-1004 : used memory is 578 MB, reserved memory is 583 MB, peak memory is 845 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  10.182130s wall, 3.203125s user + 0.453125s system = 3.656250s CPU (35.9%)

RUN-1004 : used memory is 456 MB, reserved memory is 454 MB, peak memory is 845 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 802/4 useful/useless nets, 616/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4655.81 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4655.85 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4655.90 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   103
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93643.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(648): len = 59134.6, overlap = 4.5
PHY-3002 : Step(649): len = 53623.2, overlap = 4.5
PHY-3002 : Step(650): len = 38132.5, overlap = 2.25
PHY-3002 : Step(651): len = 35186.6, overlap = 2.25
PHY-3002 : Step(652): len = 23934.7, overlap = 2.25
PHY-3002 : Step(653): len = 21047.3, overlap = 2.25
PHY-3002 : Step(654): len = 18987.2, overlap = 4.75
PHY-3002 : Step(655): len = 16478.6, overlap = 4.5
PHY-3002 : Step(656): len = 14342.9, overlap = 4.5
PHY-3002 : Step(657): len = 13170.5, overlap = 3
PHY-3002 : Step(658): len = 12194.4, overlap = 4.5
PHY-3002 : Step(659): len = 10423.2, overlap = 9.59375
PHY-3002 : Step(660): len = 10075.2, overlap = 10.2813
PHY-3002 : Step(661): len = 9439.2, overlap = 12.6563
PHY-3002 : Step(662): len = 8435.1, overlap = 12.4063
PHY-3002 : Step(663): len = 8386.9, overlap = 12.4063
PHY-3002 : Step(664): len = 8288, overlap = 11.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65023e-05
PHY-3002 : Step(665): len = 8353.4, overlap = 11.9688
PHY-3002 : Step(666): len = 8308.6, overlap = 9.71875
PHY-3002 : Step(667): len = 8272.2, overlap = 9.28125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007416s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668568
PHY-3002 : Step(668): len = 8689, overlap = 16.9063
PHY-3002 : Step(669): len = 8690.3, overlap = 14.8125
PHY-3002 : Step(670): len = 8718.6, overlap = 14.8125
PHY-3002 : Step(671): len = 8410.2, overlap = 8.84375
PHY-3002 : Step(672): len = 8431.7, overlap = 8.90625
PHY-3002 : Step(673): len = 8340.5, overlap = 9
PHY-3002 : Step(674): len = 8333.4, overlap = 8.8125
PHY-3002 : Step(675): len = 8278.4, overlap = 10
PHY-3002 : Step(676): len = 7830.7, overlap = 8.0625
PHY-3002 : Step(677): len = 7763.1, overlap = 9.75
PHY-3002 : Step(678): len = 7790.3, overlap = 9.8125
PHY-3002 : Step(679): len = 7706, overlap = 9.375
PHY-3002 : Step(680): len = 7629.3, overlap = 7.5625
PHY-3002 : Step(681): len = 7643.7, overlap = 7.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00133714
PHY-3002 : Step(682): len = 7401.5, overlap = 11.0313
PHY-3002 : Step(683): len = 7403.4, overlap = 11
PHY-3002 : Step(684): len = 7369.6, overlap = 10.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267427
PHY-3002 : Step(685): len = 7338.9, overlap = 11.2813
PHY-3002 : Step(686): len = 7291, overlap = 11.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.81378e-06
PHY-3002 : Step(687): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(688): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(689): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(690): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(691): len = 7389.9, overlap = 27.875
PHY-3002 : Step(692): len = 7389.9, overlap = 27.875
PHY-3002 : Step(693): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(694): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(695): len = 7193.6, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56276e-05
PHY-3002 : Step(696): len = 7402, overlap = 27.0625
PHY-3002 : Step(697): len = 7437.8, overlap = 26.875
PHY-3002 : Step(698): len = 7490.3, overlap = 26.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.12551e-05
PHY-3002 : Step(699): len = 7598.6, overlap = 26.1563
PHY-3002 : Step(700): len = 7625.4, overlap = 25.2188
PHY-3002 : Step(701): len = 7674.9, overlap = 25.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25102e-05
PHY-3002 : Step(702): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(703): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(704): len = 7822.7, overlap = 17.625
PHY-3002 : Step(705): len = 7822.7, overlap = 17.625
PHY-3002 : Step(706): len = 7865, overlap = 17.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.72 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10496, over cnt = 30(0%), over = 38, worst = 3
PHY-1002 : len = 10552, over cnt = 24(0%), over = 32, worst = 3
PHY-1002 : len = 10696, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 10720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033312s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (281.4%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097257s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (144.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.204577s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.318880s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (112.7%)

OPT-1001 : End physical optimization;  0.323799s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (115.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.014790s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7858, Over = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41272e-05
PHY-3002 : Step(707): len = 7501.7, overlap = 16.75
PHY-3002 : Step(708): len = 7478.4, overlap = 16.75
PHY-3002 : Step(709): len = 7430.5, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82543e-05
PHY-3002 : Step(710): len = 7561.7, overlap = 16.75
PHY-3002 : Step(711): len = 7581.8, overlap = 16.5
PHY-3002 : Step(712): len = 7581.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.65087e-05
PHY-3002 : Step(713): len = 7846.8, overlap = 16.5
PHY-3002 : Step(714): len = 7877, overlap = 16.5
PHY-3002 : Step(715): len = 7926, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028848s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (216.7%)

PHY-3001 : Trial Legalized: Len = 9878
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(716): len = 8821.5, overlap = 2.5
PHY-3002 : Step(717): len = 8808.1, overlap = 2.75
PHY-3002 : Step(718): len = 8777.4, overlap = 3
PHY-3002 : Step(719): len = 8640.5, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9278, Over = 0
PHY-3001 : End spreading;  0.002451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9278, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025886s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.4%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096908s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.224623s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.345176s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.6%)

OPT-1001 : End physical optimization;  0.350010s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.2%)

RUN-1003 : finish command "place" in  2.421499s wall, 3.234375s user + 1.062500s system = 4.296875s CPU (177.4%)

RUN-1004 : used memory is 468 MB, reserved memory is 479 MB, peak memory is 845 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026828s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (116.5%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.094811s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (98.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045214s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20616
PHY-1001 : End Routed; 0.244771s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (197.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.370639s wall, 1.500000s user + 0.109375s system = 1.609375s CPU (117.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.569642s wall, 1.718750s user + 0.125000s system = 1.843750s CPU (117.5%)

RUN-1004 : used memory is 452 MB, reserved memory is 452 MB, peak memory is 856 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        16   
    #4         4        12   
    #5        5-10      50   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2217
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 403 valid insts, and 8828 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.395056s wall, 4.703125s user + 0.062500s system = 4.765625s CPU (341.6%)

RUN-1004 : used memory is 473 MB, reserved memory is 477 MB, peak memory is 856 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.446879s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (98.3%)

RUN-1004 : used memory is 553 MB, reserved memory is 559 MB, peak memory is 856 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.237148s wall, 0.500000s user + 0.218750s system = 0.718750s CPU (9.9%)

RUN-1004 : used memory is 582 MB, reserved memory is 589 MB, peak memory is 856 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.059560s wall, 2.031250s user + 0.265625s system = 2.296875s CPU (25.4%)

RUN-1004 : used memory is 523 MB, reserved memory is 529 MB, peak memory is 856 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 802/4 useful/useless nets, 616/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 4791.30 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4791.36 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 4791.44 sec
SYN-3001 : Mapper mapped 117 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   103
  #lut5                    21
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.000679s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (109.3%)

RUN-1004 : used memory is 506 MB, reserved memory is 511 MB, peak memory is 856 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 93643.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000060s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(720): len = 59134.6, overlap = 4.5
PHY-3002 : Step(721): len = 53623.2, overlap = 4.5
PHY-3002 : Step(722): len = 38132.5, overlap = 2.25
PHY-3002 : Step(723): len = 35186.6, overlap = 2.25
PHY-3002 : Step(724): len = 23934.7, overlap = 2.25
PHY-3002 : Step(725): len = 21047.3, overlap = 2.25
PHY-3002 : Step(726): len = 18987.2, overlap = 4.75
PHY-3002 : Step(727): len = 16478.6, overlap = 4.5
PHY-3002 : Step(728): len = 14342.9, overlap = 4.5
PHY-3002 : Step(729): len = 13170.5, overlap = 3
PHY-3002 : Step(730): len = 12194.4, overlap = 4.5
PHY-3002 : Step(731): len = 10423.2, overlap = 9.59375
PHY-3002 : Step(732): len = 10075.2, overlap = 10.2813
PHY-3002 : Step(733): len = 9439.2, overlap = 12.6563
PHY-3002 : Step(734): len = 8435.1, overlap = 12.4063
PHY-3002 : Step(735): len = 8386.9, overlap = 12.4063
PHY-3002 : Step(736): len = 8288, overlap = 11.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.65023e-05
PHY-3002 : Step(737): len = 8353.4, overlap = 11.9688
PHY-3002 : Step(738): len = 8308.6, overlap = 9.71875
PHY-3002 : Step(739): len = 8272.2, overlap = 9.28125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012153s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000668568
PHY-3002 : Step(740): len = 8689, overlap = 16.9063
PHY-3002 : Step(741): len = 8690.3, overlap = 14.8125
PHY-3002 : Step(742): len = 8718.6, overlap = 14.8125
PHY-3002 : Step(743): len = 8410.2, overlap = 8.84375
PHY-3002 : Step(744): len = 8431.7, overlap = 8.90625
PHY-3002 : Step(745): len = 8340.5, overlap = 9
PHY-3002 : Step(746): len = 8333.4, overlap = 8.8125
PHY-3002 : Step(747): len = 8278.4, overlap = 10
PHY-3002 : Step(748): len = 7830.7, overlap = 8.0625
PHY-3002 : Step(749): len = 7763.1, overlap = 9.75
PHY-3002 : Step(750): len = 7790.3, overlap = 9.8125
PHY-3002 : Step(751): len = 7706, overlap = 9.375
PHY-3002 : Step(752): len = 7629.3, overlap = 7.5625
PHY-3002 : Step(753): len = 7643.7, overlap = 7.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00133714
PHY-3002 : Step(754): len = 7401.5, overlap = 11.0313
PHY-3002 : Step(755): len = 7403.4, overlap = 11
PHY-3002 : Step(756): len = 7369.6, overlap = 10.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00267427
PHY-3002 : Step(757): len = 7338.9, overlap = 11.2813
PHY-3002 : Step(758): len = 7291, overlap = 11.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.81378e-06
PHY-3002 : Step(759): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(760): len = 7979.2, overlap = 29.1563
PHY-3002 : Step(761): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(762): len = 7564.7, overlap = 28.6563
PHY-3002 : Step(763): len = 7389.9, overlap = 27.875
PHY-3002 : Step(764): len = 7389.9, overlap = 27.875
PHY-3002 : Step(765): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(766): len = 7307.1, overlap = 28.0625
PHY-3002 : Step(767): len = 7193.6, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.56276e-05
PHY-3002 : Step(768): len = 7402, overlap = 27.0625
PHY-3002 : Step(769): len = 7437.8, overlap = 26.875
PHY-3002 : Step(770): len = 7490.3, overlap = 26.9063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.12551e-05
PHY-3002 : Step(771): len = 7598.6, overlap = 26.1563
PHY-3002 : Step(772): len = 7625.4, overlap = 25.2188
PHY-3002 : Step(773): len = 7674.9, overlap = 25.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.25102e-05
PHY-3002 : Step(774): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(775): len = 7855.3, overlap = 24.2813
PHY-3002 : Step(776): len = 7822.7, overlap = 17.625
PHY-3002 : Step(777): len = 7822.7, overlap = 17.625
PHY-3002 : Step(778): len = 7865, overlap = 17.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.72 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10496, over cnt = 30(0%), over = 38, worst = 3
PHY-1002 : len = 10552, over cnt = 24(0%), over = 32, worst = 3
PHY-1002 : len = 10696, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 10720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049436s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.8%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.150553s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (124.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.339834s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (105.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.520051s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (111.2%)

OPT-1001 : End physical optimization;  0.529101s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (109.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.024455s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7858, Over = 16.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.41272e-05
PHY-3002 : Step(779): len = 7501.7, overlap = 16.75
PHY-3002 : Step(780): len = 7478.4, overlap = 16.75
PHY-3002 : Step(781): len = 7430.5, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.82543e-05
PHY-3002 : Step(782): len = 7561.7, overlap = 16.75
PHY-3002 : Step(783): len = 7581.8, overlap = 16.5
PHY-3002 : Step(784): len = 7581.8, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.65087e-05
PHY-3002 : Step(785): len = 7846.8, overlap = 16.5
PHY-3002 : Step(786): len = 7877, overlap = 16.5
PHY-3002 : Step(787): len = 7926, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.049698s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (125.8%)

PHY-3001 : Trial Legalized: Len = 9878
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(788): len = 8821.5, overlap = 2.5
PHY-3002 : Step(789): len = 8808.1, overlap = 2.75
PHY-3002 : Step(790): len = 8777.4, overlap = 3
PHY-3002 : Step(791): len = 8640.5, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (165.0%)

PHY-3001 : Legalized: Len = 9278, Over = 0
PHY-3001 : End spreading;  0.003867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9278, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043401s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (216.0%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.32, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.158359s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (128.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.380962s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.579083s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (110.6%)

OPT-1001 : End physical optimization;  0.588108s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (108.9%)

RUN-1003 : finish command "place" in  4.008595s wall, 5.781250s user + 1.453125s system = 7.234375s CPU (180.5%)

RUN-1004 : used memory is 507 MB, reserved memory is 511 MB, peak memory is 856 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 44 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14208, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 14240, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 14264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044884s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (139.2%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.153655s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (132.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.067637s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20616, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20616
PHY-1001 : End Routed; 0.387893s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (165.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.154416s wall, 2.234375s user + 0.203125s system = 2.437500s CPU (113.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.467177s wall, 2.578125s user + 0.234375s system = 2.812500s CPU (114.0%)

RUN-1004 : used memory is 514 MB, reserved memory is 517 MB, peak memory is 860 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        16   
    #4         4        12   
    #5        5-10      50   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2217
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 403 valid insts, and 8828 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  2.216419s wall, 7.781250s user + 0.109375s system = 7.890625s CPU (356.0%)

RUN-1004 : used memory is 515 MB, reserved memory is 517 MB, peak memory is 860 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  2.206705s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (101.3%)

RUN-1004 : used memory is 565 MB, reserved memory is 569 MB, peak memory is 860 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.363593s wall, 0.671875s user + 0.390625s system = 1.062500s CPU (14.4%)

RUN-1004 : used memory is 589 MB, reserved memory is 594 MB, peak memory is 860 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.991127s wall, 3.046875s user + 0.453125s system = 3.500000s CPU (35.0%)

RUN-1004 : used memory is 531 MB, reserved memory is 536 MB, peak memory is 860 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5071.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5071.04 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5071.09 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(792): len = 60567.5, overlap = 4.5
PHY-3002 : Step(793): len = 54112.9, overlap = 4.5
PHY-3002 : Step(794): len = 36877.3, overlap = 2.25
PHY-3002 : Step(795): len = 30821.3, overlap = 0
PHY-3002 : Step(796): len = 24791.1, overlap = 4.5
PHY-3002 : Step(797): len = 22118.2, overlap = 2.25
PHY-3002 : Step(798): len = 18110, overlap = 5
PHY-3002 : Step(799): len = 16745.3, overlap = 2.25
PHY-3002 : Step(800): len = 15171.8, overlap = 4.5
PHY-3002 : Step(801): len = 12516.9, overlap = 2.25
PHY-3002 : Step(802): len = 11927, overlap = 3.4375
PHY-3002 : Step(803): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(804): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(805): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(806): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(807): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(808): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(809): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(810): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(811): len = 8306, overlap = 10.4063
PHY-3002 : Step(812): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(813): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(814): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(815): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(816): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(817): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(818): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(819): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(820): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(821): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(822): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006257s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(823): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(824): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(825): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(826): len = 7982, overlap = 10.3438
PHY-3002 : Step(827): len = 8118.8, overlap = 10
PHY-3002 : Step(828): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(829): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(830): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(831): len = 7351.9, overlap = 18
PHY-3002 : Step(832): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(833): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(834): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(835): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(836): len = 7174.6, overlap = 15.375
PHY-3002 : Step(837): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(838): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(839): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(840): len = 7984.1, overlap = 31.75
PHY-3002 : Step(841): len = 7984.1, overlap = 31.75
PHY-3002 : Step(842): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(843): len = 7700.4, overlap = 29.625
PHY-3002 : Step(844): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(845): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(846): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(847): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(848): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(849): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(850): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(851): len = 7076.4, overlap = 20
PHY-3002 : Step(852): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(853): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(854): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(855): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(856): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(857): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(858): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029993s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (312.6%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.094261s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (165.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.206154s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.317397s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (118.1%)

OPT-1001 : End physical optimization;  0.323651s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (120.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.015697s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(859): len = 7419.7, overlap = 16
PHY-3002 : Step(860): len = 7419.7, overlap = 16
PHY-3002 : Step(861): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(862): len = 7677.4, overlap = 12
PHY-3002 : Step(863): len = 7677.4, overlap = 12
PHY-3002 : Step(864): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(865): len = 7751.6, overlap = 11.5
PHY-3002 : Step(866): len = 7775.4, overlap = 13
PHY-3002 : Step(867): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034606s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (135.5%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(868): len = 9116.1, overlap = 2.75
PHY-3002 : Step(869): len = 9070.3, overlap = 3
PHY-3002 : Step(870): len = 9014.5, overlap = 3.25
PHY-3002 : Step(871): len = 8948, overlap = 3.25
PHY-3002 : Step(872): len = 8940.1, overlap = 3.5
PHY-3002 : Step(873): len = 8945.5, overlap = 3.25
PHY-3002 : Step(874): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005720s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002459s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027924s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (335.7%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.101990s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (153.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.231979s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.354949s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (114.5%)

OPT-1001 : End physical optimization;  0.360375s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (156.1%)

RUN-1003 : finish command "place" in  2.697323s wall, 3.890625s user + 1.125000s system = 5.015625s CPU (185.9%)

RUN-1004 : used memory is 532 MB, reserved memory is 535 MB, peak memory is 860 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027868s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.1%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.101747s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045748s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.262730s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (172.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21184
PHY-1001 : End DR Iter 1; 0.005203s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (300.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.407830s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (113.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.610083s wall, 1.703125s user + 0.093750s system = 1.796875s CPU (111.6%)

RUN-1004 : used memory is 560 MB, reserved memory is 562 MB, peak memory is 884 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2235
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 416 valid insts, and 8861 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.531788s wall, 5.421875s user + 0.062500s system = 5.484375s CPU (358.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 562 MB, peak memory is 884 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.400360s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.3%)

RUN-1004 : used memory is 593 MB, reserved memory is 597 MB, peak memory is 884 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.430681s wall, 0.859375s user + 0.328125s system = 1.187500s CPU (16.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 615 MB, peak memory is 884 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.200934s wall, 2.406250s user + 0.359375s system = 2.765625s CPU (30.1%)

RUN-1004 : used memory is 558 MB, reserved memory is 563 MB, peak memory is 884 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5119.84 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5119.88 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5119.93 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(875): len = 60567.5, overlap = 4.5
PHY-3002 : Step(876): len = 54112.9, overlap = 4.5
PHY-3002 : Step(877): len = 36877.3, overlap = 2.25
PHY-3002 : Step(878): len = 30821.3, overlap = 0
PHY-3002 : Step(879): len = 24791.1, overlap = 4.5
PHY-3002 : Step(880): len = 22118.2, overlap = 2.25
PHY-3002 : Step(881): len = 18110, overlap = 5
PHY-3002 : Step(882): len = 16745.3, overlap = 2.25
PHY-3002 : Step(883): len = 15171.8, overlap = 4.5
PHY-3002 : Step(884): len = 12516.9, overlap = 2.25
PHY-3002 : Step(885): len = 11927, overlap = 3.4375
PHY-3002 : Step(886): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(887): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(888): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(889): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(890): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(891): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(892): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(893): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(894): len = 8306, overlap = 10.4063
PHY-3002 : Step(895): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(896): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(897): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(898): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(899): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(900): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(901): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(902): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(903): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(904): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(905): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005575s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(906): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(907): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(908): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(909): len = 7982, overlap = 10.3438
PHY-3002 : Step(910): len = 8118.8, overlap = 10
PHY-3002 : Step(911): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(912): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(913): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(914): len = 7351.9, overlap = 18
PHY-3002 : Step(915): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(916): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(917): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(918): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(919): len = 7174.6, overlap = 15.375
PHY-3002 : Step(920): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(921): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(922): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(923): len = 7984.1, overlap = 31.75
PHY-3002 : Step(924): len = 7984.1, overlap = 31.75
PHY-3002 : Step(925): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(926): len = 7700.4, overlap = 29.625
PHY-3002 : Step(927): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(928): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(929): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(930): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(931): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(932): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(933): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(934): len = 7076.4, overlap = 20
PHY-3002 : Step(935): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(936): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(937): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(938): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(939): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(940): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(941): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030239s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (155.0%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095593s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (114.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202708s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.315109s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (104.1%)

OPT-1001 : End physical optimization;  0.320923s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (107.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.014713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(942): len = 7419.7, overlap = 16
PHY-3002 : Step(943): len = 7419.7, overlap = 16
PHY-3002 : Step(944): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(945): len = 7677.4, overlap = 12
PHY-3002 : Step(946): len = 7677.4, overlap = 12
PHY-3002 : Step(947): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(948): len = 7751.6, overlap = 11.5
PHY-3002 : Step(949): len = 7775.4, overlap = 13
PHY-3002 : Step(950): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033746s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (231.5%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(951): len = 9116.1, overlap = 2.75
PHY-3002 : Step(952): len = 9070.3, overlap = 3
PHY-3002 : Step(953): len = 9014.5, overlap = 3.25
PHY-3002 : Step(954): len = 8948, overlap = 3.25
PHY-3002 : Step(955): len = 8940.1, overlap = 3.5
PHY-3002 : Step(956): len = 8945.5, overlap = 3.25
PHY-3002 : Step(957): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028829s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (162.6%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104870s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (119.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.215245s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.341824s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (105.1%)

OPT-1001 : End physical optimization;  0.347732s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (103.3%)

RUN-1003 : finish command "place" in  2.638252s wall, 3.250000s user + 1.265625s system = 4.515625s CPU (171.2%)

RUN-1004 : used memory is 557 MB, reserved memory is 561 MB, peak memory is 884 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027407s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.0%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.097701s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045723s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (136.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.263555s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (154.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21184
PHY-1001 : End DR Iter 1; 0.005220s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.355699s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.550571s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (112.9%)

RUN-1004 : used memory is 563 MB, reserved memory is 566 MB, peak memory is 893 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2235
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 416 valid insts, and 8859 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.485286s wall, 5.187500s user + 0.031250s system = 5.218750s CPU (351.4%)

RUN-1004 : used memory is 564 MB, reserved memory is 566 MB, peak memory is 893 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.407126s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (101.0%)

RUN-1004 : used memory is 602 MB, reserved memory is 603 MB, peak memory is 893 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.325341s wall, 0.468750s user + 0.250000s system = 0.718750s CPU (9.8%)

RUN-1004 : used memory is 612 MB, reserved memory is 614 MB, peak memory is 893 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.096785s wall, 2.000000s user + 0.328125s system = 2.328125s CPU (25.6%)

RUN-1004 : used memory is 566 MB, reserved memory is 568 MB, peak memory is 893 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/136 useful/useless nets, 440/31 useful/useless insts
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5486.38 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5486.42 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5486.47 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(958): len = 60567.5, overlap = 4.5
PHY-3002 : Step(959): len = 54112.9, overlap = 4.5
PHY-3002 : Step(960): len = 36877.3, overlap = 2.25
PHY-3002 : Step(961): len = 30821.3, overlap = 0
PHY-3002 : Step(962): len = 24791.1, overlap = 4.5
PHY-3002 : Step(963): len = 22118.2, overlap = 2.25
PHY-3002 : Step(964): len = 18110, overlap = 5
PHY-3002 : Step(965): len = 16745.3, overlap = 2.25
PHY-3002 : Step(966): len = 15171.8, overlap = 4.5
PHY-3002 : Step(967): len = 12516.9, overlap = 2.25
PHY-3002 : Step(968): len = 11927, overlap = 3.4375
PHY-3002 : Step(969): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(970): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(971): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(972): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(973): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(974): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(975): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(976): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(977): len = 8306, overlap = 10.4063
PHY-3002 : Step(978): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(979): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(980): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(981): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(982): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(983): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(984): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(985): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(986): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(987): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(988): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (283.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(989): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(990): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(991): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(992): len = 7982, overlap = 10.3438
PHY-3002 : Step(993): len = 8118.8, overlap = 10
PHY-3002 : Step(994): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(995): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(996): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(997): len = 7351.9, overlap = 18
PHY-3002 : Step(998): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(999): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(1000): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(1001): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(1002): len = 7174.6, overlap = 15.375
PHY-3002 : Step(1003): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(1004): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(1005): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(1006): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1007): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1008): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(1009): len = 7700.4, overlap = 29.625
PHY-3002 : Step(1010): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(1011): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(1012): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(1013): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(1014): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(1015): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(1016): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(1017): len = 7076.4, overlap = 20
PHY-3002 : Step(1018): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(1019): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1020): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1021): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(1022): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1023): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1024): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028082s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (166.9%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.094709s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.218383s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (107.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.331461s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (113.1%)

OPT-1001 : End physical optimization;  0.337354s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (111.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.015487s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(1025): len = 7419.7, overlap = 16
PHY-3002 : Step(1026): len = 7419.7, overlap = 16
PHY-3002 : Step(1027): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(1028): len = 7677.4, overlap = 12
PHY-3002 : Step(1029): len = 7677.4, overlap = 12
PHY-3002 : Step(1030): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(1031): len = 7751.6, overlap = 11.5
PHY-3002 : Step(1032): len = 7775.4, overlap = 13
PHY-3002 : Step(1033): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034501s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (181.2%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1034): len = 9116.1, overlap = 2.75
PHY-3002 : Step(1035): len = 9070.3, overlap = 3
PHY-3002 : Step(1036): len = 9014.5, overlap = 3.25
PHY-3002 : Step(1037): len = 8948, overlap = 3.25
PHY-3002 : Step(1038): len = 8940.1, overlap = 3.5
PHY-3002 : Step(1039): len = 8945.5, overlap = 3.25
PHY-3002 : Step(1040): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005823s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (268.4%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002593s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029578s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104468s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (134.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.211083s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (111.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.336214s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (116.2%)

OPT-1001 : End physical optimization;  0.342708s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (114.0%)

RUN-1003 : finish command "place" in  2.661251s wall, 3.781250s user + 1.234375s system = 5.015625s CPU (188.5%)

RUN-1004 : used memory is 564 MB, reserved memory is 566 MB, peak memory is 893 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027933s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.099358s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (125.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046770s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.262793s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (160.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21184
PHY-1001 : End DR Iter 1; 0.005069s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (308.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.387757s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.583554s wall, 1.703125s user + 0.109375s system = 1.812500s CPU (114.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 576 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2235
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 416 valid insts, and 8859 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.465233s wall, 5.203125s user + 0.046875s system = 5.250000s CPU (358.3%)

RUN-1004 : used memory is 576 MB, reserved memory is 576 MB, peak memory is 906 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.591773s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (100.1%)

RUN-1004 : used memory is 610 MB, reserved memory is 610 MB, peak memory is 906 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.339067s wall, 0.671875s user + 0.328125s system = 1.000000s CPU (13.6%)

RUN-1004 : used memory is 618 MB, reserved memory is 618 MB, peak memory is 906 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.323400s wall, 2.375000s user + 0.421875s system = 2.796875s CPU (30.0%)

RUN-1004 : used memory is 572 MB, reserved memory is 572 MB, peak memory is 906 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/167 useful/useless nets, 440/53 useful/useless insts
SYN-1015 : Optimize round 1, 159 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5803.31 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5803.37 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 5803.46 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.102056s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (123.3%)

RUN-1004 : used memory is 572 MB, reserved memory is 572 MB, peak memory is 906 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1041): len = 60567.5, overlap = 4.5
PHY-3002 : Step(1042): len = 54112.9, overlap = 4.5
PHY-3002 : Step(1043): len = 36877.3, overlap = 2.25
PHY-3002 : Step(1044): len = 30821.3, overlap = 0
PHY-3002 : Step(1045): len = 24791.1, overlap = 4.5
PHY-3002 : Step(1046): len = 22118.2, overlap = 2.25
PHY-3002 : Step(1047): len = 18110, overlap = 5
PHY-3002 : Step(1048): len = 16745.3, overlap = 2.25
PHY-3002 : Step(1049): len = 15171.8, overlap = 4.5
PHY-3002 : Step(1050): len = 12516.9, overlap = 2.25
PHY-3002 : Step(1051): len = 11927, overlap = 3.4375
PHY-3002 : Step(1052): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(1053): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(1054): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(1055): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(1056): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(1057): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(1058): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(1059): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(1060): len = 8306, overlap = 10.4063
PHY-3002 : Step(1061): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(1062): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1063): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1064): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(1065): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(1066): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(1067): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(1068): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(1069): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(1070): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(1071): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(1072): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(1073): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(1074): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(1075): len = 7982, overlap = 10.3438
PHY-3002 : Step(1076): len = 8118.8, overlap = 10
PHY-3002 : Step(1077): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(1078): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(1079): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(1080): len = 7351.9, overlap = 18
PHY-3002 : Step(1081): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(1082): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(1083): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(1084): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(1085): len = 7174.6, overlap = 15.375
PHY-3002 : Step(1086): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(1087): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(1088): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(1089): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1090): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1091): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(1092): len = 7700.4, overlap = 29.625
PHY-3002 : Step(1093): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(1094): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(1095): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(1096): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(1097): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(1098): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(1099): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(1100): len = 7076.4, overlap = 20
PHY-3002 : Step(1101): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(1102): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1103): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1104): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(1105): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1106): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1107): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042441s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.4%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.145724s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (117.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.342473s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.516847s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (102.8%)

OPT-1001 : End physical optimization;  0.525005s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (104.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.023946s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(1108): len = 7419.7, overlap = 16
PHY-3002 : Step(1109): len = 7419.7, overlap = 16
PHY-3002 : Step(1110): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(1111): len = 7677.4, overlap = 12
PHY-3002 : Step(1112): len = 7677.4, overlap = 12
PHY-3002 : Step(1113): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(1114): len = 7751.6, overlap = 11.5
PHY-3002 : Step(1115): len = 7775.4, overlap = 13
PHY-3002 : Step(1116): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056154s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (111.3%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1117): len = 9116.1, overlap = 2.75
PHY-3002 : Step(1118): len = 9070.3, overlap = 3
PHY-3002 : Step(1119): len = 9014.5, overlap = 3.25
PHY-3002 : Step(1120): len = 8948, overlap = 3.25
PHY-3002 : Step(1121): len = 8940.1, overlap = 3.5
PHY-3002 : Step(1122): len = 8945.5, overlap = 3.25
PHY-3002 : Step(1123): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.003961s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (394.5%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041895s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.9%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.159662s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.355878s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (105.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.549650s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (102.3%)

OPT-1001 : End physical optimization;  0.557322s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (103.7%)

RUN-1003 : finish command "place" in  4.433537s wall, 5.578125s user + 1.765625s system = 7.343750s CPU (165.6%)

RUN-1004 : used memory is 573 MB, reserved memory is 572 MB, peak memory is 906 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044085s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (283.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.154007s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (172.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.069933s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.414444s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (124.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21184
PHY-1001 : End DR Iter 1; 0.007037s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (222.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.219294s wall, 2.171875s user + 0.156250s system = 2.328125s CPU (104.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.531683s wall, 2.562500s user + 0.265625s system = 2.828125s CPU (111.7%)

RUN-1004 : used memory is 583 MB, reserved memory is 583 MB, peak memory is 909 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2235
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 416 valid insts, and 8859 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  2.419127s wall, 8.828125s user + 0.062500s system = 8.890625s CPU (367.5%)

RUN-1004 : used memory is 584 MB, reserved memory is 583 MB, peak memory is 909 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 828/136 useful/useless nets, 462/31 useful/useless insts
SYN-1015 : Optimize round 1, 116 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 11 better
SYN-1014 : Optimize round 3
SYN-1032 : 795/31 useful/useless nets, 438/22 useful/useless insts
SYN-1015 : Optimize round 3, 43 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 617/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5839.62 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5839.68 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 5839.77 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.019739s wall, 1.062500s user + 0.078125s system = 1.140625s CPU (111.9%)

RUN-1004 : used memory is 584 MB, reserved memory is 583 MB, peak memory is 909 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91075.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1124): len = 58230.7, overlap = 2.25
PHY-3002 : Step(1125): len = 51375.6, overlap = 2.25
PHY-3002 : Step(1126): len = 32926.9, overlap = 2.25
PHY-3002 : Step(1127): len = 28677.9, overlap = 2.25
PHY-3002 : Step(1128): len = 21189.9, overlap = 0
PHY-3002 : Step(1129): len = 19958.7, overlap = 0
PHY-3002 : Step(1130): len = 15819.4, overlap = 2.25
PHY-3002 : Step(1131): len = 15012.6, overlap = 2.25
PHY-3002 : Step(1132): len = 12923.2, overlap = 2.5
PHY-3002 : Step(1133): len = 11226.1, overlap = 8.5625
PHY-3002 : Step(1134): len = 10364, overlap = 7.15625
PHY-3002 : Step(1135): len = 9190.7, overlap = 9.1875
PHY-3002 : Step(1136): len = 9136.4, overlap = 8.59375
PHY-3002 : Step(1137): len = 8582.3, overlap = 7.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329265
PHY-3002 : Step(1138): len = 8647.5, overlap = 7.53125
PHY-3002 : Step(1139): len = 8628.5, overlap = 7.53125
PHY-3002 : Step(1140): len = 7929.5, overlap = 7.53125
PHY-3002 : Step(1141): len = 7922.2, overlap = 7.53125
PHY-3002 : Step(1142): len = 7936.9, overlap = 7.53125
PHY-3002 : Step(1143): len = 7841.2, overlap = 5.4375
PHY-3002 : Step(1144): len = 7808.6, overlap = 5.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009739s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794953
PHY-3002 : Step(1145): len = 7757.5, overlap = 16.2188
PHY-3002 : Step(1146): len = 7785.4, overlap = 16.2188
PHY-3002 : Step(1147): len = 7801.3, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42673e-05
PHY-3002 : Step(1148): len = 8740, overlap = 20.9688
PHY-3002 : Step(1149): len = 8821.8, overlap = 19.6563
PHY-3002 : Step(1150): len = 8943.6, overlap = 15.0313
PHY-3002 : Step(1151): len = 8673.4, overlap = 15.1563
PHY-3002 : Step(1152): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1153): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1154): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1155): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1156): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1157): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1158): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1159): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1160): len = 8246.8, overlap = 13.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85347e-05
PHY-3002 : Step(1161): len = 8475.7, overlap = 12.1875
PHY-3002 : Step(1162): len = 8503.3, overlap = 12.125
PHY-3002 : Step(1163): len = 8559, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137069
PHY-3002 : Step(1164): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1165): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1166): len = 8547.8, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.31 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12512, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12704, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 12696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052324s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (298.6%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.174220s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (152.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1289, tnet num: 393, tinst num: 333, tnode num: 1384, tedge num: 1905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.408633s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.613955s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (114.5%)

OPT-1001 : End physical optimization;  0.622769s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (112.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/308 primitive instances ...
PHY-3001 : End packing;  0.026177s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (179.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 207 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8591, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.02724e-05
PHY-3002 : Step(1167): len = 8188.4, overlap = 11.75
PHY-3002 : Step(1168): len = 8075.4, overlap = 12.5
PHY-3002 : Step(1169): len = 8075.4, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140545
PHY-3002 : Step(1170): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1171): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1172): len = 8274.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028109
PHY-3002 : Step(1173): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1174): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1175): len = 8394.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.050614s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (92.6%)

PHY-3001 : Trial Legalized: Len = 10786
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1176): len = 9449.4, overlap = 1.75
PHY-3002 : Step(1177): len = 9379.3, overlap = 2.75
PHY-3002 : Step(1178): len = 9110.2, overlap = 3.5
PHY-3002 : Step(1179): len = 9022.5, overlap = 4
PHY-3002 : Step(1180): len = 9022, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9668, Over = 0
PHY-3001 : End spreading;  0.004143s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9668, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040338s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.153675s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (122.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1203, tnet num: 366, tinst num: 255, tnode num: 1266, tedge num: 1800.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.355543s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (105.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.542660s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (109.4%)

OPT-1001 : End physical optimization;  0.550861s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (107.8%)

RUN-1003 : finish command "place" in  3.662286s wall, 4.812500s user + 1.578125s system = 6.390625s CPU (174.5%)

RUN-1004 : used memory is 584 MB, reserved memory is 583 MB, peak memory is 909 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039892s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (78.3%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.154257s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (111.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.068302s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20744, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.398357s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (153.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20744
PHY-1001 : End DR Iter 1; 0.009165s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.841546s wall, 1.937500s user + 0.109375s system = 2.046875s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.142468s wall, 2.218750s user + 0.156250s system = 2.375000s CPU (110.9%)

RUN-1004 : used memory is 582 MB, reserved memory is 581 MB, peak memory is 912 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        16   
    #4         4        13   
    #5        5-10      48   
    #6       11-50      7    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2206
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 417 valid insts, and 8763 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.302502s wall, 4.937500s user + 0.046875s system = 4.984375s CPU (382.7%)

RUN-1004 : used memory is 582 MB, reserved memory is 581 MB, peak memory is 912 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.431203s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.4%)

RUN-1004 : used memory is 616 MB, reserved memory is 615 MB, peak memory is 912 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.227217s wall, 0.468750s user + 0.281250s system = 0.750000s CPU (10.4%)

RUN-1004 : used memory is 624 MB, reserved memory is 623 MB, peak memory is 912 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.044013s wall, 2.093750s user + 0.296875s system = 2.390625s CPU (26.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 581 MB, peak memory is 912 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.385858s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.3%)

RUN-1004 : used memory is 616 MB, reserved memory is 615 MB, peak memory is 912 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.322459s wall, 0.734375s user + 0.203125s system = 0.937500s CPU (12.8%)

RUN-1004 : used memory is 624 MB, reserved memory is 623 MB, peak memory is 912 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.061867s wall, 2.218750s user + 0.250000s system = 2.468750s CPU (27.2%)

RUN-1004 : used memory is 582 MB, reserved memory is 581 MB, peak memory is 912 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 828/136 useful/useless nets, 462/31 useful/useless insts
SYN-1015 : Optimize round 1, 116 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 11 better
SYN-1014 : Optimize round 3
SYN-1032 : 795/31 useful/useless nets, 438/22 useful/useless insts
SYN-1015 : Optimize round 3, 43 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 617/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5925.56 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5925.60 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5925.66 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91075.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1181): len = 58230.7, overlap = 2.25
PHY-3002 : Step(1182): len = 51375.6, overlap = 2.25
PHY-3002 : Step(1183): len = 32926.9, overlap = 2.25
PHY-3002 : Step(1184): len = 28677.9, overlap = 2.25
PHY-3002 : Step(1185): len = 21189.9, overlap = 0
PHY-3002 : Step(1186): len = 19958.7, overlap = 0
PHY-3002 : Step(1187): len = 15819.4, overlap = 2.25
PHY-3002 : Step(1188): len = 15012.6, overlap = 2.25
PHY-3002 : Step(1189): len = 12923.2, overlap = 2.5
PHY-3002 : Step(1190): len = 11226.1, overlap = 8.5625
PHY-3002 : Step(1191): len = 10364, overlap = 7.15625
PHY-3002 : Step(1192): len = 9190.7, overlap = 9.1875
PHY-3002 : Step(1193): len = 9136.4, overlap = 8.59375
PHY-3002 : Step(1194): len = 8582.3, overlap = 7.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329265
PHY-3002 : Step(1195): len = 8647.5, overlap = 7.53125
PHY-3002 : Step(1196): len = 8628.5, overlap = 7.53125
PHY-3002 : Step(1197): len = 7929.5, overlap = 7.53125
PHY-3002 : Step(1198): len = 7922.2, overlap = 7.53125
PHY-3002 : Step(1199): len = 7936.9, overlap = 7.53125
PHY-3002 : Step(1200): len = 7841.2, overlap = 5.4375
PHY-3002 : Step(1201): len = 7808.6, overlap = 5.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005476s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794953
PHY-3002 : Step(1202): len = 7757.5, overlap = 16.2188
PHY-3002 : Step(1203): len = 7785.4, overlap = 16.2188
PHY-3002 : Step(1204): len = 7801.3, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42673e-05
PHY-3002 : Step(1205): len = 8740, overlap = 20.9688
PHY-3002 : Step(1206): len = 8821.8, overlap = 19.6563
PHY-3002 : Step(1207): len = 8943.6, overlap = 15.0313
PHY-3002 : Step(1208): len = 8673.4, overlap = 15.1563
PHY-3002 : Step(1209): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1210): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1211): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1212): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1213): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1214): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1215): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1216): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1217): len = 8246.8, overlap = 13.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85347e-05
PHY-3002 : Step(1218): len = 8475.7, overlap = 12.1875
PHY-3002 : Step(1219): len = 8503.3, overlap = 12.125
PHY-3002 : Step(1220): len = 8559, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137069
PHY-3002 : Step(1221): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1222): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1223): len = 8547.8, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.31 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12512, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12704, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 12696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030905s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (252.8%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095930s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (146.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1289, tnet num: 393, tinst num: 333, tnode num: 1384, tedge num: 1905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203893s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.316292s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (113.6%)

OPT-1001 : End physical optimization;  0.322032s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (111.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/308 primitive instances ...
PHY-3001 : End packing;  0.014438s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 207 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8591, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.02724e-05
PHY-3002 : Step(1224): len = 8188.4, overlap = 11.75
PHY-3002 : Step(1225): len = 8075.4, overlap = 12.5
PHY-3002 : Step(1226): len = 8075.4, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140545
PHY-3002 : Step(1227): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1228): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1229): len = 8274.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028109
PHY-3002 : Step(1230): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1231): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1232): len = 8394.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032199s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (145.6%)

PHY-3001 : Trial Legalized: Len = 10786
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1233): len = 9449.4, overlap = 1.75
PHY-3002 : Step(1234): len = 9379.3, overlap = 2.75
PHY-3002 : Step(1235): len = 9110.2, overlap = 3.5
PHY-3002 : Step(1236): len = 9022.5, overlap = 4
PHY-3002 : Step(1237): len = 9022, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005666s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (551.5%)

PHY-3001 : Legalized: Len = 9668, Over = 0
PHY-3001 : End spreading;  0.002526s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9668, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027093s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (230.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100818s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (124.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1203, tnet num: 366, tinst num: 255, tnode num: 1266, tedge num: 1800.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.216540s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337844s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (106.4%)

OPT-1001 : End physical optimization;  0.343361s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (109.2%)

RUN-1003 : finish command "place" in  2.120582s wall, 2.843750s user + 0.765625s system = 3.609375s CPU (170.2%)

RUN-1004 : used memory is 581 MB, reserved memory is 579 MB, peak memory is 912 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025414s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (184.4%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.096736s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (129.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047169s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20744, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.253249s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (166.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20744
PHY-1001 : End DR Iter 1; 0.006817s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.338729s wall, 1.390625s user + 0.093750s system = 1.484375s CPU (110.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.542641s wall, 1.609375s user + 0.093750s system = 1.703125s CPU (110.4%)

RUN-1004 : used memory is 588 MB, reserved memory is 586 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        16   
    #4         4        13   
    #5        5-10      48   
    #6       11-50      7    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2205
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 417 valid insts, and 8761 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.327753s wall, 5.046875s user + 0.046875s system = 5.093750s CPU (383.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 586 MB, peak memory is 918 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.468431s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (100.0%)

RUN-1004 : used memory is 622 MB, reserved memory is 620 MB, peak memory is 918 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.317969s wall, 0.656250s user + 0.328125s system = 0.984375s CPU (13.5%)

RUN-1004 : used memory is 630 MB, reserved memory is 628 MB, peak memory is 918 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.131828s wall, 2.250000s user + 0.359375s system = 2.609375s CPU (28.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 586 MB, peak memory is 918 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 828/136 useful/useless nets, 462/31 useful/useless insts
SYN-1015 : Optimize round 1, 116 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 11 better
SYN-1014 : Optimize round 3
SYN-1032 : 795/31 useful/useless nets, 438/22 useful/useless insts
SYN-1015 : Optimize round 3, 43 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 617/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5960.48 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 5960.52 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5960.57 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91075.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1238): len = 58230.7, overlap = 2.25
PHY-3002 : Step(1239): len = 51375.6, overlap = 2.25
PHY-3002 : Step(1240): len = 32926.9, overlap = 2.25
PHY-3002 : Step(1241): len = 28677.9, overlap = 2.25
PHY-3002 : Step(1242): len = 21189.9, overlap = 0
PHY-3002 : Step(1243): len = 19958.7, overlap = 0
PHY-3002 : Step(1244): len = 15819.4, overlap = 2.25
PHY-3002 : Step(1245): len = 15012.6, overlap = 2.25
PHY-3002 : Step(1246): len = 12923.2, overlap = 2.5
PHY-3002 : Step(1247): len = 11226.1, overlap = 8.5625
PHY-3002 : Step(1248): len = 10364, overlap = 7.15625
PHY-3002 : Step(1249): len = 9190.7, overlap = 9.1875
PHY-3002 : Step(1250): len = 9136.4, overlap = 8.59375
PHY-3002 : Step(1251): len = 8582.3, overlap = 7.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329265
PHY-3002 : Step(1252): len = 8647.5, overlap = 7.53125
PHY-3002 : Step(1253): len = 8628.5, overlap = 7.53125
PHY-3002 : Step(1254): len = 7929.5, overlap = 7.53125
PHY-3002 : Step(1255): len = 7922.2, overlap = 7.53125
PHY-3002 : Step(1256): len = 7936.9, overlap = 7.53125
PHY-3002 : Step(1257): len = 7841.2, overlap = 5.4375
PHY-3002 : Step(1258): len = 7808.6, overlap = 5.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005609s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (557.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794953
PHY-3002 : Step(1259): len = 7757.5, overlap = 16.2188
PHY-3002 : Step(1260): len = 7785.4, overlap = 16.2188
PHY-3002 : Step(1261): len = 7801.3, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42673e-05
PHY-3002 : Step(1262): len = 8740, overlap = 20.9688
PHY-3002 : Step(1263): len = 8821.8, overlap = 19.6563
PHY-3002 : Step(1264): len = 8943.6, overlap = 15.0313
PHY-3002 : Step(1265): len = 8673.4, overlap = 15.1563
PHY-3002 : Step(1266): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1267): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1268): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1269): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1270): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1271): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1272): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1273): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1274): len = 8246.8, overlap = 13.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85347e-05
PHY-3002 : Step(1275): len = 8475.7, overlap = 12.1875
PHY-3002 : Step(1276): len = 8503.3, overlap = 12.125
PHY-3002 : Step(1277): len = 8559, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137069
PHY-3002 : Step(1278): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1279): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1280): len = 8547.8, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.31 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12512, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12704, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 12696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029526s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (211.7%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097507s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (128.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1289, tnet num: 393, tinst num: 333, tnode num: 1384, tedge num: 1905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.216237s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.330117s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (108.9%)

OPT-1001 : End physical optimization;  0.335533s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (139.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/308 primitive instances ...
PHY-3001 : End packing;  0.014527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 207 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8591, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.02724e-05
PHY-3002 : Step(1281): len = 8188.4, overlap = 11.75
PHY-3002 : Step(1282): len = 8075.4, overlap = 12.5
PHY-3002 : Step(1283): len = 8075.4, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140545
PHY-3002 : Step(1284): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1285): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1286): len = 8274.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028109
PHY-3002 : Step(1287): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1288): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1289): len = 8394.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030374s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.9%)

PHY-3001 : Trial Legalized: Len = 10786
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1290): len = 9449.4, overlap = 1.75
PHY-3002 : Step(1291): len = 9379.3, overlap = 2.75
PHY-3002 : Step(1292): len = 9110.2, overlap = 3.5
PHY-3002 : Step(1293): len = 9022.5, overlap = 4
PHY-3002 : Step(1294): len = 9022, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (264.0%)

PHY-3001 : Legalized: Len = 9668, Over = 0
PHY-3001 : End spreading;  0.002543s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9668, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029902s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.111610s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (98.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1203, tnet num: 366, tinst num: 255, tnode num: 1266, tedge num: 1800.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.276139s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.408478s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (103.3%)

OPT-1001 : End physical optimization;  0.414519s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (105.5%)

RUN-1003 : finish command "place" in  2.210175s wall, 3.218750s user + 0.781250s system = 4.000000s CPU (181.0%)

RUN-1004 : used memory is 588 MB, reserved memory is 586 MB, peak memory is 918 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026921s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (464.3%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.096705s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (193.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.052163s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20744, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.267866s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (110.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20744
PHY-1001 : End DR Iter 1; 0.006445s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.441485s wall, 1.390625s user + 0.078125s system = 1.468750s CPU (101.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.637738s wall, 1.656250s user + 0.125000s system = 1.781250s CPU (108.8%)

RUN-1004 : used memory is 546 MB, reserved memory is 551 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        16   
    #4         4        13   
    #5        5-10      48   
    #6       11-50      7    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2205
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 417 valid insts, and 8761 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.314518s wall, 5.093750s user + 0.031250s system = 5.125000s CPU (389.9%)

RUN-1004 : used memory is 549 MB, reserved memory is 553 MB, peak memory is 921 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.498162s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.1%)

RUN-1004 : used memory is 621 MB, reserved memory is 624 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.276629s wall, 0.453125s user + 0.296875s system = 0.750000s CPU (10.3%)

RUN-1004 : used memory is 629 MB, reserved memory is 632 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.142567s wall, 2.093750s user + 0.343750s system = 2.437500s CPU (26.7%)

RUN-1004 : used memory is 587 MB, reserved memory is 591 MB, peak memory is 921 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 828/136 useful/useless nets, 462/31 useful/useless insts
SYN-1015 : Optimize round 1, 116 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 11 better
SYN-1014 : Optimize round 3
SYN-1032 : 795/31 useful/useless nets, 438/22 useful/useless insts
SYN-1015 : Optimize round 3, 43 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 617/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6052.42 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6052.46 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6052.51 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91075.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1295): len = 58230.7, overlap = 2.25
PHY-3002 : Step(1296): len = 51375.6, overlap = 2.25
PHY-3002 : Step(1297): len = 32926.9, overlap = 2.25
PHY-3002 : Step(1298): len = 28677.9, overlap = 2.25
PHY-3002 : Step(1299): len = 21189.9, overlap = 0
PHY-3002 : Step(1300): len = 19958.7, overlap = 0
PHY-3002 : Step(1301): len = 15819.4, overlap = 2.25
PHY-3002 : Step(1302): len = 15012.6, overlap = 2.25
PHY-3002 : Step(1303): len = 12923.2, overlap = 2.5
PHY-3002 : Step(1304): len = 11226.1, overlap = 8.5625
PHY-3002 : Step(1305): len = 10364, overlap = 7.15625
PHY-3002 : Step(1306): len = 9190.7, overlap = 9.1875
PHY-3002 : Step(1307): len = 9136.4, overlap = 8.59375
PHY-3002 : Step(1308): len = 8582.3, overlap = 7.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329265
PHY-3002 : Step(1309): len = 8647.5, overlap = 7.53125
PHY-3002 : Step(1310): len = 8628.5, overlap = 7.53125
PHY-3002 : Step(1311): len = 7929.5, overlap = 7.53125
PHY-3002 : Step(1312): len = 7922.2, overlap = 7.53125
PHY-3002 : Step(1313): len = 7936.9, overlap = 7.53125
PHY-3002 : Step(1314): len = 7841.2, overlap = 5.4375
PHY-3002 : Step(1315): len = 7808.6, overlap = 5.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005619s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (278.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794953
PHY-3002 : Step(1316): len = 7757.5, overlap = 16.2188
PHY-3002 : Step(1317): len = 7785.4, overlap = 16.2188
PHY-3002 : Step(1318): len = 7801.3, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42673e-05
PHY-3002 : Step(1319): len = 8740, overlap = 20.9688
PHY-3002 : Step(1320): len = 8821.8, overlap = 19.6563
PHY-3002 : Step(1321): len = 8943.6, overlap = 15.0313
PHY-3002 : Step(1322): len = 8673.4, overlap = 15.1563
PHY-3002 : Step(1323): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1324): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1325): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1326): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1327): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1328): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1329): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1330): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1331): len = 8246.8, overlap = 13.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85347e-05
PHY-3002 : Step(1332): len = 8475.7, overlap = 12.1875
PHY-3002 : Step(1333): len = 8503.3, overlap = 12.125
PHY-3002 : Step(1334): len = 8559, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137069
PHY-3002 : Step(1335): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1336): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1337): len = 8547.8, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.31 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12512, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12704, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 12696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028830s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.4%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.094925s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1291, tnet num: 393, tinst num: 333, tnode num: 1387, tedge num: 1917.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.206599s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.318190s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.2%)

OPT-1001 : End physical optimization;  0.323845s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (111.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/308 primitive instances ...
PHY-3001 : End packing;  0.014892s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 207 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8591, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.02724e-05
PHY-3002 : Step(1338): len = 8188.4, overlap = 11.75
PHY-3002 : Step(1339): len = 8075.4, overlap = 12.5
PHY-3002 : Step(1340): len = 8075.4, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140545
PHY-3002 : Step(1341): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1342): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1343): len = 8274.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028109
PHY-3002 : Step(1344): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1345): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1346): len = 8394.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032097s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (292.1%)

PHY-3001 : Trial Legalized: Len = 10786
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1347): len = 9449.4, overlap = 1.75
PHY-3002 : Step(1348): len = 9379.3, overlap = 2.75
PHY-3002 : Step(1349): len = 9110.2, overlap = 3.5
PHY-3002 : Step(1350): len = 9022.5, overlap = 4
PHY-3002 : Step(1351): len = 9022, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009345s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9668, Over = 0
PHY-3001 : End spreading;  0.003079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9668, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028365s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (275.4%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.117552s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (212.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1205, tnet num: 366, tinst num: 255, tnode num: 1269, tedge num: 1812.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.215296s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (108.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.352830s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (141.7%)

OPT-1001 : End physical optimization;  0.358664s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (139.4%)

RUN-1003 : finish command "place" in  2.194665s wall, 2.921875s user + 1.250000s system = 4.171875s CPU (190.1%)

RUN-1004 : used memory is 588 MB, reserved memory is 593 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027596s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (339.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.103380s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (181.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046580s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21088, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.253047s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (142.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21088
PHY-1001 : End DR Iter 1; 0.006665s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.372822s wall, 1.437500s user + 0.156250s system = 1.593750s CPU (116.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.573679s wall, 1.750000s user + 0.171875s system = 1.921875s CPU (122.1%)

RUN-1004 : used memory is 584 MB, reserved memory is 586 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        16   
    #4         4        13   
    #5        5-10      48   
    #6       11-50      7    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2212
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 419 valid insts, and 8768 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.315304s wall, 5.171875s user + 0.015625s system = 5.187500s CPU (394.4%)

RUN-1004 : used memory is 584 MB, reserved memory is 586 MB, peak memory is 921 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.527526s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.2%)

RUN-1004 : used memory is 620 MB, reserved memory is 622 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.168605s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (9.8%)

RUN-1004 : used memory is 628 MB, reserved memory is 630 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.070274s wall, 2.187500s user + 0.218750s system = 2.406250s CPU (26.5%)

RUN-1004 : used memory is 520 MB, reserved memory is 519 MB, peak memory is 921 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.387778s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (102.5%)

RUN-1004 : used memory is 603 MB, reserved memory is 609 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.072011s wall, 0.828125s user + 0.390625s system = 1.218750s CPU (17.2%)

RUN-1004 : used memory is 618 MB, reserved memory is 623 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.841343s wall, 2.328125s user + 0.453125s system = 2.781250s CPU (31.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 583 MB, peak memory is 921 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 828/136 useful/useless nets, 462/31 useful/useless insts
SYN-1015 : Optimize round 1, 116 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 11 better
SYN-1014 : Optimize round 3
SYN-1032 : 795/31 useful/useless nets, 438/22 useful/useless insts
SYN-1015 : Optimize round 3, 43 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 617/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6103.68 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6103.72 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6103.77 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91075.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1352): len = 58230.7, overlap = 2.25
PHY-3002 : Step(1353): len = 51375.6, overlap = 2.25
PHY-3002 : Step(1354): len = 32926.9, overlap = 2.25
PHY-3002 : Step(1355): len = 28677.9, overlap = 2.25
PHY-3002 : Step(1356): len = 21189.9, overlap = 0
PHY-3002 : Step(1357): len = 19958.7, overlap = 0
PHY-3002 : Step(1358): len = 15819.4, overlap = 2.25
PHY-3002 : Step(1359): len = 15012.6, overlap = 2.25
PHY-3002 : Step(1360): len = 12923.2, overlap = 2.5
PHY-3002 : Step(1361): len = 11226.1, overlap = 8.5625
PHY-3002 : Step(1362): len = 10364, overlap = 7.15625
PHY-3002 : Step(1363): len = 9190.7, overlap = 9.1875
PHY-3002 : Step(1364): len = 9136.4, overlap = 8.59375
PHY-3002 : Step(1365): len = 8582.3, overlap = 7.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329265
PHY-3002 : Step(1366): len = 8647.5, overlap = 7.53125
PHY-3002 : Step(1367): len = 8628.5, overlap = 7.53125
PHY-3002 : Step(1368): len = 7929.5, overlap = 7.53125
PHY-3002 : Step(1369): len = 7922.2, overlap = 7.53125
PHY-3002 : Step(1370): len = 7936.9, overlap = 7.53125
PHY-3002 : Step(1371): len = 7841.2, overlap = 5.4375
PHY-3002 : Step(1372): len = 7808.6, overlap = 5.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005611s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (835.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794953
PHY-3002 : Step(1373): len = 7757.5, overlap = 16.2188
PHY-3002 : Step(1374): len = 7785.4, overlap = 16.2188
PHY-3002 : Step(1375): len = 7801.3, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42673e-05
PHY-3002 : Step(1376): len = 8740, overlap = 20.9688
PHY-3002 : Step(1377): len = 8821.8, overlap = 19.6563
PHY-3002 : Step(1378): len = 8943.6, overlap = 15.0313
PHY-3002 : Step(1379): len = 8673.4, overlap = 15.1563
PHY-3002 : Step(1380): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1381): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1382): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1383): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1384): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1385): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1386): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1387): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1388): len = 8246.8, overlap = 13.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85347e-05
PHY-3002 : Step(1389): len = 8475.7, overlap = 12.1875
PHY-3002 : Step(1390): len = 8503.3, overlap = 12.125
PHY-3002 : Step(1391): len = 8559, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137069
PHY-3002 : Step(1392): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1393): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1394): len = 8547.8, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.31 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12512, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12704, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 12696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029285s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (266.8%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097969s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (175.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1291, tnet num: 393, tinst num: 333, tnode num: 1387, tedge num: 1917.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.247417s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.364206s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (124.4%)

OPT-1001 : End physical optimization;  0.369153s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (122.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/308 primitive instances ...
PHY-3001 : End packing;  0.017235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 207 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8591, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.02724e-05
PHY-3002 : Step(1395): len = 8188.4, overlap = 11.75
PHY-3002 : Step(1396): len = 8075.4, overlap = 12.5
PHY-3002 : Step(1397): len = 8075.4, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140545
PHY-3002 : Step(1398): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1399): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1400): len = 8274.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028109
PHY-3002 : Step(1401): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1402): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1403): len = 8394.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031490s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (198.5%)

PHY-3001 : Trial Legalized: Len = 10786
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1404): len = 9449.4, overlap = 1.75
PHY-3002 : Step(1405): len = 9379.3, overlap = 2.75
PHY-3002 : Step(1406): len = 9110.2, overlap = 3.5
PHY-3002 : Step(1407): len = 9022.5, overlap = 4
PHY-3002 : Step(1408): len = 9022, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005930s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (263.5%)

PHY-3001 : Legalized: Len = 9668, Over = 0
PHY-3001 : End spreading;  0.002548s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9668, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026540s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (117.7%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.099118s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (126.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1205, tnet num: 366, tinst num: 255, tnode num: 1269, tedge num: 1812.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.210852s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.330621s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (108.7%)

OPT-1001 : End physical optimization;  0.336123s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (106.9%)

RUN-1003 : finish command "place" in  2.166261s wall, 2.515625s user + 1.031250s system = 3.546875s CPU (163.7%)

RUN-1004 : used memory is 513 MB, reserved memory is 516 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025562s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.3%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.097657s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046899s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21088, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.249812s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (168.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21088
PHY-1001 : End DR Iter 1; 0.006444s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (242.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.401928s wall, 1.468750s user + 0.109375s system = 1.578125s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.606832s wall, 1.671875s user + 0.125000s system = 1.796875s CPU (111.8%)

RUN-1004 : used memory is 556 MB, reserved memory is 562 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        16   
    #4         4        13   
    #5        5-10      48   
    #6       11-50      7    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2212
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 419 valid insts, and 8768 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.203093s wall, 4.781250s user + 0.062500s system = 4.843750s CPU (402.6%)

RUN-1004 : used memory is 558 MB, reserved memory is 563 MB, peak memory is 921 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.359812s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (101.1%)

RUN-1004 : used memory is 624 MB, reserved memory is 628 MB, peak memory is 921 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.221192s wall, 0.437500s user + 0.250000s system = 0.687500s CPU (9.5%)

RUN-1004 : used memory is 632 MB, reserved memory is 636 MB, peak memory is 921 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.967068s wall, 1.984375s user + 0.281250s system = 2.265625s CPU (25.3%)

RUN-1004 : used memory is 590 MB, reserved memory is 594 MB, peak memory is 921 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 795/169 useful/useless nets, 438/55 useful/useless insts
SYN-1015 : Optimize round 1, 160 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6157.20 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6157.24 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6157.30 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1409): len = 60567.5, overlap = 4.5
PHY-3002 : Step(1410): len = 54112.9, overlap = 4.5
PHY-3002 : Step(1411): len = 36877.3, overlap = 2.25
PHY-3002 : Step(1412): len = 30821.3, overlap = 0
PHY-3002 : Step(1413): len = 24791.1, overlap = 4.5
PHY-3002 : Step(1414): len = 22118.2, overlap = 2.25
PHY-3002 : Step(1415): len = 18110, overlap = 5
PHY-3002 : Step(1416): len = 16745.3, overlap = 2.25
PHY-3002 : Step(1417): len = 15171.8, overlap = 4.5
PHY-3002 : Step(1418): len = 12516.9, overlap = 2.25
PHY-3002 : Step(1419): len = 11927, overlap = 3.4375
PHY-3002 : Step(1420): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(1421): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(1422): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(1423): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(1424): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(1425): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(1426): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(1427): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(1428): len = 8306, overlap = 10.4063
PHY-3002 : Step(1429): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(1430): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1431): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1432): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(1433): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(1434): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(1435): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(1436): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(1437): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(1438): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(1439): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005769s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(1440): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(1441): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(1442): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(1443): len = 7982, overlap = 10.3438
PHY-3002 : Step(1444): len = 8118.8, overlap = 10
PHY-3002 : Step(1445): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(1446): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(1447): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(1448): len = 7351.9, overlap = 18
PHY-3002 : Step(1449): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(1450): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(1451): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(1452): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(1453): len = 7174.6, overlap = 15.375
PHY-3002 : Step(1454): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(1455): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(1456): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(1457): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1458): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1459): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(1460): len = 7700.4, overlap = 29.625
PHY-3002 : Step(1461): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(1462): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(1463): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(1464): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(1465): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(1466): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(1467): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(1468): len = 7076.4, overlap = 20
PHY-3002 : Step(1469): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(1470): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1471): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1472): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(1473): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1474): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1475): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029578s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.095796s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (130.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1311, tnet num: 393, tinst num: 334, tnode num: 1410, tedge num: 1957.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.235151s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.348275s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (107.7%)

OPT-1001 : End physical optimization;  0.353986s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (105.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.014824s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (210.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(1476): len = 7419.7, overlap = 16
PHY-3002 : Step(1477): len = 7419.7, overlap = 16
PHY-3002 : Step(1478): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(1479): len = 7677.4, overlap = 12
PHY-3002 : Step(1480): len = 7677.4, overlap = 12
PHY-3002 : Step(1481): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(1482): len = 7751.6, overlap = 11.5
PHY-3002 : Step(1483): len = 7775.4, overlap = 13
PHY-3002 : Step(1484): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034800s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (134.7%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1485): len = 9116.1, overlap = 2.75
PHY-3002 : Step(1486): len = 9070.3, overlap = 3
PHY-3002 : Step(1487): len = 9014.5, overlap = 3.25
PHY-3002 : Step(1488): len = 8948, overlap = 3.25
PHY-3002 : Step(1489): len = 8940.1, overlap = 3.5
PHY-3002 : Step(1490): len = 8945.5, overlap = 3.25
PHY-3002 : Step(1491): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005772s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (270.7%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002588s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030206s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.104920s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (119.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1230, tnet num: 366, tinst num: 255, tnode num: 1302, tedge num: 1860.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.240215s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (110.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.368972s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (110.1%)

OPT-1001 : End physical optimization;  0.375335s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (108.2%)

RUN-1003 : finish command "place" in  2.738900s wall, 3.906250s user + 1.109375s system = 5.015625s CPU (183.1%)

RUN-1004 : used memory is 591 MB, reserved memory is 594 MB, peak memory is 921 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027287s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (229.0%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.100557s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (124.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046425s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.261308s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (185.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21448
PHY-1001 : End DR Iter 1; 0.004970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.377864s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (116.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.583510s wall, 1.765625s user + 0.109375s system = 1.875000s CPU (118.4%)

RUN-1004 : used memory is 596 MB, reserved memory is 599 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2241
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 8866 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.375224s wall, 4.921875s user + 0.015625s system = 4.937500s CPU (359.0%)

RUN-1004 : used memory is 597 MB, reserved memory is 599 MB, peak memory is 925 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.386023s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.3%)

RUN-1004 : used memory is 630 MB, reserved memory is 633 MB, peak memory is 925 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.364976s wall, 0.859375s user + 0.250000s system = 1.109375s CPU (15.1%)

RUN-1004 : used memory is 637 MB, reserved memory is 641 MB, peak memory is 925 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.107688s wall, 2.390625s user + 0.250000s system = 2.640625s CPU (29.0%)

RUN-1004 : used memory is 595 MB, reserved memory is 599 MB, peak memory is 925 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 795/169 useful/useless nets, 438/55 useful/useless insts
SYN-1015 : Optimize round 1, 160 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6191.67 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 6191.70 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6191.76 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1492): len = 60567.5, overlap = 4.5
PHY-3002 : Step(1493): len = 54112.9, overlap = 4.5
PHY-3002 : Step(1494): len = 36877.3, overlap = 2.25
PHY-3002 : Step(1495): len = 30821.3, overlap = 0
PHY-3002 : Step(1496): len = 24791.1, overlap = 4.5
PHY-3002 : Step(1497): len = 22118.2, overlap = 2.25
PHY-3002 : Step(1498): len = 18110, overlap = 5
PHY-3002 : Step(1499): len = 16745.3, overlap = 2.25
PHY-3002 : Step(1500): len = 15171.8, overlap = 4.5
PHY-3002 : Step(1501): len = 12516.9, overlap = 2.25
PHY-3002 : Step(1502): len = 11927, overlap = 3.4375
PHY-3002 : Step(1503): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(1504): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(1505): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(1506): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(1507): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(1508): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(1509): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(1510): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(1511): len = 8306, overlap = 10.4063
PHY-3002 : Step(1512): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(1513): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1514): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1515): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(1516): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(1517): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(1518): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(1519): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(1520): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(1521): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(1522): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(1523): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(1524): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(1525): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(1526): len = 7982, overlap = 10.3438
PHY-3002 : Step(1527): len = 8118.8, overlap = 10
PHY-3002 : Step(1528): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(1529): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(1530): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(1531): len = 7351.9, overlap = 18
PHY-3002 : Step(1532): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(1533): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(1534): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(1535): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(1536): len = 7174.6, overlap = 15.375
PHY-3002 : Step(1537): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(1538): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(1539): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(1540): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1541): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1542): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(1543): len = 7700.4, overlap = 29.625
PHY-3002 : Step(1544): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(1545): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(1546): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(1547): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(1548): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(1549): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(1550): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(1551): len = 7076.4, overlap = 20
PHY-3002 : Step(1552): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(1553): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1554): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1555): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(1556): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1557): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1558): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028733s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (217.5%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.093059s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (167.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1311, tnet num: 393, tinst num: 334, tnode num: 1410, tedge num: 1957.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202739s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.312712s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (119.9%)

OPT-1001 : End physical optimization;  0.318976s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (117.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.014440s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(1559): len = 7419.7, overlap = 16
PHY-3002 : Step(1560): len = 7419.7, overlap = 16
PHY-3002 : Step(1561): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(1562): len = 7677.4, overlap = 12
PHY-3002 : Step(1563): len = 7677.4, overlap = 12
PHY-3002 : Step(1564): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(1565): len = 7751.6, overlap = 11.5
PHY-3002 : Step(1566): len = 7775.4, overlap = 13
PHY-3002 : Step(1567): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034594s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (180.7%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1568): len = 9116.1, overlap = 2.75
PHY-3002 : Step(1569): len = 9070.3, overlap = 3
PHY-3002 : Step(1570): len = 9014.5, overlap = 3.25
PHY-3002 : Step(1571): len = 8948, overlap = 3.25
PHY-3002 : Step(1572): len = 8940.1, overlap = 3.5
PHY-3002 : Step(1573): len = 8945.5, overlap = 3.25
PHY-3002 : Step(1574): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006811s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002661s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (1174.5%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030943s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (303.0%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.112195s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (153.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1230, tnet num: 366, tinst num: 255, tnode num: 1302, tedge num: 1860.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.222302s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (112.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.355320s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (123.1%)

OPT-1001 : End physical optimization;  0.361440s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (121.0%)

RUN-1003 : finish command "place" in  2.668157s wall, 3.640625s user + 1.265625s system = 4.906250s CPU (183.9%)

RUN-1004 : used memory is 596 MB, reserved memory is 599 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028591s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.104725s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (134.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046240s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.278308s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (117.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21448, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21448
PHY-1001 : End DR Iter 1; 0.005180s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.453109s wall, 1.500000s user + 0.046875s system = 1.546875s CPU (106.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.659981s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (110.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 600 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2241
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 418 valid insts, and 8864 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.642555s wall, 5.546875s user + 0.062500s system = 5.609375s CPU (341.5%)

RUN-1004 : used memory is 598 MB, reserved memory is 600 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.399179s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.5%)

RUN-1004 : used memory is 630 MB, reserved memory is 633 MB, peak memory is 927 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.304510s wall, 0.593750s user + 0.281250s system = 0.875000s CPU (12.0%)

RUN-1004 : used memory is 638 MB, reserved memory is 642 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.071146s wall, 2.109375s user + 0.343750s system = 2.453125s CPU (27.0%)

RUN-1004 : used memory is 510 MB, reserved memory is 509 MB, peak memory is 927 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/167 useful/useless nets, 440/53 useful/useless insts
SYN-1015 : Optimize round 1, 159 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7574.24 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7574.28 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7574.33 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1575): len = 60567.5, overlap = 4.5
PHY-3002 : Step(1576): len = 54112.9, overlap = 4.5
PHY-3002 : Step(1577): len = 36877.3, overlap = 2.25
PHY-3002 : Step(1578): len = 30821.3, overlap = 0
PHY-3002 : Step(1579): len = 24791.1, overlap = 4.5
PHY-3002 : Step(1580): len = 22118.2, overlap = 2.25
PHY-3002 : Step(1581): len = 18110, overlap = 5
PHY-3002 : Step(1582): len = 16745.3, overlap = 2.25
PHY-3002 : Step(1583): len = 15171.8, overlap = 4.5
PHY-3002 : Step(1584): len = 12516.9, overlap = 2.25
PHY-3002 : Step(1585): len = 11927, overlap = 3.4375
PHY-3002 : Step(1586): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(1587): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(1588): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(1589): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(1590): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(1591): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(1592): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(1593): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(1594): len = 8306, overlap = 10.4063
PHY-3002 : Step(1595): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(1596): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1597): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1598): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(1599): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(1600): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(1601): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(1602): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(1603): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(1604): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(1605): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(1606): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(1607): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(1608): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(1609): len = 7982, overlap = 10.3438
PHY-3002 : Step(1610): len = 8118.8, overlap = 10
PHY-3002 : Step(1611): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(1612): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(1613): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(1614): len = 7351.9, overlap = 18
PHY-3002 : Step(1615): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(1616): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(1617): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(1618): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(1619): len = 7174.6, overlap = 15.375
PHY-3002 : Step(1620): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(1621): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(1622): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(1623): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1624): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1625): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(1626): len = 7700.4, overlap = 29.625
PHY-3002 : Step(1627): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(1628): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(1629): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(1630): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(1631): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(1632): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(1633): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(1634): len = 7076.4, overlap = 20
PHY-3002 : Step(1635): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(1636): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1637): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1638): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(1639): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1640): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1641): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027702s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (282.0%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107697s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (145.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.210594s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.341357s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (114.4%)

OPT-1001 : End physical optimization;  0.347597s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (112.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.017554s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (178.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(1642): len = 7419.7, overlap = 16
PHY-3002 : Step(1643): len = 7419.7, overlap = 16
PHY-3002 : Step(1644): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(1645): len = 7677.4, overlap = 12
PHY-3002 : Step(1646): len = 7677.4, overlap = 12
PHY-3002 : Step(1647): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(1648): len = 7751.6, overlap = 11.5
PHY-3002 : Step(1649): len = 7775.4, overlap = 13
PHY-3002 : Step(1650): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035100s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (178.1%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1651): len = 9116.1, overlap = 2.75
PHY-3002 : Step(1652): len = 9070.3, overlap = 3
PHY-3002 : Step(1653): len = 9014.5, overlap = 3.25
PHY-3002 : Step(1654): len = 8948, overlap = 3.25
PHY-3002 : Step(1655): len = 8940.1, overlap = 3.5
PHY-3002 : Step(1656): len = 8945.5, overlap = 3.25
PHY-3002 : Step(1657): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007053s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002926s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028534s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (273.8%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.109453s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (142.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.250212s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.383516s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (110.0%)

OPT-1001 : End physical optimization;  0.389903s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (116.2%)

RUN-1003 : finish command "place" in  2.796264s wall, 3.718750s user + 1.421875s system = 5.140625s CPU (183.8%)

RUN-1004 : used memory is 523 MB, reserved memory is 530 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029355s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.5%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.100682s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045742s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.261161s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (215.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21184
PHY-1001 : End DR Iter 1; 0.005269s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.398013s wall, 1.578125s user + 0.171875s system = 1.750000s CPU (125.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.596455s wall, 1.765625s user + 0.171875s system = 1.937500s CPU (121.4%)

RUN-1004 : used memory is 563 MB, reserved memory is 571 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2234
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 416 valid insts, and 8857 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.433594s wall, 5.218750s user + 0.031250s system = 5.250000s CPU (366.2%)

RUN-1004 : used memory is 564 MB, reserved memory is 571 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.344596s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (101.1%)

RUN-1004 : used memory is 622 MB, reserved memory is 631 MB, peak memory is 927 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.449618s wall, 0.890625s user + 0.265625s system = 1.156250s CPU (15.5%)

RUN-1004 : used memory is 630 MB, reserved memory is 640 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.172071s wall, 2.390625s user + 0.328125s system = 2.718750s CPU (29.6%)

RUN-1004 : used memory is 588 MB, reserved memory is 598 MB, peak memory is 927 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 848/135 useful/useless nets, 476/36 useful/useless insts
SYN-1015 : Optimize round 1, 126 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 569/1 useful/useless nets, 305/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              172
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     45
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                 79

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |127    |45     |43     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 590/12 useful/useless nets, 339/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 910/2 useful/useless nets, 709/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 40 instances into 23 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7650.10 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7650.14 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7650.19 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               489
  #lut4                   107
  #lut5                    39
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             343

Utilization Statistics
#lut                      489   out of  19600    2.49%
#reg                       45   out of  19600    0.23%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |146    |343    |45     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (45 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 390 instances
RUN-1001 : 134 luts, 45 seqs, 140 mslices, 19 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 464 nets
RUN-1001 : 339 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 388 instances, 134 luts, 45 seqs, 159 slices, 27 macros(159 instances: 140 mslices 19 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103722
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 388.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1658): len = 65805.7, overlap = 2.25
PHY-3002 : Step(1659): len = 56247.5, overlap = 2.25
PHY-3002 : Step(1660): len = 38353.9, overlap = 2.25
PHY-3002 : Step(1661): len = 33900, overlap = 2.25
PHY-3002 : Step(1662): len = 24593.1, overlap = 2.25
PHY-3002 : Step(1663): len = 22756.8, overlap = 4.5
PHY-3002 : Step(1664): len = 15954.9, overlap = 4.5
PHY-3002 : Step(1665): len = 15840.8, overlap = 2.25
PHY-3002 : Step(1666): len = 13559.1, overlap = 8.75
PHY-3002 : Step(1667): len = 12412.8, overlap = 6.0625
PHY-3002 : Step(1668): len = 10681.3, overlap = 10
PHY-3002 : Step(1669): len = 8066.5, overlap = 9.6875
PHY-3002 : Step(1670): len = 8068.3, overlap = 10.5
PHY-3002 : Step(1671): len = 7321.9, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46073e-05
PHY-3002 : Step(1672): len = 7396.5, overlap = 10.5
PHY-3002 : Step(1673): len = 7375.2, overlap = 10.5
PHY-3002 : Step(1674): len = 7043, overlap = 7.625
PHY-3002 : Step(1675): len = 6933.3, overlap = 7.25
PHY-3002 : Step(1676): len = 6647.5, overlap = 6.875
PHY-3002 : Step(1677): len = 6588.2, overlap = 9.1875
PHY-3002 : Step(1678): len = 6541.2, overlap = 8.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92147e-05
PHY-3002 : Step(1679): len = 6624, overlap = 8.8125
PHY-3002 : Step(1680): len = 6628.4, overlap = 8.8125
PHY-3002 : Step(1681): len = 6628.4, overlap = 8.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138429
PHY-3002 : Step(1682): len = 6656, overlap = 7.6875
PHY-3002 : Step(1683): len = 6656, overlap = 7.6875
PHY-3002 : Step(1684): len = 6607.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006417s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54666e-06
PHY-3002 : Step(1685): len = 6767, overlap = 13.6875
PHY-3002 : Step(1686): len = 6767, overlap = 13.6875
PHY-3002 : Step(1687): len = 6712.3, overlap = 13.0938
PHY-3002 : Step(1688): len = 6712.3, overlap = 13.0938
PHY-3002 : Step(1689): len = 6641.4, overlap = 12.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.09333e-06
PHY-3002 : Step(1690): len = 6775.6, overlap = 12.2813
PHY-3002 : Step(1691): len = 6775.6, overlap = 12.2813
PHY-3002 : Step(1692): len = 6676.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01867e-05
PHY-3002 : Step(1693): len = 6993.5, overlap = 13.2813
PHY-3002 : Step(1694): len = 6993.5, overlap = 13.2813
PHY-3002 : Step(1695): len = 6805.3, overlap = 13.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77685e-05
PHY-3002 : Step(1696): len = 7119.8, overlap = 43.6875
PHY-3002 : Step(1697): len = 7119.8, overlap = 43.6875
PHY-3002 : Step(1698): len = 7204.5, overlap = 40.3125
PHY-3002 : Step(1699): len = 7204.5, overlap = 40.3125
PHY-3002 : Step(1700): len = 7214.4, overlap = 39.4375
PHY-3002 : Step(1701): len = 7214.4, overlap = 39.4375
PHY-3002 : Step(1702): len = 7337.4, overlap = 36.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55371e-05
PHY-3002 : Step(1703): len = 7795, overlap = 26.3438
PHY-3002 : Step(1704): len = 7839.8, overlap = 25.9063
PHY-3002 : Step(1705): len = 8006.2, overlap = 25.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10742e-05
PHY-3002 : Step(1706): len = 8141.6, overlap = 22.7813
PHY-3002 : Step(1707): len = 8193.5, overlap = 22.7813
PHY-3002 : Step(1708): len = 8193.5, overlap = 22.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.59 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12784, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 12944, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 13040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025812s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (242.1%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.092120s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (135.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1574, tnet num: 462, tinst num: 388, tnode num: 1724, tedge num: 2400.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.208228s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.320687s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (107.2%)

OPT-1001 : End physical optimization;  0.327465s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (114.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 134 LUT to BLE ...
SYN-4008 : Packed 134 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 135/346 primitive instances ...
PHY-3001 : End packing;  0.017803s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 284 instances
RUN-1001 : 140 mslices, 92 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 420 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 282 instances, 232 slices, 27 macros(159 instances: 140 mslices 19 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 8163.2, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.50741e-05
PHY-3002 : Step(1709): len = 8045, overlap = 20
PHY-3002 : Step(1710): len = 8045, overlap = 20
PHY-3002 : Step(1711): len = 8016.9, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130148
PHY-3002 : Step(1712): len = 8274.6, overlap = 16.5
PHY-3002 : Step(1713): len = 8274.6, overlap = 16.5
PHY-3002 : Step(1714): len = 8212.3, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000260296
PHY-3002 : Step(1715): len = 8406.3, overlap = 16.5
PHY-3002 : Step(1716): len = 8406.3, overlap = 16.5
PHY-3002 : Step(1717): len = 8416.3, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033865s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (230.7%)

PHY-3001 : Trial Legalized: Len = 11240.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1718): len = 9313.9, overlap = 5
PHY-3002 : Step(1719): len = 9278.7, overlap = 5.5
PHY-3002 : Step(1720): len = 9165.9, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00275147
PHY-3002 : Step(1721): len = 9181.9, overlap = 5.25
PHY-3002 : Step(1722): len = 9185.5, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00550295
PHY-3002 : Step(1723): len = 8959, overlap = 6.5
PHY-3002 : Step(1724): len = 8959, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10324, Over = 0
PHY-3001 : End spreading;  0.002800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10324, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 18680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026166s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.7%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.099367s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (110.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1445, tnet num: 418, tinst num: 282, tnode num: 1554, tedge num: 2248.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.216701s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.341097s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (105.4%)

OPT-1001 : End physical optimization;  0.347336s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.5%)

RUN-1003 : finish command "place" in  2.362173s wall, 3.609375s user + 0.937500s system = 4.546875s CPU (192.5%)

RUN-1004 : used memory is 589 MB, reserved memory is 598 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      452   out of  19600    2.31%
#reg                       45   out of  19600    0.23%
#le                       453
  #lut only               408   out of    453   90.07%
  #reg only                 1   out of    453    0.22%
  #lut&reg                 44   out of    453    9.71%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |453   |293    |159    |45     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 284 instances
RUN-1001 : 140 mslices, 92 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 420 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 18680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025663s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (487.1%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.096512s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (194.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.105378s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 57% nets.
PHY-1002 : len = 28360, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.305465s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (153.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28368
PHY-1001 : End DR Iter 1; 0.006748s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (231.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.477918s wall, 1.578125s user + 0.109375s system = 1.687500s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.672771s wall, 1.859375s user + 0.125000s system = 1.984375s CPU (118.6%)

RUN-1004 : used memory is 598 MB, reserved memory is 605 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      452   out of  19600    2.31%
#reg                       45   out of  19600    0.23%
#le                       453
  #lut only               408   out of    453   90.07%
  #reg only                 1   out of    453    0.22%
  #lut&reg                 44   out of    453    9.71%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |453   |293    |159    |45     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       250   
    #2         2        16   
    #3         3        31   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.56           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 284
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 420, pip num: 2716
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 515 valid insts, and 10484 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.335606s wall, 5.906250s user + 0.000000s system = 5.906250s CPU (442.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 605 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.327800s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 631 MB, reserved memory is 639 MB, peak memory is 927 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.368709s wall, 0.734375s user + 0.265625s system = 1.000000s CPU (13.6%)

RUN-1004 : used memory is 639 MB, reserved memory is 648 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.061803s wall, 2.187500s user + 0.312500s system = 2.500000s CPU (27.6%)

RUN-1004 : used memory is 595 MB, reserved memory is 604 MB, peak memory is 927 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 848/135 useful/useless nets, 476/36 useful/useless insts
SYN-1015 : Optimize round 1, 126 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 569/1 useful/useless nets, 305/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              172
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     45
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                 79

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |127    |45     |43     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 590/12 useful/useless nets, 339/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 912/2 useful/useless nets, 711/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 21 (4.62), #lev = 3 (2.40)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 42 instances into 23 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7699.81 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7699.84 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7699.90 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               489
  #lut4                   107
  #lut5                    39
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             343

Utilization Statistics
#lut                      489   out of  19600    2.49%
#reg                       45   out of  19600    0.23%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |146    |343    |45     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 17 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (45 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 390 instances
RUN-1001 : 134 luts, 45 seqs, 140 mslices, 19 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 464 nets
RUN-1001 : 339 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 388 instances, 134 luts, 45 seqs, 159 slices, 27 macros(159 instances: 140 mslices 19 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103722
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 388.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1725): len = 65805.7, overlap = 2.25
PHY-3002 : Step(1726): len = 56247.5, overlap = 2.25
PHY-3002 : Step(1727): len = 38353.9, overlap = 2.25
PHY-3002 : Step(1728): len = 33900, overlap = 2.25
PHY-3002 : Step(1729): len = 24593.1, overlap = 2.25
PHY-3002 : Step(1730): len = 22756.8, overlap = 4.5
PHY-3002 : Step(1731): len = 15954.9, overlap = 4.5
PHY-3002 : Step(1732): len = 15840.8, overlap = 2.25
PHY-3002 : Step(1733): len = 13559.1, overlap = 8.75
PHY-3002 : Step(1734): len = 12412.8, overlap = 6.0625
PHY-3002 : Step(1735): len = 10681.3, overlap = 10
PHY-3002 : Step(1736): len = 8066.5, overlap = 9.6875
PHY-3002 : Step(1737): len = 8068.3, overlap = 10.5
PHY-3002 : Step(1738): len = 7321.9, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.46073e-05
PHY-3002 : Step(1739): len = 7396.5, overlap = 10.5
PHY-3002 : Step(1740): len = 7375.2, overlap = 10.5
PHY-3002 : Step(1741): len = 7043, overlap = 7.625
PHY-3002 : Step(1742): len = 6933.3, overlap = 7.25
PHY-3002 : Step(1743): len = 6647.5, overlap = 6.875
PHY-3002 : Step(1744): len = 6588.2, overlap = 9.1875
PHY-3002 : Step(1745): len = 6541.2, overlap = 8.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.92147e-05
PHY-3002 : Step(1746): len = 6624, overlap = 8.8125
PHY-3002 : Step(1747): len = 6628.4, overlap = 8.8125
PHY-3002 : Step(1748): len = 6628.4, overlap = 8.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000138429
PHY-3002 : Step(1749): len = 6656, overlap = 7.6875
PHY-3002 : Step(1750): len = 6656, overlap = 7.6875
PHY-3002 : Step(1751): len = 6607.2, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005758s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.54666e-06
PHY-3002 : Step(1752): len = 6767, overlap = 13.6875
PHY-3002 : Step(1753): len = 6767, overlap = 13.6875
PHY-3002 : Step(1754): len = 6712.3, overlap = 13.0938
PHY-3002 : Step(1755): len = 6712.3, overlap = 13.0938
PHY-3002 : Step(1756): len = 6641.4, overlap = 12.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.09333e-06
PHY-3002 : Step(1757): len = 6775.6, overlap = 12.2813
PHY-3002 : Step(1758): len = 6775.6, overlap = 12.2813
PHY-3002 : Step(1759): len = 6676.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01867e-05
PHY-3002 : Step(1760): len = 6993.5, overlap = 13.2813
PHY-3002 : Step(1761): len = 6993.5, overlap = 13.2813
PHY-3002 : Step(1762): len = 6805.3, overlap = 13.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.77685e-05
PHY-3002 : Step(1763): len = 7119.8, overlap = 43.6875
PHY-3002 : Step(1764): len = 7119.8, overlap = 43.6875
PHY-3002 : Step(1765): len = 7204.5, overlap = 40.3125
PHY-3002 : Step(1766): len = 7204.5, overlap = 40.3125
PHY-3002 : Step(1767): len = 7214.4, overlap = 39.4375
PHY-3002 : Step(1768): len = 7214.4, overlap = 39.4375
PHY-3002 : Step(1769): len = 7337.4, overlap = 36.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.55371e-05
PHY-3002 : Step(1770): len = 7795, overlap = 26.3438
PHY-3002 : Step(1771): len = 7839.8, overlap = 25.9063
PHY-3002 : Step(1772): len = 8006.2, overlap = 25.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.10742e-05
PHY-3002 : Step(1773): len = 8141.6, overlap = 22.7813
PHY-3002 : Step(1774): len = 8193.5, overlap = 22.7813
PHY-3002 : Step(1775): len = 8193.5, overlap = 22.7813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.59 peak overflow 3.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12784, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 12944, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 13040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027602s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (339.6%)

PHY-1001 : Congestion index: top1 = 12.50, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.094637s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (165.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1574, tnet num: 462, tinst num: 388, tnode num: 1724, tedge num: 2400.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.209974s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.325378s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (115.3%)

OPT-1001 : End physical optimization;  0.332278s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (122.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 134 LUT to BLE ...
SYN-4008 : Packed 134 LUT and 44 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 135/346 primitive instances ...
PHY-3001 : End packing;  0.018094s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 284 instances
RUN-1001 : 140 mslices, 92 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 420 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 282 instances, 232 slices, 27 macros(159 instances: 140 mslices 19 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 8163.2, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.50741e-05
PHY-3002 : Step(1776): len = 8045, overlap = 20
PHY-3002 : Step(1777): len = 8045, overlap = 20
PHY-3002 : Step(1778): len = 8016.9, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130148
PHY-3002 : Step(1779): len = 8274.6, overlap = 16.5
PHY-3002 : Step(1780): len = 8274.6, overlap = 16.5
PHY-3002 : Step(1781): len = 8212.3, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000260296
PHY-3002 : Step(1782): len = 8406.3, overlap = 16.5
PHY-3002 : Step(1783): len = 8406.3, overlap = 16.5
PHY-3002 : Step(1784): len = 8416.3, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034898s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (179.1%)

PHY-3001 : Trial Legalized: Len = 11240.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1785): len = 9313.9, overlap = 5
PHY-3002 : Step(1786): len = 9278.7, overlap = 5.5
PHY-3002 : Step(1787): len = 9165.9, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00275147
PHY-3002 : Step(1788): len = 9181.9, overlap = 5.25
PHY-3002 : Step(1789): len = 9185.5, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00550295
PHY-3002 : Step(1790): len = 8959, overlap = 6.5
PHY-3002 : Step(1791): len = 8959, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 10324, Over = 0
PHY-3001 : End spreading;  0.002731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 10324, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 18680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028078s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.3%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.105422s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1445, tnet num: 418, tinst num: 282, tnode num: 1554, tedge num: 2248.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.226191s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (110.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.360163s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (104.1%)

OPT-1001 : End physical optimization;  0.367122s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (102.1%)

RUN-1003 : finish command "place" in  2.403467s wall, 3.578125s user + 0.953125s system = 4.531250s CPU (188.5%)

RUN-1004 : used memory is 594 MB, reserved memory is 603 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      452   out of  19600    2.31%
#reg                       45   out of  19600    0.23%
#le                       453
  #lut only               408   out of    453   90.07%
  #reg only                 1   out of    453    0.22%
  #lut&reg                 44   out of    453    9.71%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |453   |293    |159    |45     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 284 instances
RUN-1001 : 140 mslices, 92 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 420 nets
RUN-1001 : 295 nets have 2 pins
RUN-1001 : 62 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 18648, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 18680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 18680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025811s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (363.2%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.097123s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (160.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.133567s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (93.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 6136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 57% nets.
PHY-1002 : len = 28360, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.299768s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (182.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 28368, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28368
PHY-1001 : End DR Iter 1; 0.006698s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (933.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.522554s wall, 1.687500s user + 0.125000s system = 1.812500s CPU (119.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.720196s wall, 1.953125s user + 0.156250s system = 2.109375s CPU (122.6%)

RUN-1004 : used memory is 598 MB, reserved memory is 605 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      452   out of  19600    2.31%
#reg                       45   out of  19600    0.23%
#le                       453
  #lut only               408   out of    453   90.07%
  #reg only                 1   out of    453    0.22%
  #lut&reg                 44   out of    453    9.71%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |453   |293    |159    |45     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       250   
    #2         2        16   
    #3         3        31   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      11   
  Average     2.56           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 284
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 420, pip num: 2713
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 515 valid insts, and 10478 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.516940s wall, 6.437500s user + 0.046875s system = 6.484375s CPU (427.5%)

RUN-1004 : used memory is 598 MB, reserved memory is 605 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.396835s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (99.6%)

RUN-1004 : used memory is 629 MB, reserved memory is 637 MB, peak memory is 927 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.321033s wall, 0.593750s user + 0.281250s system = 0.875000s CPU (12.0%)

RUN-1004 : used memory is 637 MB, reserved memory is 646 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.075502s wall, 2.093750s user + 0.312500s system = 2.406250s CPU (26.5%)

RUN-1004 : used memory is 591 MB, reserved memory is 600 MB, peak memory is 927 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 828/136 useful/useless nets, 462/31 useful/useless insts
SYN-1015 : Optimize round 1, 116 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 11 better
SYN-1014 : Optimize round 3
SYN-1032 : 795/31 useful/useless nets, 438/22 useful/useless insts
SYN-1015 : Optimize round 3, 43 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2594 : bram inst: u_wave_ram/inst will be optimized to a new one with A-addr 0 due to const address
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 301/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 617/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8118.77 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8118.81 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8118.86 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |1      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 335 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91075.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 333.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1792): len = 58230.7, overlap = 2.25
PHY-3002 : Step(1793): len = 51375.6, overlap = 2.25
PHY-3002 : Step(1794): len = 32926.9, overlap = 2.25
PHY-3002 : Step(1795): len = 28677.9, overlap = 2.25
PHY-3002 : Step(1796): len = 21189.9, overlap = 0
PHY-3002 : Step(1797): len = 19958.7, overlap = 0
PHY-3002 : Step(1798): len = 15819.4, overlap = 2.25
PHY-3002 : Step(1799): len = 15012.6, overlap = 2.25
PHY-3002 : Step(1800): len = 12923.2, overlap = 2.5
PHY-3002 : Step(1801): len = 11226.1, overlap = 8.5625
PHY-3002 : Step(1802): len = 10364, overlap = 7.15625
PHY-3002 : Step(1803): len = 9190.7, overlap = 9.1875
PHY-3002 : Step(1804): len = 9136.4, overlap = 8.59375
PHY-3002 : Step(1805): len = 8582.3, overlap = 7.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000329265
PHY-3002 : Step(1806): len = 8647.5, overlap = 7.53125
PHY-3002 : Step(1807): len = 8628.5, overlap = 7.53125
PHY-3002 : Step(1808): len = 7929.5, overlap = 7.53125
PHY-3002 : Step(1809): len = 7922.2, overlap = 7.53125
PHY-3002 : Step(1810): len = 7936.9, overlap = 7.53125
PHY-3002 : Step(1811): len = 7841.2, overlap = 5.4375
PHY-3002 : Step(1812): len = 7808.6, overlap = 5.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005579s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (280.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000794953
PHY-3002 : Step(1813): len = 7757.5, overlap = 16.2188
PHY-3002 : Step(1814): len = 7785.4, overlap = 16.2188
PHY-3002 : Step(1815): len = 7801.3, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.42673e-05
PHY-3002 : Step(1816): len = 8740, overlap = 20.9688
PHY-3002 : Step(1817): len = 8821.8, overlap = 19.6563
PHY-3002 : Step(1818): len = 8943.6, overlap = 15.0313
PHY-3002 : Step(1819): len = 8673.4, overlap = 15.1563
PHY-3002 : Step(1820): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1821): len = 8665.9, overlap = 16.2188
PHY-3002 : Step(1822): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1823): len = 8346.9, overlap = 16.4063
PHY-3002 : Step(1824): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1825): len = 8388.8, overlap = 13.9375
PHY-3002 : Step(1826): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1827): len = 8206.7, overlap = 13.9063
PHY-3002 : Step(1828): len = 8246.8, overlap = 13.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.85347e-05
PHY-3002 : Step(1829): len = 8475.7, overlap = 12.1875
PHY-3002 : Step(1830): len = 8503.3, overlap = 12.125
PHY-3002 : Step(1831): len = 8559, overlap = 11.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137069
PHY-3002 : Step(1832): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1833): len = 8552.1, overlap = 12.0938
PHY-3002 : Step(1834): len = 8547.8, overlap = 12.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.31 peak overflow 2.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 12512, over cnt = 19(0%), over = 31, worst = 4
PHY-1002 : len = 12704, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 12696, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 12744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029515s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.9%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.097374s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1289, tnet num: 393, tinst num: 333, tnode num: 1384, tedge num: 1905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202399s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.316605s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.7%)

OPT-1001 : End physical optimization;  0.322145s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (135.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/308 primitive instances ...
PHY-3001 : End packing;  0.014666s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (213.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 207 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 8591, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.02724e-05
PHY-3002 : Step(1835): len = 8188.4, overlap = 11.75
PHY-3002 : Step(1836): len = 8075.4, overlap = 12.5
PHY-3002 : Step(1837): len = 8075.4, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000140545
PHY-3002 : Step(1838): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1839): len = 8313.4, overlap = 12.75
PHY-3002 : Step(1840): len = 8274.2, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00028109
PHY-3002 : Step(1841): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1842): len = 8412.5, overlap = 12.75
PHY-3002 : Step(1843): len = 8394.5, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031292s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.9%)

PHY-3001 : Trial Legalized: Len = 10786
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1844): len = 9449.4, overlap = 1.75
PHY-3002 : Step(1845): len = 9379.3, overlap = 2.75
PHY-3002 : Step(1846): len = 9110.2, overlap = 3.5
PHY-3002 : Step(1847): len = 9022.5, overlap = 4
PHY-3002 : Step(1848): len = 9022, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005887s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (530.9%)

PHY-3001 : Legalized: Len = 9668, Over = 0
PHY-3001 : End spreading;  0.002627s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9668, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.103156s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1203, tnet num: 366, tinst num: 255, tnode num: 1266, tedge num: 1800.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.213430s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.337991s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.1%)

OPT-1001 : End physical optimization;  0.345103s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (131.3%)

RUN-1003 : finish command "place" in  2.131623s wall, 2.671875s user + 0.734375s system = 3.406250s CPU (159.8%)

RUN-1004 : used memory is 591 MB, reserved memory is 598 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 76 lslices, 44 pads, 1 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 46 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15160, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 15240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025218s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (247.8%)

PHY-1001 : Congestion index: top1 = 16.88, top5 = 1.88, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.094624s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (132.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.045892s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 20744, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.251924s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (148.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20744, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20744
PHY-1001 : End DR Iter 1; 0.006260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.359730s wall, 1.390625s user + 0.109375s system = 1.500000s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.551196s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (110.8%)

RUN-1004 : used memory is 592 MB, reserved memory is 599 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |1      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        17   
    #3         3        16   
    #4         4        13   
    #5        5-10      48   
    #6       11-50      7    
  Average     2.42           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2205
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 417 valid insts, and 8761 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:010000000000000000000000" in  1.211676s wall, 4.796875s user + 0.046875s system = 4.843750s CPU (399.8%)

RUN-1004 : used memory is 592 MB, reserved memory is 599 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1291, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.356170s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.2%)

RUN-1004 : used memory is 625 MB, reserved memory is 633 MB, peak memory is 927 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.484064s wall, 0.796875s user + 0.343750s system = 1.140625s CPU (15.2%)

RUN-1004 : used memory is 633 MB, reserved memory is 641 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.212684s wall, 2.265625s user + 0.375000s system = 2.640625s CPU (28.7%)

RUN-1004 : used memory is 591 MB, reserved memory is 599 MB, peak memory is 927 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=800,DATA_DEPTH_B=800,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 2 instances.
SYN-5034 WARNING: Undriven pin: model "top" / pin "ADC_CLK" net"ADC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_CLK" net"DAC_CLK"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[9]" net"DAC_DATA[9]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[8]" net"DAC_DATA[8]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[7]" net"DAC_DATA[7]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[6]" net"DAC_DATA[6]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[5]" net"DAC_DATA[5]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[4]" net"DAC_DATA[4]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[3]" net"DAC_DATA[3]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[2]" net"DAC_DATA[2]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[1]" net"DAC_DATA[1]"
SYN-5034 WARNING: Undriven pin: model "top" / pin "DAC_DATA[0]" net"DAC_DATA[0]"
SYN-1014 : Optimize round 1
SYN-1032 : 797/167 useful/useless nets, 440/53 useful/useless insts
SYN-1015 : Optimize round 1, 159 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 1 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 490/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 250/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
SYN-1032 : 517/1 useful/useless nets, 268/1 useful/useless insts
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              154
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     12
  #bufif1                  12
  #MX21                    96
  #FADD                     0
  #DFF                     28
  #LATCH                    0
#MACRO_ADD                 33
#MACRO_EQ                   5
#MACRO_MUX                 63

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |28     |40     |
|  pll_inst      |clk_vga     |0      |0      |1      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 538/12 useful/useless nets, 302/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Optimize round 1, 0 better
SYN-1032 : 5/1 useful/useless nets, 3/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 323/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 804/2 useful/useless nets, 618/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8226.12 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8226.16 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.50), #lev = 4 (2.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8226.22 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               432
  #lut4                   102
  #lut5                    22
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             308

Utilization Statistics
#lut                      432   out of  19600    2.20%
#reg                       28   out of  19600    0.14%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |124    |308    |28     |2      |0      |
|  pll_inst      |clk_vga     |0      |0      |0      |0      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "clk_vga" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 17 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 336 instances
RUN-1001 : 112 luts, 28 seqs, 131 mslices, 14 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 395 nets
RUN-1001 : 291 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 112 luts, 28 seqs, 145 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 91585.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 334.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1849): len = 60567.5, overlap = 4.5
PHY-3002 : Step(1850): len = 54112.9, overlap = 4.5
PHY-3002 : Step(1851): len = 36877.3, overlap = 2.25
PHY-3002 : Step(1852): len = 30821.3, overlap = 0
PHY-3002 : Step(1853): len = 24791.1, overlap = 4.5
PHY-3002 : Step(1854): len = 22118.2, overlap = 2.25
PHY-3002 : Step(1855): len = 18110, overlap = 5
PHY-3002 : Step(1856): len = 16745.3, overlap = 2.25
PHY-3002 : Step(1857): len = 15171.8, overlap = 4.5
PHY-3002 : Step(1858): len = 12516.9, overlap = 2.25
PHY-3002 : Step(1859): len = 11927, overlap = 3.4375
PHY-3002 : Step(1860): len = 10108.9, overlap = 8.03125
PHY-3002 : Step(1861): len = 9468.7, overlap = 12.6563
PHY-3002 : Step(1862): len = 9422.5, overlap = 13.0938
PHY-3002 : Step(1863): len = 8356.3, overlap = 12.6563
PHY-3002 : Step(1864): len = 8252.5, overlap = 13.0938
PHY-3002 : Step(1865): len = 8252.5, overlap = 13.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.50522e-05
PHY-3002 : Step(1866): len = 8379.9, overlap = 12.6563
PHY-3002 : Step(1867): len = 8389.1, overlap = 12.6563
PHY-3002 : Step(1868): len = 8306, overlap = 10.4063
PHY-3002 : Step(1869): len = 8229.7, overlap = 10.4063
PHY-3002 : Step(1870): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1871): len = 7886.5, overlap = 10.5938
PHY-3002 : Step(1872): len = 7926.7, overlap = 12.4063
PHY-3002 : Step(1873): len = 7927.9, overlap = 12.4063
PHY-3002 : Step(1874): len = 7926.1, overlap = 12.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.01044e-05
PHY-3002 : Step(1875): len = 7794.9, overlap = 12.4063
PHY-3002 : Step(1876): len = 7794.9, overlap = 12.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000140209
PHY-3002 : Step(1877): len = 7869.1, overlap = 12.4063
PHY-3002 : Step(1878): len = 7871.9, overlap = 10.1563
PHY-3002 : Step(1879): len = 7874, overlap = 10.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005799s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367325
PHY-3002 : Step(1880): len = 8095.8, overlap = 16.5625
PHY-3002 : Step(1881): len = 7988.3, overlap = 15.4688
PHY-3002 : Step(1882): len = 7941.9, overlap = 13.9063
PHY-3002 : Step(1883): len = 7982, overlap = 10.3438
PHY-3002 : Step(1884): len = 8118.8, overlap = 10
PHY-3002 : Step(1885): len = 7941.7, overlap = 11.3438
PHY-3002 : Step(1886): len = 7928.6, overlap = 11.4063
PHY-3002 : Step(1887): len = 7421.3, overlap = 14.9063
PHY-3002 : Step(1888): len = 7351.9, overlap = 18
PHY-3002 : Step(1889): len = 7353.2, overlap = 17.1875
PHY-3002 : Step(1890): len = 7184.7, overlap = 15.8438
PHY-3002 : Step(1891): len = 7157.5, overlap = 15.4375
PHY-3002 : Step(1892): len = 7144, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00073465
PHY-3002 : Step(1893): len = 7174.6, overlap = 15.375
PHY-3002 : Step(1894): len = 7174.6, overlap = 15.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0014693
PHY-3002 : Step(1895): len = 7128.6, overlap = 15.9688
PHY-3002 : Step(1896): len = 7128.6, overlap = 15.9688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.16805e-05
PHY-3002 : Step(1897): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1898): len = 7984.1, overlap = 31.75
PHY-3002 : Step(1899): len = 7692.2, overlap = 29.1875
PHY-3002 : Step(1900): len = 7700.4, overlap = 29.625
PHY-3002 : Step(1901): len = 7665.8, overlap = 27.9375
PHY-3002 : Step(1902): len = 7679.6, overlap = 27.6875
PHY-3002 : Step(1903): len = 7338.4, overlap = 25.1563
PHY-3002 : Step(1904): len = 7344.7, overlap = 25.0625
PHY-3002 : Step(1905): len = 7351.5, overlap = 22.7813
PHY-3002 : Step(1906): len = 7355.4, overlap = 18.1875
PHY-3002 : Step(1907): len = 7154.3, overlap = 18.9375
PHY-3002 : Step(1908): len = 7076.4, overlap = 20
PHY-3002 : Step(1909): len = 7089.9, overlap = 20.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33609e-05
PHY-3002 : Step(1910): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1911): len = 7207.8, overlap = 20.6875
PHY-3002 : Step(1912): len = 7216.5, overlap = 17.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67218e-05
PHY-3002 : Step(1913): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1914): len = 7501.4, overlap = 18.4688
PHY-3002 : Step(1915): len = 7461.1, overlap = 17.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 34.53 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 10152, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 10200, over cnt = 7(0%), over = 10, worst = 2
PHY-1002 : len = 10344, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 10360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029092s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (214.8%)

PHY-1001 : Congestion index: top1 = 11.88, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.096016s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (130.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1309, tnet num: 393, tinst num: 334, tnode num: 1404, tedge num: 1925.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203248s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.316212s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (108.7%)

OPT-1001 : End physical optimization;  0.321846s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (106.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 112 LUT to BLE ...
SYN-4008 : Packed 112 LUT and 27 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 113/309 primitive instances ...
PHY-3001 : End packing;  0.014652s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 255 instances, 206 slices, 25 macros(145 instances: 131 mslices 14 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 7494, Over = 15.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45172e-05
PHY-3002 : Step(1916): len = 7419.7, overlap = 16
PHY-3002 : Step(1917): len = 7419.7, overlap = 16
PHY-3002 : Step(1918): len = 7432.2, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109034
PHY-3002 : Step(1919): len = 7677.4, overlap = 12
PHY-3002 : Step(1920): len = 7677.4, overlap = 12
PHY-3002 : Step(1921): len = 7606.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218069
PHY-3002 : Step(1922): len = 7751.6, overlap = 11.5
PHY-3002 : Step(1923): len = 7775.4, overlap = 13
PHY-3002 : Step(1924): len = 7812.4, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034737s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (179.9%)

PHY-3001 : Trial Legalized: Len = 10178
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1925): len = 9116.1, overlap = 2.75
PHY-3002 : Step(1926): len = 9070.3, overlap = 3
PHY-3002 : Step(1927): len = 9014.5, overlap = 3.25
PHY-3002 : Step(1928): len = 8948, overlap = 3.25
PHY-3002 : Step(1929): len = 8940.1, overlap = 3.5
PHY-3002 : Step(1930): len = 8945.5, overlap = 3.25
PHY-3002 : Step(1931): len = 8948.6, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005725s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9656, Over = 0
PHY-3001 : End spreading;  0.002702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9656, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027311s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (171.6%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.100859s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (139.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 1228, tnet num: 366, tinst num: 255, tnode num: 1296, tedge num: 1828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.252730s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (105.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.377553s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (120.0%)

OPT-1001 : End physical optimization;  0.383242s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (118.2%)

RUN-1003 : finish command "place" in  2.685716s wall, 3.578125s user + 1.531250s system = 5.109375s CPU (190.2%)

RUN-1004 : used memory is 574 MB, reserved memory is 582 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 257 instances
RUN-1001 : 131 mslices, 75 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 368 nets
RUN-1001 : 264 nets have 2 pins
RUN-1001 : 45 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 14648, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 14672, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 14664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028064s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (501.1%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 1.25, top10 = 0.00, top15 = 0.00.
PHY-1001 : End global routing;  0.100081s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (203.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.046101s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 3312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 54% nets.
PHY-1002 : len = 21184, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.261778s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (161.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 21184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 21184
PHY-1001 : End DR Iter 1; 0.005101s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.354776s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (114.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.560864s wall, 1.750000s user + 0.140625s system = 1.890625s CPU (121.1%)

RUN-1004 : used memory is 578 MB, reserved memory is 585 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        44
  #input                   13
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      402   out of  19600    2.05%
#reg                       28   out of  19600    0.14%
#le                       403
  #lut only               375   out of    403   93.05%
  #reg only                 1   out of    403    0.25%
  #lut&reg                 27   out of    403    6.70%
#dsp                        0   out of     29    0.00%
#bram                       2   out of     64    3.13%
  #bram9k                   2
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       44   out of    188   23.40%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]      INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]      INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]      INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]      INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]      INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]      INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]      INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]      INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]      INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]      INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK       OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK       OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]     OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]     OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]     OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]     OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]     OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]     OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]     OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]     OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]     OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]     OUTPUT        T13        LVCMOS33           8            NONE       NONE    
   VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
   VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
   VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
   VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
   VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
   VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
   VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
   VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
   VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
   VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
   VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
   VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
   VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
   VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
   VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync      OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync      OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |403   |257    |145    |28     |2      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       219   
    #2         2        16   
    #3         3        15   
    #4         4        14   
    #5        5-10      49   
    #6       11-50      7    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 257
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 368, pip num: 2234
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 416 valid insts, and 8857 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100100100000000000000000" in  1.481569s wall, 5.390625s user + 0.031250s system = 5.421875s CPU (366.0%)

RUN-1004 : used memory is 578 MB, reserved memory is 585 MB, peak memory is 927 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.349968s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.7%)

RUN-1004 : used memory is 628 MB, reserved memory is 636 MB, peak memory is 927 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.479467s wall, 0.625000s user + 0.328125s system = 0.953125s CPU (12.7%)

RUN-1004 : used memory is 636 MB, reserved memory is 644 MB, peak memory is 927 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.181159s wall, 2.093750s user + 0.375000s system = 2.468750s CPU (26.9%)

RUN-1004 : used memory is 593 MB, reserved memory is 601 MB, peak memory is 927 MB
GUI-1001 : Download success!
