>[!note] RISC-V Memory Instructions
>The following are the storing/loading instructions in 32-bit RISC-V. The first three **loading** operations follow the format <span style="color:rgb(172, 78, 244)">**operand**</span> <span style="color:rgb(255, 192, 0)">**rd**</span> <span style="color:rgb(0, 176, 240)">**imm**</span>**(**<span style="font-weight:bold; font-style:italic; color:rgb(0, 176, 80)">**rs1**</span>**)**, whereas the last two loading operations follow the format <span style="color:rgb(172, 78, 244)">**operand**</span> <span style="color:rgb(255, 192, 0)">**rd**</span> <span style="color:rgb(0, 176, 240)">**imm**</span>. Every single **storing** operation follows the format <span style="color:rgb(172, 78, 244)">**operand**</span> <span style="color:rgb(0, 176, 80)">**rs2**</span> <span style="color:rgb(0, 176, 240)">**imm**</span>**(**<span style="color:rgb(0, 176, 80)">**rs1**</span>**)**:
>
>| Operation |                                     Description                                      |
| :-------: | :----------------------------------------------------------------------------------: |
|   lw(u)   | Loads a 4-byte "word" of memory into the destination register `rd` from address `rs1 + imm`. |
|    sw     |         Stores in `rs1 + imm` a 4-byte "word" address from `rs2`.          |
|   lb(u)   | Loads 1 byte of memory into the destination register `rd` from address `rs1 + imm`.  |
|    sb     |         Stores in `rs2` a 1-byte address starting at `rs1 + imm` in memory.          |
|   lh(u)   | Loads a 2-byte "half word" of memory into the destination register `rd` from address `rs1 + imm`. |
|    sh     |         Stores in `rs2` a 2-byte "half word" address starting at `rs1 + imm` in memory.          |
| li rd imm |         Sets the register `rd` an "upper" (unsigned) immediate value.          |
>>[!warning] Note 2!
>>Your <span style="color:rgb(0, 176, 240)">**imm**</span> value must be equal to the amount of bytes you want to shift <span style="color:rgb(0, 176, 240)">**imm**</span> by.

# Intuition
How are bytes loaded and stored in RISC-V? 