Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Apr 13 03:30:29 2022
| Host             : Home-PC running 64-bit major release  (build 9200)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.574        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.398        |
| Device Static (W)        | 0.175        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 55.3         |
| Junction Temperature (C) | 54.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.110 |       10 |       --- |             --- |
| Slice Logic              |     0.100 |    46125 |       --- |             --- |
|   LUT as Logic           |     0.078 |    14285 |     53200 |           26.85 |
|   CARRY4                 |     0.011 |     1744 |     13300 |           13.11 |
|   Register               |     0.008 |    23865 |    106400 |           22.43 |
|   LUT as Shift Register  |     0.002 |      853 |     17400 |            4.90 |
|   LUT as Distributed RAM |    <0.001 |      392 |     17400 |            2.25 |
|   F7/F8 Muxes            |    <0.001 |      249 |     53200 |            0.47 |
|   Others                 |     0.000 |     1806 |       --- |             --- |
| Signals                  |     0.100 |    31719 |       --- |             --- |
| Block RAM                |     0.006 |        6 |       140 |            4.29 |
| MMCM                     |     0.119 |        1 |         4 |           25.00 |
| DSPs                     |     0.034 |       28 |       220 |           12.73 |
| I/O                      |     0.393 |       69 |       125 |           55.20 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.175 |          |           |                 |
| Total                    |     2.574 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.376 |       0.353 |      0.023 |
| Vccaux    |       1.800 |     0.104 |       0.085 |      0.019 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.134 |       0.133 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.769 |       0.726 |      0.042 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]        |            10.0 |
| clk_fpga_1                                                                                 | i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]        |             5.0 |
| clk_out1_system_clk_wiz_0_1                                                                | i_system_wrapper/system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_1 |            10.0 |
| clkfbout_system_clk_wiz_0_1                                                                | i_system_wrapper/system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_1 |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| rx_clk                                                                                     | i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk         |             8.0 |
| rx_clk                                                                                     | rx_clk_in_p                                                          |             8.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| system_top                 |     2.398 |
|   dbg_hub                  |     0.003 |
|     inst                   |     0.003 |
|       BSCANID.u_xsdbm_id   |     0.003 |
|   gpio_bd_IOBUF[0]_inst    |     0.001 |
|   gpio_bd_IOBUF[10]_inst   |     0.001 |
|   gpio_bd_IOBUF[1]_inst    |     0.001 |
|   gpio_bd_IOBUF[2]_inst    |     0.001 |
|   gpio_bd_IOBUF[3]_inst    |     0.001 |
|   gpio_bd_IOBUF[4]_inst    |     0.001 |
|   gpio_bd_IOBUF[5]_inst    |     0.001 |
|   gpio_bd_IOBUF[6]_inst    |     0.001 |
|   gpio_bd_IOBUF[7]_inst    |     0.001 |
|   gpio_bd_IOBUF[8]_inst    |     0.001 |
|   gpio_bd_IOBUF[9]_inst    |     0.001 |
|   gpio_clksel_IOBUF_inst   |     0.001 |
|   gpio_ctl_IOBUF[1]_inst   |     0.002 |
|   gpio_ctl_IOBUF[2]_inst   |     0.002 |
|   gpio_ctl_IOBUF[3]_inst   |     0.002 |
|   i_system_wrapper         |     2.359 |
|     system_i               |     2.359 |
|       axi_ad9361           |     0.631 |
|       axi_ad9361_adc_dma   |     0.007 |
|       axi_ad9361_dac_dma   |     0.008 |
|       axi_cpu_interconnect |     0.005 |
|       axi_gpreg            |     0.002 |
|       axi_hp1_interconnect |     0.008 |
|       axi_hp2_interconnect |     0.008 |
|       axi_iic_main         |     0.002 |
|       axi_sysid_0          |     0.001 |
|       clk_wiz_0            |     0.120 |
|       ila_0                |     0.021 |
|       sys_ps7              |     1.541 |
|       util_ad9361_adc_pack |     0.002 |
+----------------------------+-----------+


