$date
	Sat Sep 20 17:35:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_4bit_dataflow_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " CarryOut $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 4 ' Sum [3:0] $end
$var wire 1 " CarryOut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 '
b10 &
b1 %
b10 $
b1 #
0"
b11 !
$end
#10
b1100 !
b1100 '
b111 $
b111 &
b101 #
b101 %
#20
b0 !
b0 '
1"
b1 $
b1 &
b1111 #
b1111 %
#30
b111 !
b111 '
b1101 $
b1101 &
b1010 #
b1010 %
#40
b1110 !
b1110 '
b1111 $
b1111 &
b1111 #
b1111 %
#50
