 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_adder
Version: V-2023.12-SP5
Date   : Mon Apr  7 23:04:40 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: dto_reg_7_ (rising edge-triggered flip-flop)
  Endpoint: dto[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_adder           8000                  saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  dto_reg_7_/CLK (SDFFARX1_LVT)            0.00       0.00 r
  dto_reg_7_/Q (SDFFARX1_LVT)              0.12       0.12 r
  U31/Y (NBUFFX2_LVT)                      0.04       0.16 r
  dto[7] (out)                             0.00       0.16 r
  data arrival time                                   0.16
  -----------------------------------------------------------
  (Path is unconstrained)


1
