Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Reading design: washing_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "washing_machine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "washing_machine"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : washing_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "washing_machine.v" in library work
Module <washing_machine> compiled
No errors in compilation
Analysis of file <"washing_machine.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <washing_machine> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <washing_machine>.
WARNING:Xst:1467 - "washing_machine.v" line 229: Reset or set value is not constant in <shutdown_start>. It could involve simulation mismatches
WARNING:Xst:1467 - "washing_machine.v" line 340: Reset or set value is not constant in <time_led>. It could involve simulation mismatches
WARNING:Xst:1467 - "washing_machine.v" line 356: Reset or set value is not constant in <process_state>. It could involve simulation mismatches
WARNING:Xst:1467 - "washing_machine.v" line 356: Reset or set value is not constant in <process_state>. It could involve simulation mismatches
WARNING:Xst:1467 - "washing_machine.v" line 357: Reset or set value is not constant in <auto_state>. It could involve simulation mismatches
WARNING:Xst:1467 - "washing_machine.v" line 357: Reset or set value is not constant in <auto_state>. It could involve simulation mismatches
WARNING:Xst:905 - "washing_machine.v" line 370: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mode_save>
Module <washing_machine> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <washing_machine>.
    Related source file is "washing_machine.v".
WARNING:Xst:646 - Signal <timer_pulse> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ag_helper> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 6-bit latch for signal <time_limit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <mode_choose_state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <auto_save>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <wash_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 5-bit latch for signal <blink>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit register for signal <ag>.
    Found 4-bit register for signal <an>.
    Found 1-bit register for signal <power_led>.
    Found 16-bit comparator less for signal <an$cmp_lt0000> created at line 97.
    Found 16-bit comparator less for signal <an$cmp_lt0001> created at line 117.
    Found 16-bit comparator less for signal <an$cmp_lt0002> created at line 149.
    Found 16-bit register for signal <an_timer>.
    Found 1-bit register for signal <auto_state>.
    Found 3-bit up counter for signal <mode_save>.
    Found 26-bit register for signal <ns_timer>.
    Found 6-bit comparator greater for signal <old_ag_helper_5$cmp_gt0000> created at line 120.
    Found 6-bit comparator greater for signal <old_ag_helper_5$cmp_gt0001> created at line 124.
    Found 6-bit comparator greater for signal <old_ag_helper_5$cmp_gt0002> created at line 128.
    Found 6-bit subtractor for signal <old_ag_helper_5$share0000>.
    Found 6-bit comparator greater for signal <old_ag_helper_6$cmp_gt0000> created at line 172.
    Found 6-bit comparator greater for signal <old_ag_helper_6$cmp_gt0001> created at line 176.
    Found 6-bit comparator greater for signal <old_ag_helper_6$cmp_gt0002> created at line 180.
    Found 6-bit subtractor for signal <old_ag_helper_6$share0000>.
    Found 3-bit adder for signal <old_mode_save_8$add0000> created at line 292.
    Found 5-bit adder for signal <old_shutdown_count_7$add0000> created at line 267.
    Found 1-bit register for signal <pause_save>.
    Found 5-bit register for signal <process_state>.
    Found 1-bit register for signal <real_clk>.
    Found 26-bit comparator less for signal <real_clk$cmp_lt0000> created at line 78.
    Found 1-bit register for signal <shutdown>.
    Found 5-bit up counter for signal <shutdown_count>.
    Found 1-bit register for signal <shutdown_start>.
    Found 6-bit down counter for signal <time_led>.
    Found 6-bit comparator greater for signal <time_led$cmp_gt0000> created at line 353.
    Found 1-bit register for signal <wash_done>.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0000> created at line 373.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0001> created at line 378.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0002> created at line 383.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0003> created at line 388.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0004> created at line 393.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0005> created at line 403.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0006> created at line 430.
    Found 6-bit comparator greater for signal <wash_temp$cmp_gt0007> created at line 452.
    Summary:
	inferred   3 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  19 Comparator(s).
Unit <washing_machine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Counters                                             : 3
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
# Registers                                            : 12
 1-bit register                                        : 7
 16-bit register                                       : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 1
 5-bit latch                                           : 3
 6-bit latch                                           : 1
# Comparators                                          : 19
 16-bit comparator less                                : 3
 26-bit comparator less                                : 1
 6-bit comparator greater                              : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <4>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 2
# Counters                                             : 3
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Latches                                              : 5
 1-bit latch                                           : 1
 5-bit latch                                           : 3
 6-bit latch                                           : 1
# Comparators                                          : 19
 16-bit comparator less                                : 3
 26-bit comparator less                                : 1
 6-bit comparator greater                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <process_state_0> in Unit <washing_machine> is equivalent to the following 4 FFs/Latches, which will be removed : <process_state_1> <process_state_2> <process_state_3> <process_state_4> 
INFO:Xst:2261 - The FF/Latch <auto_save> in Unit <washing_machine> is equivalent to the following FF/Latch, which will be removed : <time_limit_5> 
INFO:Xst:2261 - The FF/Latch <mode_choose_state_3> in Unit <washing_machine> is equivalent to the following 2 FFs/Latches, which will be removed : <mode_choose_state_4> <time_limit_3> 
WARNING:Xst:1293 - FF/Latch <mode_choose_state_3> has a constant value of 0 in block <washing_machine>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <washing_machine> ...
WARNING:Xst:1293 - FF/Latch <ag_0> has a constant value of 1 in block <washing_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mode_save_2> has a constant value of 0 in block <washing_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wash_temp_0> has a constant value of 1 in block <washing_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <auto_save> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_0> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_3> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_4> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_3> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_4> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <mode_choose_state_0> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <mode_choose_state_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <mode_choose_state_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_0> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_4> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1293 - FF/Latch <mode_save_2> has a constant value of 0 in block <washing_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wash_temp_0> has a constant value of 1 in block <washing_machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <auto_save> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_0> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_3> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <blink_4> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_3> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <wash_temp_4> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <mode_choose_state_0> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <mode_choose_state_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <mode_choose_state_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_0> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_1> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_2> is equivalent to a wire in block <washing_machine>.
WARNING:Xst:1294 - Latch <time_limit_4> is equivalent to a wire in block <washing_machine>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block washing_machine, actual ratio is 18.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : washing_machine.ngr
Top Level Output File Name         : washing_machine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 440
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 45
#      LUT2                        : 53
#      LUT2_L                      : 2
#      LUT3                        : 29
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 143
#      LUT4_D                      : 3
#      LUT4_L                      : 7
#      MUXCY                       : 82
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 74
#      FD                          : 26
#      FDCE                        : 7
#      FDCPE                       : 7
#      FDE                         : 22
#      FDP                         : 1
#      FDR                         : 4
#      FDS                         : 7
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      165  out of    960    17%  
 Number of Slice Flip Flops:             74  out of   1920     3%  
 Number of 4 input LUTs:                297  out of   1920    15%  
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of     83    28%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 54    |
pause_pulse(pause_pulse1:O)        | NONE(*)(pause_save)    | 1     |
pause_button                       | IBUF+BUFG              | 1     |
real_clk                           | NONE(shutdown)         | 15    |
mode_button                        | IBUF+BUFG              | 2     |
power_pulse(power_pulse1:O)        | NONE(*)(power_led)     | 1     |
-----------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+------------------------+-------+
Control Signal                                   | Buffer(FF name)        | Load  |
-------------------------------------------------+------------------------+-------+
wash_done(wash_done:Q)                           | NONE(shutdown_count_0) | 5     |
mode_save_or0000(mode_save_or00001:O)            | NONE(mode_save_0)      | 2     |
power_button                                     | IBUF                   | 2     |
time_led_1__or0000(time_led_1__or00001:O)        | NONE(time_led_1)       | 2     |
Madd_old_mode_save_8_add0000_lut<2>(XST_GND:G)   | NONE(time_led_3)       | 1     |
shutdown_start_and0000(shutdown_start_and00001:O)| NONE(shutdown_start)   | 1     |
time_led_0__and0000(time_led_0__and00001:O)      | NONE(time_led_0)       | 1     |
time_led_0__or0000(time_led_0__or00001:O)        | NONE(time_led_0)       | 1     |
time_led_1__and0000(time_led_Q_mux0000<1>11:O)   | NONE(time_led_1)       | 1     |
time_led_2__and0000(time_led_2__and00001:O)      | NONE(time_led_2)       | 1     |
time_led_3__or0000(time_led_3__or00001:O)        | NONE(time_led_3)       | 1     |
time_led_4__and0000(time_led_4__and00001:O)      | NONE(time_led_4)       | 1     |
time_led_4__or0000(time_led_4__or00001:O)        | NONE(time_led_4)       | 1     |
time_led_5__and0000(time_led_5__and00001:O)      | NONE(time_led_5)       | 1     |
time_led_5__or0000(time_led_5__or00001:O)        | NONE(time_led_5)       | 1     |
-------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.645ns (Maximum Frequency: 73.287MHz)
   Minimum input arrival time before clock: 5.217ns
   Maximum output required time after clock: 11.378ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.645ns (frequency: 73.287MHz)
  Total number of paths / destination ports: 72167 / 54
-------------------------------------------------------------------------
Delay:               13.645ns (Levels of Logic = 26)
  Source:            an_timer_1 (FF)
  Destination:       ag_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: an_timer_1 to ag_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.595  an_timer_1 (an_timer_1)
     LUT1:I0->O            1   0.704   0.000  Madd__old_an_timer_3_cy<1>_rt (Madd__old_an_timer_3_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd__old_an_timer_3_cy<1> (Madd__old_an_timer_3_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<2> (Madd__old_an_timer_3_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<3> (Madd__old_an_timer_3_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<4> (Madd__old_an_timer_3_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<5> (Madd__old_an_timer_3_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<6> (Madd__old_an_timer_3_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<7> (Madd__old_an_timer_3_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<8> (Madd__old_an_timer_3_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<9> (Madd__old_an_timer_3_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<10> (Madd__old_an_timer_3_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd__old_an_timer_3_cy<11> (Madd__old_an_timer_3_cy<11>)
     XORCY:CI->O           9   0.804   0.855  Madd__old_an_timer_3_xor<12> (_old_an_timer_3<12>)
     LUT3_D:I2->O          5   0.704   0.637  old_an_timer_4_cmp_eq000038 (old_an_timer_4_cmp_eq000038)
     LUT4:I3->O            1   0.704   0.455  old_an_timer_4_cmp_eq000073_SW4 (N411)
     LUT4:I2->O            1   0.704   0.000  Mcompar_an_cmp_lt0000_lut<2> (Mcompar_an_cmp_lt0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_an_cmp_lt0000_cy<2>_1 (Mcompar_an_cmp_lt0000_cy<2>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_an_cmp_lt0000_cy<3>_1 (Mcompar_an_cmp_lt0000_cy<3>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_an_cmp_lt0000_cy<4>_1 (Mcompar_an_cmp_lt0000_cy<4>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_an_cmp_lt0000_cy<5>_1 (Mcompar_an_cmp_lt0000_cy<5>2)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_an_cmp_lt0000_cy<6>_1 (Mcompar_an_cmp_lt0000_cy<6>2)
     MUXCY:CI->O          20   0.459   1.181  Mcompar_an_cmp_lt0000_cy<7>_1 (Mcompar_an_cmp_lt0000_cy<7>2)
     LUT4_L:I1->LO         1   0.704   0.135  ag_mux0000<6>21_G (N214)
     LUT3:I2->O            2   0.704   0.622  ag_mux0000<6>212 (ag_mux0000<6>2)
     LUT4:I0->O            1   0.704   0.000  ag_mux0000<6>125_F (N215)
     MUXF5:I0->O           1   0.321   0.000  ag_mux0000<6>125 (ag_mux0000<6>)
     FDS:D                     0.308          ag_1
    ----------------------------------------
    Total                     13.645ns (9.165ns logic, 4.480ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pause_pulse'
  Clock period: 3.023ns (frequency: 330.797MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 1)
  Source:            pause_save (FF)
  Destination:       pause_save (FF)
  Source Clock:      pause_pulse rising
  Destination Clock: pause_pulse rising

  Data Path: pause_save to pause_save
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.591   1.000  pause_save (pause_save)
     INV:I->O              1   0.704   0.420  pause_save_not00011_INV_0 (pause_save_not0001)
     FDP:D                     0.308          pause_save
    ----------------------------------------
    Total                      3.023ns (1.603ns logic, 1.420ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'real_clk'
  Clock period: 6.272ns (frequency: 159.432MHz)
  Total number of paths / destination ports: 114 / 15
-------------------------------------------------------------------------
Delay:               6.272ns (Levels of Logic = 4)
  Source:            time_led_1 (FF)
  Destination:       time_led_5 (FF)
  Source Clock:      real_clk rising
  Destination Clock: real_clk rising

  Data Path: time_led_1 to time_led_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           29   0.591   1.436  time_led_1 (time_led_1)
     LUT2:I0->O            5   0.704   0.668  ag_mux0000<4>511 (N50)
     LUT4:I2->O            8   0.704   0.836  time_led_cmp_gt00001 (time_led_cmp_gt0000)
     LUT4:I1->O            1   0.704   0.000  time_led_Q_mux0000<5>771 (time_led_Q_mux0000<5>77)
     MUXF5:I1->O           1   0.321   0.000  time_led_Q_mux0000<5>77_f5 (time_led_Q_mux0000<5>)
     FDCPE:D                   0.308          time_led_5
    ----------------------------------------
    Total                      6.272ns (3.332ns logic, 2.940ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mode_button'
  Clock period: 3.285ns (frequency: 304.395MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.285ns (Levels of Logic = 1)
  Source:            mode_save_0 (FF)
  Destination:       mode_save_0 (FF)
  Source Clock:      mode_button rising
  Destination Clock: mode_button rising

  Data Path: mode_save_0 to mode_save_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            32   0.591   1.262  mode_save_0 (mode_save_0)
     INV:I->O              1   0.704   0.420  Mcount_mode_save_xor<0>11_INV_0 (Mcount_mode_save)
     FDCE:D                    0.308          mode_save_0
    ----------------------------------------
    Total                      3.285ns (1.603ns logic, 1.682ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'power_pulse'
  Clock period: 2.766ns (frequency: 361.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.766ns (Levels of Logic = 0)
  Source:            power_led (FF)
  Destination:       power_led (FF)
  Source Clock:      power_pulse rising
  Destination Clock: power_pulse rising

  Data Path: power_led to power_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             39   0.591   1.264  power_led (power_led_OBUF)
     FDR:R                     0.911          power_led
    ----------------------------------------
    Total                      2.766ns (1.502ns logic, 1.264ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'real_clk'
  Total number of paths / destination ports: 17 / 14
-------------------------------------------------------------------------
Offset:              5.217ns (Levels of Logic = 4)
  Source:            mode_button (PAD)
  Destination:       time_led_1 (FF)
  Destination Clock: real_clk rising

  Data Path: mode_button to time_led_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.787  mode_button_IBUF (mode_button_IBUF1)
     LUT3:I1->O           14   0.704   1.175  time_led_Q_mux0000<5>11 (N01)
     LUT4:I0->O            1   0.704   0.000  time_led_Q_mux0000<1>1 (time_led_Q_mux0000<1>1)
     MUXF5:I1->O           1   0.321   0.000  time_led_Q_mux0000<1>_f5 (time_led_Q_mux0000<1>)
     FDCPE:D                   0.308          time_led_1
    ----------------------------------------
    Total                      5.217ns (3.255ns logic, 1.962ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'power_pulse'
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Offset:              7.725ns (Levels of Logic = 3)
  Source:            power_led (FF)
  Destination:       wash_led<4> (PAD)
  Source Clock:      power_pulse rising

  Data Path: power_led to wash_led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             39   0.591   1.439  power_led (power_led_OBUF)
     LUT2:I0->O            1   0.704   0.595  wash_led<2>53 (wash_led<2>53)
     LUT4:I0->O            1   0.704   0.420  wash_led<2>56 (wash_led_2_OBUF)
     OBUF:I->O                 3.272          wash_led_2_OBUF (wash_led<2>)
    ----------------------------------------
    Total                      7.725ns (5.271ns logic, 2.454ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mode_button'
  Total number of paths / destination ports: 36 / 6
-------------------------------------------------------------------------
Offset:              11.228ns (Levels of Logic = 6)
  Source:            mode_save_0 (FF)
  Destination:       wash_led<3> (PAD)
  Source Clock:      mode_button rising

  Data Path: mode_save_0 to wash_led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            32   0.591   1.437  mode_save_0 (mode_save_0)
     LUT2:I0->O            3   0.704   0.610  blink_mux0000<0>11 (ag_mux0000<5>3)
     LUT4:I1->O            1   0.704   0.455  wash_led<3>6 (wash_led<3>6)
     LUT3:I2->O            1   0.704   0.499  wash_led<3>8 (wash_led<3>8)
     LUT4:I1->O            1   0.704   0.424  wash_led<3>143_SW0 (N191)
     LUT4:I3->O            1   0.704   0.420  wash_led<3>143 (wash_led_3_OBUF)
     OBUF:I->O                 3.272          wash_led_3_OBUF (wash_led<3>)
    ----------------------------------------
    Total                     11.228ns (7.383ns logic, 3.845ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'real_clk'
  Total number of paths / destination ports: 103 / 6
-------------------------------------------------------------------------
Offset:              11.378ns (Levels of Logic = 6)
  Source:            time_led_3 (FF)
  Destination:       wash_led<3> (PAD)
  Source Clock:      real_clk rising

  Data Path: time_led_3 to wash_led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q           31   0.591   1.437  time_led_3 (time_led_3)
     LUT2:I0->O            5   0.704   0.808  ag_and0003111 (N61)
     LUT4:I0->O            2   0.704   0.451  blink_mux0000<3>111 (N35)
     LUT4:I3->O            1   0.704   0.455  wash_led<3>52 (wash_led<3>52)
     LUT4:I2->O            1   0.704   0.424  wash_led<3>143_SW0 (N191)
     LUT4:I3->O            1   0.704   0.420  wash_led<3>143 (wash_led_3_OBUF)
     OBUF:I->O                 3.272          wash_led_3_OBUF (wash_led<3>)
    ----------------------------------------
    Total                     11.378ns (7.383ns logic, 3.995ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pause_pulse'
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Offset:              10.363ns (Levels of Logic = 6)
  Source:            pause_save (FF)
  Destination:       wash_led<0> (PAD)
  Source Clock:      pause_pulse rising

  Data Path: pause_save to wash_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             14   0.591   1.175  pause_save (pause_save)
     LUT2:I0->O            7   0.704   0.743  wash_led<0>11 (N4)
     LUT4:I2->O            1   0.704   0.499  wash_led<0>8 (wash_led<0>8)
     LUT4:I1->O            2   0.704   0.526  wash_led<0>79_SW0 (N187)
     LUT4:I1->O            1   0.704   0.000  wash_led<0>901 (wash_led<0>90)
     MUXF5:I1->O           1   0.321   0.420  wash_led<0>90_f5 (wash_led_0_OBUF)
     OBUF:I->O                 3.272          wash_led_0_OBUF (wash_led<0>)
    ----------------------------------------
    Total                     10.363ns (7.000ns logic, 3.363ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 16
-------------------------------------------------------------------------
Offset:              10.335ns (Levels of Logic = 6)
  Source:            real_clk (FF)
  Destination:       wash_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: real_clk to wash_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.591   1.147  real_clk (real_clk)
     LUT2:I1->O            7   0.704   0.743  wash_led<0>11 (N4)
     LUT4:I2->O            1   0.704   0.499  wash_led<0>8 (wash_led<0>8)
     LUT4:I1->O            2   0.704   0.526  wash_led<0>79_SW0 (N187)
     LUT4:I1->O            1   0.704   0.000  wash_led<0>901 (wash_led<0>90)
     MUXF5:I1->O           1   0.321   0.420  wash_led<0>90_f5 (wash_led_0_OBUF)
     OBUF:I->O                 3.272          wash_led_0_OBUF (wash_led<0>)
    ----------------------------------------
    Total                     10.335ns (7.000ns logic, 3.335ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.96 secs
 
--> 

Total memory usage is 269036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   10 (   0 filtered)

