// Seed: 2141528901
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri0 id_7
);
  assign id_2 = id_4 + id_0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri id_4
);
  tri1 id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_7 = 0;
  assign id_2 = id_6;
  assign id_6 = 1 == 1'h0;
  wire id_7;
endmodule
