{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1477264794076 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ULA 5M40ZE64C4 " "Automatically selected device 5M40ZE64C4 for design ULA" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1477264794236 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1477264794236 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477264794600 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477264794649 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZE64C4 " "Device 5M80ZE64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477264795142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZE64C4 " "Device 5M160ZE64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1477264795142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477264795142 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { A[3] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 96 184 352 112 "A\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { A[2] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 96 184 352 112 "A\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { A[1] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 96 184 352 112 "A\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { A[0] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 96 184 352 112 "A\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { B[3] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 112 184 352 128 "B\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { B[2] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 112 184 352 128 "B\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { B[1] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 112 184 352 128 "B\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { B[0] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 112 184 352 128 "B\[3..0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { S[2] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 128 184 352 144 "S\[2..0\]" "" } { 520 367 384 584 "S\[2\]" "" } { 528 464 480 584 "S\[1\]" "" } { 536 560 576 584 "S\[0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { S[1] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 128 184 352 144 "S\[2..0\]" "" } { 520 367 384 584 "S\[2\]" "" } { 528 464 480 584 "S\[1\]" "" } { 536 560 576 584 "S\[0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/CIN/phts/altera/13.1/quartus/linux/pin_planner.ppl" { S[0] } } } { "ULA.bdf" "" { Schematic "/home/CIN/phts/Desktop/ULA-Quartus/ULA.bdf" { { 128 184 352 144 "S\[2..0\]" "" } { 520 367 384 584 "S\[2\]" "" } { 528 464 480 584 "S\[1\]" "" } { 536 560 576 584 "S\[0\]" "" } } } } { "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/CIN/phts/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1477264795218 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1477264795218 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1477264795393 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA.sdc " "Synopsys Design Constraints File file not found: 'ULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477264795402 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1477264795412 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1477264795412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477264795459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477264795461 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1477264795472 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1477264795478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1477264795506 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1477264795518 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1477264795525 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1477264795526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1477264795526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477264795526 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 11 0 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 11 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1477264795528 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1477264795528 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1477264795528 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477264795529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 27 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1477264795529 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1477264795529 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1477264795529 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477264795637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477264795796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477264795820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477264795831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477264795993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477264795993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477264796017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/CIN/phts/Desktop/ULA-Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1477264796067 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477264796067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477264796095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1477264796095 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1477264796095 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1477264796095 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1477264796108 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477264796116 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1477264796127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/CIN/phts/Desktop/ULA-Quartus/output_files/ULA.fit.smsg " "Generated suppressed messages file /home/CIN/phts/Desktop/ULA-Quartus/output_files/ULA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1477264796274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477264796290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 23 20:19:56 2016 " "Processing ended: Sun Oct 23 20:19:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477264796290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477264796290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477264796290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1477264796290 ""}
