

================================================================
== Vivado HLS Report for 'CMF_testa_array'
================================================================
* Date:           Wed Aug 12 16:20:23 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CMF_testa_array
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.072|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    95|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|     33|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     33|    95|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     1|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_44_p2       |     +    |      0|  0|  39|          32|           1|
    |icmp_fu_38_p2        |   icmp   |      0|  0|  18|          30|           1|
    |ap_return            |  select  |      0|  0|   6|           1|           5|
    |storemerge_fu_50_p3  |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  95|          64|          39|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |k          |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  33|   0|   33|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | CMF_testa_array | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | CMF_testa_array | return value |
|ap_start   |  in |    1| ap_ctrl_hs | CMF_testa_array | return value |
|ap_done    | out |    1| ap_ctrl_hs | CMF_testa_array | return value |
|ap_idle    | out |    1| ap_ctrl_hs | CMF_testa_array | return value |
|ap_ready   | out |    1| ap_ctrl_hs | CMF_testa_array | return value |
|ap_return  | out |   32| ap_ctrl_hs | CMF_testa_array | return value |
+-----------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.07>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @CMF_testa_array_str) nounwind"   --->   Operation 3 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%k_load = load i32* @k, align 4" [CMF_testa_array.c:11]   --->   Operation 4 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %k_load, i32 2, i32 31)" [CMF_testa_array.c:11]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.43ns)   --->   "%icmp = icmp slt i30 %tmp, 1" [CMF_testa_array.c:11]   --->   Operation 6 'icmp' 'icmp' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (2.70ns)   --->   "%tmp_2 = add nsw i32 %k_load, 1" [CMF_testa_array.c:12]   --->   Operation 7 'add' 'tmp_2' <Predicate = (icmp)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.37ns)   --->   "%storemerge = select i1 %icmp, i32 %tmp_2, i32 0" [CMF_testa_array.c:11]   --->   Operation 8 'select' 'storemerge' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.37ns)   --->   "%p_0_cast_cast = select i1 %icmp, i32 30, i32 40" [CMF_testa_array.c:11]   --->   Operation 9 'select' 'p_0_cast_cast' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @k, align 4" [CMF_testa_array.c:12]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "ret i32 %p_0_cast_cast" [CMF_testa_array.c:21]   --->   Operation 11 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2    (specbitsmap  ) [ 00]
StgValue_3    (spectopmodule) [ 00]
k_load        (load         ) [ 00]
tmp           (partselect   ) [ 00]
icmp          (icmp         ) [ 01]
tmp_2         (add          ) [ 00]
storemerge    (select       ) [ 00]
p_0_cast_cast (select       ) [ 00]
StgValue_10   (store        ) [ 00]
StgValue_11   (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CMF_testa_array_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="k_load_load_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="tmp_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="30" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="3" slack="0"/>
<pin id="32" dir="0" index="3" bw="6" slack="0"/>
<pin id="33" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="icmp_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="30" slack="0"/>
<pin id="40" dir="0" index="1" bw="30" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="storemerge_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_0_cast_cast_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_cast_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_10_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="0" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="24" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="42"><net_src comp="28" pin="4"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="24" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="2"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="44" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="38" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="50" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k | {1 }
 - Input state : 
	Port: CMF_testa_array : k | {1 }
  - Chain level:
	State 1
		tmp : 1
		icmp : 2
		tmp_2 : 1
		storemerge : 3
		p_0_cast_cast : 3
		StgValue_10 : 4
		StgValue_11 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|  select  |   storemerge_fu_50  |    0    |    32   |
|          | p_0_cast_cast_fu_58 |    0    |    32   |
|----------|---------------------|---------|---------|
|    add   |     tmp_2_fu_44     |    0    |    39   |
|----------|---------------------|---------|---------|
|   icmp   |      icmp_fu_38     |    0    |    18   |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_28      |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   121   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   121  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   121  |
+-----------+--------+--------+
