{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 19:24:43 2013 " "Info: Processing started: Sun Nov 17 19:24:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinal -c ControleMotor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrabalhoFinal -c ControleMotor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock_generator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_GENERATOR-ARCH_CLOCK_GENERATOR " "Info: Found design unit 1: CLOCK_GENERATOR-ARCH_CLOCK_GENERATOR" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Info: Found entity 1: CLOCK_GENERATOR" {  } { { "CLOCK_GENERATOR.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/CLOCK_GENERATOR.vhdl" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_adcmax1111.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file fpga_adcmax1111.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_ADCMAX1111-ARCH_FPGA_ADCMAX1111 " "Info: Found design unit 1: FPGA_ADCMAX1111-ARCH_FPGA_ADCMAX1111" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ADCMAX1111 " "Info: Found entity 1: FPGA_ADCMAX1111" {  } { { "FPGA_ADCMAX1111.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/FPGA_ADCMAX1111.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHIFT_REGISTER-ARCH_SHIFTREGISTER " "Info: Found design unit 1: SHIFT_REGISTER-ARCH_SHIFTREGISTER" {  } { { "SHIFT_REGISTER.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/SHIFT_REGISTER.vhdl" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_REGISTER " "Info: Found entity 1: SHIFT_REGISTER" {  } { { "SHIFT_REGISTER.vhdl" "" { Text "C:/altera/91/quartus/TrabalhoFinal/SHIFT_REGISTER.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-structural " "Info: Found design unit 1: PWM-structural" {  } { { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PWM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemotor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controlemotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControleMotor-structural " "Info: Found design unit 1: ControleMotor-structural" {  } { { "ControleMotor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/ControleMotor.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControleMotor " "Info: Found entity 1: ControleMotor" {  } { { "ControleMotor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/ControleMotor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalhofinal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file trabalhofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrabalhoFinal-structural " "Info: Found design unit 1: TrabalhoFinal-structural" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TrabalhoFinal " "Info: Found entity 1: TrabalhoFinal" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulseprocessor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulseprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseProcessor-structural " "Info: Found design unit 1: PulseProcessor-structural" {  } { { "PulseProcessor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PulseProcessor.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PulseProcessor " "Info: Found entity 1: PulseProcessor" {  } { { "PulseProcessor.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/PulseProcessor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "Temperatura std_logic TrabalhoFinal.vhd(102) " "Error (10476): VHDL error at TrabalhoFinal.vhd(102): type of identifier \"Temperatura\" does not agree with its usage as \"std_logic\" type" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 102 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Done TrabalhoFinal.vhd(102) " "Error (10558): VHDL error at TrabalhoFinal.vhd(102): cannot associate formal port \"Done\" of mode \"out\" with an expression" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 102 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Dados TrabalhoFinal.vhd(102) " "Error (10482): VHDL error at TrabalhoFinal.vhd(102): object \"Dados\" is used but not declared" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 102 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Data TrabalhoFinal.vhd(102) " "Error (10558): VHDL error at TrabalhoFinal.vhd(102): cannot associate formal port \"Data\" of mode \"out\" with an expression" {  } { { "TrabalhoFinal.vhd" "" { Text "C:/altera/91/quartus/TrabalhoFinal/TrabalhoFinal.vhd" 102 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Error: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 17 19:24:44 2013 " "Error: Processing ended: Sun Nov 17 19:24:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
