.reg .u32       tid_x;
.reg .u64       tid_x_64;
.reg .u32       ntid_x;
.reg .u32       ctaid_x;
.reg .u64       global_id_64;
mov.u32         tid_x, %tid.x;
cvt.u64.u32     tid_x_64, tid_x;
mov.u32         ctaid_x, %ctaid.x;
mov.u32         ntid_x, %ntid.x;
mad.wide.u32    global_id_64, ntid_x, ctaid_x, tid_x_64;

mad.lo.u64      input_addr, global_id_64, 2, input_addr;
mad.lo.u64      output_addr, global_id_64, 4, output_addr;

.reg .b16       a;
.reg .b32       result;

ld.b16          a, [input_addr];

cvt.rn.f16x2.<INPUT> result, a;
st.b32          [output_addr], result;
