// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "07/28/2016 15:47:41"

// 
// Device: Altera 5CEFA9F31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module crossbar (
	master_1_req,
	master_2_req,
	master_1_cmd,
	master_2_cmd,
	slave_1_ack,
	slave_2_ack,
	master_1_addr,
	master_2_addr,
	master_1_wdata,
	master_2_wdata,
	slave_1_rdata,
	slave_2_rdata,
	slave_1_req,
	slave_2_req,
	slave_1_cmd,
	slave_2_cmd,
	master_1_ack,
	master_2_ack,
	slave_1_addr,
	slave_2_addr,
	master_1_rdata,
	master_2_rdata,
	slave_1_wdata,
	slave_2_wdata);
input 	master_1_req;
input 	master_2_req;
input 	master_1_cmd;
input 	master_2_cmd;
input 	slave_1_ack;
input 	slave_2_ack;
input 	[31:0] master_1_addr;
input 	[31:0] master_2_addr;
input 	[31:0] master_1_wdata;
input 	[31:0] master_2_wdata;
input 	[31:0] slave_1_rdata;
input 	[31:0] slave_2_rdata;
output 	slave_1_req;
output 	slave_2_req;
output 	slave_1_cmd;
output 	slave_2_cmd;
output 	master_1_ack;
output 	master_2_ack;
output 	[31:0] slave_1_addr;
output 	[31:0] slave_2_addr;
output 	[31:0] master_1_rdata;
output 	[31:0] master_2_rdata;
output 	[31:0] slave_1_wdata;
output 	[31:0] slave_2_wdata;

// Design Ports Information
// slave_1_req	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_req	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_cmd	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_cmd	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_ack	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_ack	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[0]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[1]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[3]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[4]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[5]	=>  Location: PIN_B29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[6]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[7]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[8]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[9]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[10]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[11]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[12]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[13]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[14]	=>  Location: PIN_H29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[15]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[16]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[17]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[18]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[19]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[20]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[21]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[22]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[23]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[24]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[25]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[26]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[27]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[28]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[29]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[30]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_addr[31]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[1]	=>  Location: PIN_P29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[2]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[4]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[5]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[7]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[8]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[9]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[10]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[11]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[12]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[13]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[14]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[15]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[16]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[17]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[18]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[19]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[20]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[21]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[22]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[23]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[24]	=>  Location: PIN_AK25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[25]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[26]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[27]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[28]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[29]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[30]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_addr[31]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[0]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[2]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[4]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[6]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[7]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[8]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[9]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[10]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[11]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[12]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[13]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[15]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[16]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[17]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[18]	=>  Location: PIN_L29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[19]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[20]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[21]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[22]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[23]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[24]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[25]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[26]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[27]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[28]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[29]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[30]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_rdata[31]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[0]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[1]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[2]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[6]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[7]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[8]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[9]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[10]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[11]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[12]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[13]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[14]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[15]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[16]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[17]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[18]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[19]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[20]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[21]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[22]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[23]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[24]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[25]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[26]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[27]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[28]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[29]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[30]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_rdata[31]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[0]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[3]	=>  Location: PIN_AJ23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[4]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[6]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[7]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[8]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[9]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[10]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[11]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[12]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[13]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[14]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[15]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[16]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[17]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[18]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[19]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[20]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[21]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[22]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[23]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[24]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[25]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[26]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[27]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[28]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[29]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[30]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_wdata[31]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[0]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[4]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[5]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[6]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[7]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[8]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[9]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[10]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[11]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[12]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[13]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[14]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[15]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[16]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[17]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[18]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[19]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[20]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[21]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[22]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[23]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[25]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[26]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[27]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[28]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[29]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[30]	=>  Location: PIN_Y30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_wdata[31]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_req	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[31]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_req	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_cmd	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_cmd	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_ack	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_ack	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[0]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[0]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[1]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[1]	=>  Location: PIN_W29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[2]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[3]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[3]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[4]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[4]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[5]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[7]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[7]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[8]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[8]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[9]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[9]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[11]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[12]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[12]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[13]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[13]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[14]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[14]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[15]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[15]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[17]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[17]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[18]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[18]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[19]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[19]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[20]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[20]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[21]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[21]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[22]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[22]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[23]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[23]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[24]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[24]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[25]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[25]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[26]	=>  Location: PIN_T29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[26]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[27]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[27]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[28]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[28]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[29]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[29]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_addr[30]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_addr[30]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[0]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[1]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[1]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[2]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[2]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[3]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[4]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[6]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[7]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[8]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[9]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[9]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[10]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[10]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[11]	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[12]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[12]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[13]	=>  Location: PIN_AE30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[13]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[14]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[15]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[16]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[16]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[17]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[17]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[18]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[18]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[19]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[19]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[20]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[20]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[21]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[21]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[22]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[22]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[23]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[23]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[24]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[24]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[25]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[25]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[26]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[26]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[27]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[27]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[28]	=>  Location: PIN_AJ8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[28]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[29]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[29]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[30]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[30]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_2_rdata[31]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// slave_1_rdata[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[0]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[3]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[4]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[5]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[5]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[6]	=>  Location: PIN_V29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[6]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[7]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[8]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[8]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[9]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[9]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[10]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[10]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[11]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[12]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[13]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[13]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[14]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[14]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[15]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[15]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[16]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[16]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[17]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[17]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[19]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[19]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[20]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[20]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[21]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[21]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[22]	=>  Location: PIN_U29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[22]	=>  Location: PIN_V30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[23]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[23]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[24]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[24]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[25]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[25]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[26]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[26]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[27]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[27]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[28]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[28]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[29]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[29]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[30]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[30]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_2_wdata[31]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// master_1_wdata[31]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \master_2_req~input_o ;
wire \master_1_addr[31]~input_o ;
wire \master_2_addr[31]~input_o ;
wire \master_1_req~input_o ;
wire \slave_req_regs[0]~0_combout ;
wire \slave_req_regs[1]~1_combout ;
wire \master_2_cmd~input_o ;
wire \master_1_cmd~input_o ;
wire \slave_cmd_regs[0]~0_combout ;
wire \slave_cmd_regs[1]~1_combout ;
wire \slave_2_ack~input_o ;
wire \slave_1_ack~input_o ;
wire \master_ack_regs[0]~0_combout ;
wire \master_ack_regs[1]~1_combout ;
wire \master_1_addr[0]~input_o ;
wire \master_2_addr[0]~input_o ;
wire \slave_addr_regs[0][0]~0_combout ;
wire \master_2_addr[1]~input_o ;
wire \master_1_addr[1]~input_o ;
wire \slave_addr_regs[0][1]~1_combout ;
wire \master_1_addr[2]~input_o ;
wire \master_2_addr[2]~input_o ;
wire \slave_addr_regs[0][2]~2_combout ;
wire \master_1_addr[3]~input_o ;
wire \master_2_addr[3]~input_o ;
wire \slave_addr_regs[0][3]~3_combout ;
wire \master_1_addr[4]~input_o ;
wire \master_2_addr[4]~input_o ;
wire \slave_addr_regs[0][4]~4_combout ;
wire \master_1_addr[5]~input_o ;
wire \master_2_addr[5]~input_o ;
wire \slave_addr_regs[0][5]~5_combout ;
wire \master_1_addr[6]~input_o ;
wire \master_2_addr[6]~input_o ;
wire \slave_addr_regs[0][6]~6_combout ;
wire \master_1_addr[7]~input_o ;
wire \master_2_addr[7]~input_o ;
wire \slave_addr_regs[0][7]~7_combout ;
wire \master_2_addr[8]~input_o ;
wire \master_1_addr[8]~input_o ;
wire \slave_addr_regs[0][8]~8_combout ;
wire \master_1_addr[9]~input_o ;
wire \master_2_addr[9]~input_o ;
wire \slave_addr_regs[0][9]~9_combout ;
wire \master_1_addr[10]~input_o ;
wire \master_2_addr[10]~input_o ;
wire \slave_addr_regs[0][10]~10_combout ;
wire \master_1_addr[11]~input_o ;
wire \master_2_addr[11]~input_o ;
wire \slave_addr_regs[0][11]~11_combout ;
wire \master_1_addr[12]~input_o ;
wire \master_2_addr[12]~input_o ;
wire \slave_addr_regs[0][12]~12_combout ;
wire \master_1_addr[13]~input_o ;
wire \master_2_addr[13]~input_o ;
wire \slave_addr_regs[0][13]~13_combout ;
wire \master_1_addr[14]~input_o ;
wire \master_2_addr[14]~input_o ;
wire \slave_addr_regs[0][14]~14_combout ;
wire \master_1_addr[15]~input_o ;
wire \master_2_addr[15]~input_o ;
wire \slave_addr_regs[0][15]~15_combout ;
wire \master_1_addr[16]~input_o ;
wire \master_2_addr[16]~input_o ;
wire \slave_addr_regs[0][16]~16_combout ;
wire \master_2_addr[17]~input_o ;
wire \master_1_addr[17]~input_o ;
wire \slave_addr_regs[0][17]~17_combout ;
wire \master_1_addr[18]~input_o ;
wire \master_2_addr[18]~input_o ;
wire \slave_addr_regs[0][18]~18_combout ;
wire \master_1_addr[19]~input_o ;
wire \master_2_addr[19]~input_o ;
wire \slave_addr_regs[0][19]~19_combout ;
wire \master_1_addr[20]~input_o ;
wire \master_2_addr[20]~input_o ;
wire \slave_addr_regs[0][20]~20_combout ;
wire \master_1_addr[21]~input_o ;
wire \master_2_addr[21]~input_o ;
wire \slave_addr_regs[0][21]~21_combout ;
wire \master_2_addr[22]~input_o ;
wire \master_1_addr[22]~input_o ;
wire \slave_addr_regs[0][22]~22_combout ;
wire \master_1_addr[23]~input_o ;
wire \master_2_addr[23]~input_o ;
wire \slave_addr_regs[0][23]~23_combout ;
wire \master_1_addr[24]~input_o ;
wire \master_2_addr[24]~input_o ;
wire \slave_addr_regs[0][24]~24_combout ;
wire \master_2_addr[25]~input_o ;
wire \master_1_addr[25]~input_o ;
wire \slave_addr_regs[0][25]~25_combout ;
wire \master_1_addr[26]~input_o ;
wire \master_2_addr[26]~input_o ;
wire \slave_addr_regs[0][26]~26_combout ;
wire \master_1_addr[27]~input_o ;
wire \master_2_addr[27]~input_o ;
wire \slave_addr_regs[0][27]~27_combout ;
wire \master_1_addr[28]~input_o ;
wire \master_2_addr[28]~input_o ;
wire \slave_addr_regs[0][28]~28_combout ;
wire \master_1_addr[29]~input_o ;
wire \master_2_addr[29]~input_o ;
wire \slave_addr_regs[0][29]~29_combout ;
wire \master_1_addr[30]~input_o ;
wire \master_2_addr[30]~input_o ;
wire \slave_addr_regs[0][30]~30_combout ;
wire \slave_addr_regs[0][31]~31_combout ;
wire \slave_addr_regs[1][0]~32_combout ;
wire \slave_addr_regs[1][1]~33_combout ;
wire \slave_addr_regs[1][2]~34_combout ;
wire \slave_addr_regs[1][3]~35_combout ;
wire \slave_addr_regs[1][4]~36_combout ;
wire \slave_addr_regs[1][5]~37_combout ;
wire \slave_addr_regs[1][6]~38_combout ;
wire \slave_addr_regs[1][7]~39_combout ;
wire \slave_addr_regs[1][8]~40_combout ;
wire \slave_addr_regs[1][9]~41_combout ;
wire \slave_addr_regs[1][10]~42_combout ;
wire \slave_addr_regs[1][11]~43_combout ;
wire \slave_addr_regs[1][12]~44_combout ;
wire \slave_addr_regs[1][13]~45_combout ;
wire \slave_addr_regs[1][14]~46_combout ;
wire \slave_addr_regs[1][15]~47_combout ;
wire \slave_addr_regs[1][16]~48_combout ;
wire \slave_addr_regs[1][17]~49_combout ;
wire \slave_addr_regs[1][18]~50_combout ;
wire \slave_addr_regs[1][19]~51_combout ;
wire \slave_addr_regs[1][20]~52_combout ;
wire \slave_addr_regs[1][21]~53_combout ;
wire \slave_addr_regs[1][22]~54_combout ;
wire \slave_addr_regs[1][23]~55_combout ;
wire \slave_addr_regs[1][24]~56_combout ;
wire \slave_addr_regs[1][25]~57_combout ;
wire \slave_addr_regs[1][26]~58_combout ;
wire \slave_addr_regs[1][27]~59_combout ;
wire \slave_addr_regs[1][28]~60_combout ;
wire \slave_addr_regs[1][29]~61_combout ;
wire \slave_addr_regs[1][30]~62_combout ;
wire \slave_addr_regs[1][31]~63_combout ;
wire \slave_2_rdata[0]~input_o ;
wire \slave_1_rdata[0]~input_o ;
wire \master_rdata_regs[0][0]~0_combout ;
wire \slave_1_rdata[1]~input_o ;
wire \slave_2_rdata[1]~input_o ;
wire \master_rdata_regs[0][1]~1_combout ;
wire \slave_2_rdata[2]~input_o ;
wire \slave_1_rdata[2]~input_o ;
wire \master_rdata_regs[0][2]~2_combout ;
wire \slave_2_rdata[3]~input_o ;
wire \slave_1_rdata[3]~input_o ;
wire \master_rdata_regs[0][3]~3_combout ;
wire \slave_2_rdata[4]~input_o ;
wire \slave_1_rdata[4]~input_o ;
wire \master_rdata_regs[0][4]~4_combout ;
wire \slave_2_rdata[5]~input_o ;
wire \slave_1_rdata[5]~input_o ;
wire \master_rdata_regs[0][5]~5_combout ;
wire \slave_2_rdata[6]~input_o ;
wire \slave_1_rdata[6]~input_o ;
wire \master_rdata_regs[0][6]~6_combout ;
wire \slave_2_rdata[7]~input_o ;
wire \slave_1_rdata[7]~input_o ;
wire \master_rdata_regs[0][7]~7_combout ;
wire \slave_2_rdata[8]~input_o ;
wire \slave_1_rdata[8]~input_o ;
wire \master_rdata_regs[0][8]~8_combout ;
wire \slave_2_rdata[9]~input_o ;
wire \slave_1_rdata[9]~input_o ;
wire \master_rdata_regs[0][9]~9_combout ;
wire \slave_2_rdata[10]~input_o ;
wire \slave_1_rdata[10]~input_o ;
wire \master_rdata_regs[0][10]~10_combout ;
wire \slave_2_rdata[11]~input_o ;
wire \slave_1_rdata[11]~input_o ;
wire \master_rdata_regs[0][11]~11_combout ;
wire \slave_2_rdata[12]~input_o ;
wire \slave_1_rdata[12]~input_o ;
wire \master_rdata_regs[0][12]~12_combout ;
wire \slave_2_rdata[13]~input_o ;
wire \slave_1_rdata[13]~input_o ;
wire \master_rdata_regs[0][13]~13_combout ;
wire \slave_2_rdata[14]~input_o ;
wire \slave_1_rdata[14]~input_o ;
wire \master_rdata_regs[0][14]~14_combout ;
wire \slave_2_rdata[15]~input_o ;
wire \slave_1_rdata[15]~input_o ;
wire \master_rdata_regs[0][15]~15_combout ;
wire \slave_2_rdata[16]~input_o ;
wire \slave_1_rdata[16]~input_o ;
wire \master_rdata_regs[0][16]~16_combout ;
wire \slave_2_rdata[17]~input_o ;
wire \slave_1_rdata[17]~input_o ;
wire \master_rdata_regs[0][17]~17_combout ;
wire \slave_2_rdata[18]~input_o ;
wire \slave_1_rdata[18]~input_o ;
wire \master_rdata_regs[0][18]~18_combout ;
wire \slave_2_rdata[19]~input_o ;
wire \slave_1_rdata[19]~input_o ;
wire \master_rdata_regs[0][19]~19_combout ;
wire \slave_2_rdata[20]~input_o ;
wire \slave_1_rdata[20]~input_o ;
wire \master_rdata_regs[0][20]~20_combout ;
wire \slave_1_rdata[21]~input_o ;
wire \slave_2_rdata[21]~input_o ;
wire \master_rdata_regs[0][21]~21_combout ;
wire \slave_2_rdata[22]~input_o ;
wire \slave_1_rdata[22]~input_o ;
wire \master_rdata_regs[0][22]~22_combout ;
wire \slave_2_rdata[23]~input_o ;
wire \slave_1_rdata[23]~input_o ;
wire \master_rdata_regs[0][23]~23_combout ;
wire \slave_2_rdata[24]~input_o ;
wire \slave_1_rdata[24]~input_o ;
wire \master_rdata_regs[0][24]~24_combout ;
wire \slave_2_rdata[25]~input_o ;
wire \slave_1_rdata[25]~input_o ;
wire \master_rdata_regs[0][25]~25_combout ;
wire \slave_2_rdata[26]~input_o ;
wire \slave_1_rdata[26]~input_o ;
wire \master_rdata_regs[0][26]~26_combout ;
wire \slave_2_rdata[27]~input_o ;
wire \slave_1_rdata[27]~input_o ;
wire \master_rdata_regs[0][27]~27_combout ;
wire \slave_2_rdata[28]~input_o ;
wire \slave_1_rdata[28]~input_o ;
wire \master_rdata_regs[0][28]~28_combout ;
wire \slave_2_rdata[29]~input_o ;
wire \slave_1_rdata[29]~input_o ;
wire \master_rdata_regs[0][29]~29_combout ;
wire \slave_2_rdata[30]~input_o ;
wire \slave_1_rdata[30]~input_o ;
wire \master_rdata_regs[0][30]~30_combout ;
wire \slave_2_rdata[31]~input_o ;
wire \slave_1_rdata[31]~input_o ;
wire \master_rdata_regs[0][31]~31_combout ;
wire \master_rdata_regs[1][0]~32_combout ;
wire \master_rdata_regs[1][1]~33_combout ;
wire \master_rdata_regs[1][2]~34_combout ;
wire \master_rdata_regs[1][3]~35_combout ;
wire \master_rdata_regs[1][4]~36_combout ;
wire \master_rdata_regs[1][5]~37_combout ;
wire \master_rdata_regs[1][6]~38_combout ;
wire \master_rdata_regs[1][7]~39_combout ;
wire \master_rdata_regs[1][8]~40_combout ;
wire \master_rdata_regs[1][9]~41_combout ;
wire \master_rdata_regs[1][10]~42_combout ;
wire \master_rdata_regs[1][11]~43_combout ;
wire \master_rdata_regs[1][12]~44_combout ;
wire \master_rdata_regs[1][13]~45_combout ;
wire \master_rdata_regs[1][14]~46_combout ;
wire \master_rdata_regs[1][15]~47_combout ;
wire \master_rdata_regs[1][16]~48_combout ;
wire \master_rdata_regs[1][17]~49_combout ;
wire \master_rdata_regs[1][18]~50_combout ;
wire \master_rdata_regs[1][19]~51_combout ;
wire \master_rdata_regs[1][20]~52_combout ;
wire \master_rdata_regs[1][21]~53_combout ;
wire \master_rdata_regs[1][22]~54_combout ;
wire \master_rdata_regs[1][23]~55_combout ;
wire \master_rdata_regs[1][24]~56_combout ;
wire \master_rdata_regs[1][25]~57_combout ;
wire \master_rdata_regs[1][26]~58_combout ;
wire \master_rdata_regs[1][27]~59_combout ;
wire \master_rdata_regs[1][28]~60_combout ;
wire \master_rdata_regs[1][29]~61_combout ;
wire \master_rdata_regs[1][30]~62_combout ;
wire \master_rdata_regs[1][31]~63_combout ;
wire \master_2_wdata[0]~input_o ;
wire \master_1_wdata[0]~input_o ;
wire \slave_wdata_regs[0][0]~0_combout ;
wire \master_2_wdata[1]~input_o ;
wire \master_1_wdata[1]~input_o ;
wire \slave_wdata_regs[0][1]~1_combout ;
wire \master_2_wdata[2]~input_o ;
wire \master_1_wdata[2]~input_o ;
wire \slave_wdata_regs[0][2]~2_combout ;
wire \master_2_wdata[3]~input_o ;
wire \master_1_wdata[3]~input_o ;
wire \slave_wdata_regs[0][3]~3_combout ;
wire \master_2_wdata[4]~input_o ;
wire \master_1_wdata[4]~input_o ;
wire \slave_wdata_regs[0][4]~4_combout ;
wire \master_2_wdata[5]~input_o ;
wire \master_1_wdata[5]~input_o ;
wire \slave_wdata_regs[0][5]~5_combout ;
wire \master_2_wdata[6]~input_o ;
wire \master_1_wdata[6]~input_o ;
wire \slave_wdata_regs[0][6]~6_combout ;
wire \master_2_wdata[7]~input_o ;
wire \master_1_wdata[7]~input_o ;
wire \slave_wdata_regs[0][7]~7_combout ;
wire \master_2_wdata[8]~input_o ;
wire \master_1_wdata[8]~input_o ;
wire \slave_wdata_regs[0][8]~8_combout ;
wire \master_2_wdata[9]~input_o ;
wire \master_1_wdata[9]~input_o ;
wire \slave_wdata_regs[0][9]~9_combout ;
wire \master_2_wdata[10]~input_o ;
wire \master_1_wdata[10]~input_o ;
wire \slave_wdata_regs[0][10]~10_combout ;
wire \master_2_wdata[11]~input_o ;
wire \master_1_wdata[11]~input_o ;
wire \slave_wdata_regs[0][11]~11_combout ;
wire \master_2_wdata[12]~input_o ;
wire \master_1_wdata[12]~input_o ;
wire \slave_wdata_regs[0][12]~12_combout ;
wire \master_2_wdata[13]~input_o ;
wire \master_1_wdata[13]~input_o ;
wire \slave_wdata_regs[0][13]~13_combout ;
wire \master_1_wdata[14]~input_o ;
wire \master_2_wdata[14]~input_o ;
wire \slave_wdata_regs[0][14]~14_combout ;
wire \master_2_wdata[15]~input_o ;
wire \master_1_wdata[15]~input_o ;
wire \slave_wdata_regs[0][15]~15_combout ;
wire \master_2_wdata[16]~input_o ;
wire \master_1_wdata[16]~input_o ;
wire \slave_wdata_regs[0][16]~16_combout ;
wire \master_2_wdata[17]~input_o ;
wire \master_1_wdata[17]~input_o ;
wire \slave_wdata_regs[0][17]~17_combout ;
wire \master_2_wdata[18]~input_o ;
wire \master_1_wdata[18]~input_o ;
wire \slave_wdata_regs[0][18]~18_combout ;
wire \master_2_wdata[19]~input_o ;
wire \master_1_wdata[19]~input_o ;
wire \slave_wdata_regs[0][19]~19_combout ;
wire \master_2_wdata[20]~input_o ;
wire \master_1_wdata[20]~input_o ;
wire \slave_wdata_regs[0][20]~20_combout ;
wire \master_2_wdata[21]~input_o ;
wire \master_1_wdata[21]~input_o ;
wire \slave_wdata_regs[0][21]~21_combout ;
wire \master_1_wdata[22]~input_o ;
wire \master_2_wdata[22]~input_o ;
wire \slave_wdata_regs[0][22]~22_combout ;
wire \master_2_wdata[23]~input_o ;
wire \master_1_wdata[23]~input_o ;
wire \slave_wdata_regs[0][23]~23_combout ;
wire \master_2_wdata[24]~input_o ;
wire \master_1_wdata[24]~input_o ;
wire \slave_wdata_regs[0][24]~24_combout ;
wire \master_2_wdata[25]~input_o ;
wire \master_1_wdata[25]~input_o ;
wire \slave_wdata_regs[0][25]~25_combout ;
wire \master_2_wdata[26]~input_o ;
wire \master_1_wdata[26]~input_o ;
wire \slave_wdata_regs[0][26]~26_combout ;
wire \master_2_wdata[27]~input_o ;
wire \master_1_wdata[27]~input_o ;
wire \slave_wdata_regs[0][27]~27_combout ;
wire \master_2_wdata[28]~input_o ;
wire \master_1_wdata[28]~input_o ;
wire \slave_wdata_regs[0][28]~28_combout ;
wire \master_2_wdata[29]~input_o ;
wire \master_1_wdata[29]~input_o ;
wire \slave_wdata_regs[0][29]~29_combout ;
wire \master_2_wdata[30]~input_o ;
wire \master_1_wdata[30]~input_o ;
wire \slave_wdata_regs[0][30]~30_combout ;
wire \master_2_wdata[31]~input_o ;
wire \master_1_wdata[31]~input_o ;
wire \slave_wdata_regs[0][31]~31_combout ;
wire \slave_wdata_regs[1][0]~32_combout ;
wire \slave_wdata_regs[1][1]~33_combout ;
wire \slave_wdata_regs[1][2]~34_combout ;
wire \slave_wdata_regs[1][3]~35_combout ;
wire \slave_wdata_regs[1][4]~36_combout ;
wire \slave_wdata_regs[1][5]~37_combout ;
wire \slave_wdata_regs[1][6]~38_combout ;
wire \slave_wdata_regs[1][7]~39_combout ;
wire \slave_wdata_regs[1][8]~40_combout ;
wire \slave_wdata_regs[1][9]~41_combout ;
wire \slave_wdata_regs[1][10]~42_combout ;
wire \slave_wdata_regs[1][11]~43_combout ;
wire \slave_wdata_regs[1][12]~44_combout ;
wire \slave_wdata_regs[1][13]~45_combout ;
wire \slave_wdata_regs[1][14]~46_combout ;
wire \slave_wdata_regs[1][15]~47_combout ;
wire \slave_wdata_regs[1][16]~48_combout ;
wire \slave_wdata_regs[1][17]~49_combout ;
wire \slave_wdata_regs[1][18]~50_combout ;
wire \slave_wdata_regs[1][19]~51_combout ;
wire \slave_wdata_regs[1][20]~52_combout ;
wire \slave_wdata_regs[1][21]~53_combout ;
wire \slave_wdata_regs[1][22]~54_combout ;
wire \slave_wdata_regs[1][23]~55_combout ;
wire \slave_wdata_regs[1][24]~56_combout ;
wire \slave_wdata_regs[1][25]~57_combout ;
wire \slave_wdata_regs[1][26]~58_combout ;
wire \slave_wdata_regs[1][27]~59_combout ;
wire \slave_wdata_regs[1][28]~60_combout ;
wire \slave_wdata_regs[1][29]~61_combout ;
wire \slave_wdata_regs[1][30]~62_combout ;
wire \slave_wdata_regs[1][31]~63_combout ;


// Location: IOOBUF_X84_Y115_N36
cyclonev_io_obuf \slave_1_req~output (
	.i(\slave_req_regs[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_req),
	.obar());
// synopsys translate_off
defparam \slave_1_req~output .bus_hold = "false";
defparam \slave_1_req~output .open_drain_output = "false";
defparam \slave_1_req~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y115_N53
cyclonev_io_obuf \slave_2_req~output (
	.i(\slave_req_regs[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_req),
	.obar());
// synopsys translate_off
defparam \slave_2_req~output .bus_hold = "false";
defparam \slave_2_req~output .open_drain_output = "false";
defparam \slave_2_req~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y115_N36
cyclonev_io_obuf \slave_1_cmd~output (
	.i(\slave_cmd_regs[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_cmd),
	.obar());
// synopsys translate_off
defparam \slave_1_cmd~output .bus_hold = "false";
defparam \slave_1_cmd~output .open_drain_output = "false";
defparam \slave_1_cmd~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y115_N2
cyclonev_io_obuf \slave_2_cmd~output (
	.i(\slave_cmd_regs[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_cmd),
	.obar());
// synopsys translate_off
defparam \slave_2_cmd~output .bus_hold = "false";
defparam \slave_2_cmd~output .open_drain_output = "false";
defparam \slave_2_cmd~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y17_N22
cyclonev_io_obuf \master_1_ack~output (
	.i(\master_ack_regs[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_ack),
	.obar());
// synopsys translate_off
defparam \master_1_ack~output .bus_hold = "false";
defparam \master_1_ack~output .open_drain_output = "false";
defparam \master_1_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N62
cyclonev_io_obuf \master_2_ack~output (
	.i(\master_ack_regs[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_ack),
	.obar());
// synopsys translate_off
defparam \master_2_ack~output .bus_hold = "false";
defparam \master_2_ack~output .open_drain_output = "false";
defparam \master_2_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N36
cyclonev_io_obuf \slave_1_addr[0]~output (
	.i(\slave_addr_regs[0][0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[0]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[0]~output .bus_hold = "false";
defparam \slave_1_addr[0]~output .open_drain_output = "false";
defparam \slave_1_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N2
cyclonev_io_obuf \slave_1_addr[1]~output (
	.i(\slave_addr_regs[0][1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[1]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[1]~output .bus_hold = "false";
defparam \slave_1_addr[1]~output .open_drain_output = "false";
defparam \slave_1_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y115_N59
cyclonev_io_obuf \slave_1_addr[2]~output (
	.i(\slave_addr_regs[0][2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[2]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[2]~output .bus_hold = "false";
defparam \slave_1_addr[2]~output .open_drain_output = "false";
defparam \slave_1_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N36
cyclonev_io_obuf \slave_1_addr[3]~output (
	.i(\slave_addr_regs[0][3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[3]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[3]~output .bus_hold = "false";
defparam \slave_1_addr[3]~output .open_drain_output = "false";
defparam \slave_1_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y77_N5
cyclonev_io_obuf \slave_1_addr[4]~output (
	.i(\slave_addr_regs[0][4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[4]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[4]~output .bus_hold = "false";
defparam \slave_1_addr[4]~output .open_drain_output = "false";
defparam \slave_1_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y87_N56
cyclonev_io_obuf \slave_1_addr[5]~output (
	.i(\slave_addr_regs[0][5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[5]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[5]~output .bus_hold = "false";
defparam \slave_1_addr[5]~output .open_drain_output = "false";
defparam \slave_1_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y115_N2
cyclonev_io_obuf \slave_1_addr[6]~output (
	.i(\slave_addr_regs[0][6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[6]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[6]~output .bus_hold = "false";
defparam \slave_1_addr[6]~output .open_drain_output = "false";
defparam \slave_1_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N45
cyclonev_io_obuf \slave_1_addr[7]~output (
	.i(\slave_addr_regs[0][7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[7]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[7]~output .bus_hold = "false";
defparam \slave_1_addr[7]~output .open_drain_output = "false";
defparam \slave_1_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y115_N2
cyclonev_io_obuf \slave_1_addr[8]~output (
	.i(\slave_addr_regs[0][8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[8]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[8]~output .bus_hold = "false";
defparam \slave_1_addr[8]~output .open_drain_output = "false";
defparam \slave_1_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N59
cyclonev_io_obuf \slave_1_addr[9]~output (
	.i(\slave_addr_regs[0][9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[9]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[9]~output .bus_hold = "false";
defparam \slave_1_addr[9]~output .open_drain_output = "false";
defparam \slave_1_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N93
cyclonev_io_obuf \slave_1_addr[10]~output (
	.i(\slave_addr_regs[0][10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[10]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[10]~output .bus_hold = "false";
defparam \slave_1_addr[10]~output .open_drain_output = "false";
defparam \slave_1_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \slave_1_addr[11]~output (
	.i(\slave_addr_regs[0][11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[11]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[11]~output .bus_hold = "false";
defparam \slave_1_addr[11]~output .open_drain_output = "false";
defparam \slave_1_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y115_N53
cyclonev_io_obuf \slave_1_addr[12]~output (
	.i(\slave_addr_regs[0][12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[12]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[12]~output .bus_hold = "false";
defparam \slave_1_addr[12]~output .open_drain_output = "false";
defparam \slave_1_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y115_N19
cyclonev_io_obuf \slave_1_addr[13]~output (
	.i(\slave_addr_regs[0][13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[13]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[13]~output .bus_hold = "false";
defparam \slave_1_addr[13]~output .open_drain_output = "false";
defparam \slave_1_addr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y76_N39
cyclonev_io_obuf \slave_1_addr[14]~output (
	.i(\slave_addr_regs[0][14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[14]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[14]~output .bus_hold = "false";
defparam \slave_1_addr[14]~output .open_drain_output = "false";
defparam \slave_1_addr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y76_N56
cyclonev_io_obuf \slave_1_addr[15]~output (
	.i(\slave_addr_regs[0][15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[15]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[15]~output .bus_hold = "false";
defparam \slave_1_addr[15]~output .open_drain_output = "false";
defparam \slave_1_addr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N2
cyclonev_io_obuf \slave_1_addr[16]~output (
	.i(\slave_addr_regs[0][16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[16]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[16]~output .bus_hold = "false";
defparam \slave_1_addr[16]~output .open_drain_output = "false";
defparam \slave_1_addr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y115_N36
cyclonev_io_obuf \slave_1_addr[17]~output (
	.i(\slave_addr_regs[0][17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[17]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[17]~output .bus_hold = "false";
defparam \slave_1_addr[17]~output .open_drain_output = "false";
defparam \slave_1_addr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y115_N19
cyclonev_io_obuf \slave_1_addr[18]~output (
	.i(\slave_addr_regs[0][18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[18]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[18]~output .bus_hold = "false";
defparam \slave_1_addr[18]~output .open_drain_output = "false";
defparam \slave_1_addr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y115_N19
cyclonev_io_obuf \slave_1_addr[19]~output (
	.i(\slave_addr_regs[0][19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[19]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[19]~output .bus_hold = "false";
defparam \slave_1_addr[19]~output .open_drain_output = "false";
defparam \slave_1_addr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \slave_1_addr[20]~output (
	.i(\slave_addr_regs[0][20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[20]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[20]~output .bus_hold = "false";
defparam \slave_1_addr[20]~output .open_drain_output = "false";
defparam \slave_1_addr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y115_N2
cyclonev_io_obuf \slave_1_addr[21]~output (
	.i(\slave_addr_regs[0][21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[21]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[21]~output .bus_hold = "false";
defparam \slave_1_addr[21]~output .open_drain_output = "false";
defparam \slave_1_addr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N76
cyclonev_io_obuf \slave_1_addr[22]~output (
	.i(\slave_addr_regs[0][22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[22]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[22]~output .bus_hold = "false";
defparam \slave_1_addr[22]~output .open_drain_output = "false";
defparam \slave_1_addr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N76
cyclonev_io_obuf \slave_1_addr[23]~output (
	.i(\slave_addr_regs[0][23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[23]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[23]~output .bus_hold = "false";
defparam \slave_1_addr[23]~output .open_drain_output = "false";
defparam \slave_1_addr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N2
cyclonev_io_obuf \slave_1_addr[24]~output (
	.i(\slave_addr_regs[0][24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[24]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[24]~output .bus_hold = "false";
defparam \slave_1_addr[24]~output .open_drain_output = "false";
defparam \slave_1_addr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y43_N79
cyclonev_io_obuf \slave_1_addr[25]~output (
	.i(\slave_addr_regs[0][25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[25]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[25]~output .bus_hold = "false";
defparam \slave_1_addr[25]~output .open_drain_output = "false";
defparam \slave_1_addr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y64_N39
cyclonev_io_obuf \slave_1_addr[26]~output (
	.i(\slave_addr_regs[0][26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[26]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[26]~output .bus_hold = "false";
defparam \slave_1_addr[26]~output .open_drain_output = "false";
defparam \slave_1_addr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y64_N56
cyclonev_io_obuf \slave_1_addr[27]~output (
	.i(\slave_addr_regs[0][27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[27]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[27]~output .bus_hold = "false";
defparam \slave_1_addr[27]~output .open_drain_output = "false";
defparam \slave_1_addr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y85_N5
cyclonev_io_obuf \slave_1_addr[28]~output (
	.i(\slave_addr_regs[0][28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[28]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[28]~output .bus_hold = "false";
defparam \slave_1_addr[28]~output .open_drain_output = "false";
defparam \slave_1_addr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N19
cyclonev_io_obuf \slave_1_addr[29]~output (
	.i(\slave_addr_regs[0][29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[29]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[29]~output .bus_hold = "false";
defparam \slave_1_addr[29]~output .open_drain_output = "false";
defparam \slave_1_addr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y85_N39
cyclonev_io_obuf \slave_1_addr[30]~output (
	.i(\slave_addr_regs[0][30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[30]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[30]~output .bus_hold = "false";
defparam \slave_1_addr[30]~output .open_drain_output = "false";
defparam \slave_1_addr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N39
cyclonev_io_obuf \slave_1_addr[31]~output (
	.i(\slave_addr_regs[0][31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_addr[31]),
	.obar());
// synopsys translate_off
defparam \slave_1_addr[31]~output .bus_hold = "false";
defparam \slave_1_addr[31]~output .open_drain_output = "false";
defparam \slave_1_addr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N19
cyclonev_io_obuf \slave_2_addr[0]~output (
	.i(\slave_addr_regs[1][0]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[0]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[0]~output .bus_hold = "false";
defparam \slave_2_addr[0]~output .open_drain_output = "false";
defparam \slave_2_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y61_N5
cyclonev_io_obuf \slave_2_addr[1]~output (
	.i(\slave_addr_regs[1][1]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[1]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[1]~output .bus_hold = "false";
defparam \slave_2_addr[1]~output .open_drain_output = "false";
defparam \slave_2_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y115_N93
cyclonev_io_obuf \slave_2_addr[2]~output (
	.i(\slave_addr_regs[1][2]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[2]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[2]~output .bus_hold = "false";
defparam \slave_2_addr[2]~output .open_drain_output = "false";
defparam \slave_2_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \slave_2_addr[3]~output (
	.i(\slave_addr_regs[1][3]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[3]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[3]~output .bus_hold = "false";
defparam \slave_2_addr[3]~output .open_drain_output = "false";
defparam \slave_2_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y77_N56
cyclonev_io_obuf \slave_2_addr[4]~output (
	.i(\slave_addr_regs[1][4]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[4]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[4]~output .bus_hold = "false";
defparam \slave_2_addr[4]~output .open_drain_output = "false";
defparam \slave_2_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N5
cyclonev_io_obuf \slave_2_addr[5]~output (
	.i(\slave_addr_regs[1][5]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[5]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[5]~output .bus_hold = "false";
defparam \slave_2_addr[5]~output .open_drain_output = "false";
defparam \slave_2_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y115_N36
cyclonev_io_obuf \slave_2_addr[6]~output (
	.i(\slave_addr_regs[1][6]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[6]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[6]~output .bus_hold = "false";
defparam \slave_2_addr[6]~output .open_drain_output = "false";
defparam \slave_2_addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y84_N56
cyclonev_io_obuf \slave_2_addr[7]~output (
	.i(\slave_addr_regs[1][7]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[7]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[7]~output .bus_hold = "false";
defparam \slave_2_addr[7]~output .open_drain_output = "false";
defparam \slave_2_addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y115_N93
cyclonev_io_obuf \slave_2_addr[8]~output (
	.i(\slave_addr_regs[1][8]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[8]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[8]~output .bus_hold = "false";
defparam \slave_2_addr[8]~output .open_drain_output = "false";
defparam \slave_2_addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \slave_2_addr[9]~output (
	.i(\slave_addr_regs[1][9]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[9]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[9]~output .bus_hold = "false";
defparam \slave_2_addr[9]~output .open_drain_output = "false";
defparam \slave_2_addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \slave_2_addr[10]~output (
	.i(\slave_addr_regs[1][10]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[10]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[10]~output .bus_hold = "false";
defparam \slave_2_addr[10]~output .open_drain_output = "false";
defparam \slave_2_addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \slave_2_addr[11]~output (
	.i(\slave_addr_regs[1][11]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[11]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[11]~output .bus_hold = "false";
defparam \slave_2_addr[11]~output .open_drain_output = "false";
defparam \slave_2_addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \slave_2_addr[12]~output (
	.i(\slave_addr_regs[1][12]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[12]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[12]~output .bus_hold = "false";
defparam \slave_2_addr[12]~output .open_drain_output = "false";
defparam \slave_2_addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y115_N36
cyclonev_io_obuf \slave_2_addr[13]~output (
	.i(\slave_addr_regs[1][13]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[13]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[13]~output .bus_hold = "false";
defparam \slave_2_addr[13]~output .open_drain_output = "false";
defparam \slave_2_addr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y94_N56
cyclonev_io_obuf \slave_2_addr[14]~output (
	.i(\slave_addr_regs[1][14]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[14]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[14]~output .bus_hold = "false";
defparam \slave_2_addr[14]~output .open_drain_output = "false";
defparam \slave_2_addr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y70_N22
cyclonev_io_obuf \slave_2_addr[15]~output (
	.i(\slave_addr_regs[1][15]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[15]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[15]~output .bus_hold = "false";
defparam \slave_2_addr[15]~output .open_drain_output = "false";
defparam \slave_2_addr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N53
cyclonev_io_obuf \slave_2_addr[16]~output (
	.i(\slave_addr_regs[1][16]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[16]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[16]~output .bus_hold = "false";
defparam \slave_2_addr[16]~output .open_drain_output = "false";
defparam \slave_2_addr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N53
cyclonev_io_obuf \slave_2_addr[17]~output (
	.i(\slave_addr_regs[1][17]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[17]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[17]~output .bus_hold = "false";
defparam \slave_2_addr[17]~output .open_drain_output = "false";
defparam \slave_2_addr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y115_N53
cyclonev_io_obuf \slave_2_addr[18]~output (
	.i(\slave_addr_regs[1][18]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[18]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[18]~output .bus_hold = "false";
defparam \slave_2_addr[18]~output .open_drain_output = "false";
defparam \slave_2_addr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y115_N36
cyclonev_io_obuf \slave_2_addr[19]~output (
	.i(\slave_addr_regs[1][19]~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[19]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[19]~output .bus_hold = "false";
defparam \slave_2_addr[19]~output .open_drain_output = "false";
defparam \slave_2_addr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \slave_2_addr[20]~output (
	.i(\slave_addr_regs[1][20]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[20]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[20]~output .bus_hold = "false";
defparam \slave_2_addr[20]~output .open_drain_output = "false";
defparam \slave_2_addr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y115_N93
cyclonev_io_obuf \slave_2_addr[21]~output (
	.i(\slave_addr_regs[1][21]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[21]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[21]~output .bus_hold = "false";
defparam \slave_2_addr[21]~output .open_drain_output = "false";
defparam \slave_2_addr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N36
cyclonev_io_obuf \slave_2_addr[22]~output (
	.i(\slave_addr_regs[1][22]~54_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[22]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[22]~output .bus_hold = "false";
defparam \slave_2_addr[22]~output .open_drain_output = "false";
defparam \slave_2_addr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N53
cyclonev_io_obuf \slave_2_addr[23]~output (
	.i(\slave_addr_regs[1][23]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[23]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[23]~output .bus_hold = "false";
defparam \slave_2_addr[23]~output .open_drain_output = "false";
defparam \slave_2_addr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N53
cyclonev_io_obuf \slave_2_addr[24]~output (
	.i(\slave_addr_regs[1][24]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[24]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[24]~output .bus_hold = "false";
defparam \slave_2_addr[24]~output .open_drain_output = "false";
defparam \slave_2_addr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N22
cyclonev_io_obuf \slave_2_addr[25]~output (
	.i(\slave_addr_regs[1][25]~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[25]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[25]~output .bus_hold = "false";
defparam \slave_2_addr[25]~output .open_drain_output = "false";
defparam \slave_2_addr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y55_N22
cyclonev_io_obuf \slave_2_addr[26]~output (
	.i(\slave_addr_regs[1][26]~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[26]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[26]~output .bus_hold = "false";
defparam \slave_2_addr[26]~output .open_drain_output = "false";
defparam \slave_2_addr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y60_N96
cyclonev_io_obuf \slave_2_addr[27]~output (
	.i(\slave_addr_regs[1][27]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[27]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[27]~output .bus_hold = "false";
defparam \slave_2_addr[27]~output .open_drain_output = "false";
defparam \slave_2_addr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N96
cyclonev_io_obuf \slave_2_addr[28]~output (
	.i(\slave_addr_regs[1][28]~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[28]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[28]~output .bus_hold = "false";
defparam \slave_2_addr[28]~output .open_drain_output = "false";
defparam \slave_2_addr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cyclonev_io_obuf \slave_2_addr[29]~output (
	.i(\slave_addr_regs[1][29]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[29]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[29]~output .bus_hold = "false";
defparam \slave_2_addr[29]~output .open_drain_output = "false";
defparam \slave_2_addr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y84_N22
cyclonev_io_obuf \slave_2_addr[30]~output (
	.i(\slave_addr_regs[1][30]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[30]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[30]~output .bus_hold = "false";
defparam \slave_2_addr[30]~output .open_drain_output = "false";
defparam \slave_2_addr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \slave_2_addr[31]~output (
	.i(\slave_addr_regs[1][31]~63_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_addr[31]),
	.obar());
// synopsys translate_off
defparam \slave_2_addr[31]~output .bus_hold = "false";
defparam \slave_2_addr[31]~output .open_drain_output = "false";
defparam \slave_2_addr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N79
cyclonev_io_obuf \master_1_rdata[0]~output (
	.i(\master_rdata_regs[0][0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[0]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[0]~output .bus_hold = "false";
defparam \master_1_rdata[0]~output .open_drain_output = "false";
defparam \master_1_rdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y115_N2
cyclonev_io_obuf \master_1_rdata[1]~output (
	.i(\master_rdata_regs[0][1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[1]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[1]~output .bus_hold = "false";
defparam \master_1_rdata[1]~output .open_drain_output = "false";
defparam \master_1_rdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N56
cyclonev_io_obuf \master_1_rdata[2]~output (
	.i(\master_rdata_regs[0][2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[2]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[2]~output .bus_hold = "false";
defparam \master_1_rdata[2]~output .open_drain_output = "false";
defparam \master_1_rdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y115_N36
cyclonev_io_obuf \master_1_rdata[3]~output (
	.i(\master_rdata_regs[0][3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[3]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[3]~output .bus_hold = "false";
defparam \master_1_rdata[3]~output .open_drain_output = "false";
defparam \master_1_rdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \master_1_rdata[4]~output (
	.i(\master_rdata_regs[0][4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[4]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[4]~output .bus_hold = "false";
defparam \master_1_rdata[4]~output .open_drain_output = "false";
defparam \master_1_rdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y115_N36
cyclonev_io_obuf \master_1_rdata[5]~output (
	.i(\master_rdata_regs[0][5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[5]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[5]~output .bus_hold = "false";
defparam \master_1_rdata[5]~output .open_drain_output = "false";
defparam \master_1_rdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N39
cyclonev_io_obuf \master_1_rdata[6]~output (
	.i(\master_rdata_regs[0][6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[6]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[6]~output .bus_hold = "false";
defparam \master_1_rdata[6]~output .open_drain_output = "false";
defparam \master_1_rdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N39
cyclonev_io_obuf \master_1_rdata[7]~output (
	.i(\master_rdata_regs[0][7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[7]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[7]~output .bus_hold = "false";
defparam \master_1_rdata[7]~output .open_drain_output = "false";
defparam \master_1_rdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N53
cyclonev_io_obuf \master_1_rdata[8]~output (
	.i(\master_rdata_regs[0][8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[8]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[8]~output .bus_hold = "false";
defparam \master_1_rdata[8]~output .open_drain_output = "false";
defparam \master_1_rdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N36
cyclonev_io_obuf \master_1_rdata[9]~output (
	.i(\master_rdata_regs[0][9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[9]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[9]~output .bus_hold = "false";
defparam \master_1_rdata[9]~output .open_drain_output = "false";
defparam \master_1_rdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N62
cyclonev_io_obuf \master_1_rdata[10]~output (
	.i(\master_rdata_regs[0][10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[10]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[10]~output .bus_hold = "false";
defparam \master_1_rdata[10]~output .open_drain_output = "false";
defparam \master_1_rdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N53
cyclonev_io_obuf \master_1_rdata[11]~output (
	.i(\master_rdata_regs[0][11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[11]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[11]~output .bus_hold = "false";
defparam \master_1_rdata[11]~output .open_drain_output = "false";
defparam \master_1_rdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y43_N45
cyclonev_io_obuf \master_1_rdata[12]~output (
	.i(\master_rdata_regs[0][12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[12]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[12]~output .bus_hold = "false";
defparam \master_1_rdata[12]~output .open_drain_output = "false";
defparam \master_1_rdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N56
cyclonev_io_obuf \master_1_rdata[13]~output (
	.i(\master_rdata_regs[0][13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[13]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[13]~output .bus_hold = "false";
defparam \master_1_rdata[13]~output .open_drain_output = "false";
defparam \master_1_rdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N19
cyclonev_io_obuf \master_1_rdata[14]~output (
	.i(\master_rdata_regs[0][14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[14]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[14]~output .bus_hold = "false";
defparam \master_1_rdata[14]~output .open_drain_output = "false";
defparam \master_1_rdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N19
cyclonev_io_obuf \master_1_rdata[15]~output (
	.i(\master_rdata_regs[0][15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[15]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[15]~output .bus_hold = "false";
defparam \master_1_rdata[15]~output .open_drain_output = "false";
defparam \master_1_rdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N79
cyclonev_io_obuf \master_1_rdata[16]~output (
	.i(\master_rdata_regs[0][16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[16]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[16]~output .bus_hold = "false";
defparam \master_1_rdata[16]~output .open_drain_output = "false";
defparam \master_1_rdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N5
cyclonev_io_obuf \master_1_rdata[17]~output (
	.i(\master_rdata_regs[0][17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[17]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[17]~output .bus_hold = "false";
defparam \master_1_rdata[17]~output .open_drain_output = "false";
defparam \master_1_rdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N39
cyclonev_io_obuf \master_1_rdata[18]~output (
	.i(\master_rdata_regs[0][18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[18]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[18]~output .bus_hold = "false";
defparam \master_1_rdata[18]~output .open_drain_output = "false";
defparam \master_1_rdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y31_N5
cyclonev_io_obuf \master_1_rdata[19]~output (
	.i(\master_rdata_regs[0][19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[19]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[19]~output .bus_hold = "false";
defparam \master_1_rdata[19]~output .open_drain_output = "false";
defparam \master_1_rdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \master_1_rdata[20]~output (
	.i(\master_rdata_regs[0][20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[20]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[20]~output .bus_hold = "false";
defparam \master_1_rdata[20]~output .open_drain_output = "false";
defparam \master_1_rdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y67_N62
cyclonev_io_obuf \master_1_rdata[21]~output (
	.i(\master_rdata_regs[0][21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[21]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[21]~output .bus_hold = "false";
defparam \master_1_rdata[21]~output .open_drain_output = "false";
defparam \master_1_rdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y14_N22
cyclonev_io_obuf \master_1_rdata[22]~output (
	.i(\master_rdata_regs[0][22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[22]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[22]~output .bus_hold = "false";
defparam \master_1_rdata[22]~output .open_drain_output = "false";
defparam \master_1_rdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y115_N2
cyclonev_io_obuf \master_1_rdata[23]~output (
	.i(\master_rdata_regs[0][23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[23]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[23]~output .bus_hold = "false";
defparam \master_1_rdata[23]~output .open_drain_output = "false";
defparam \master_1_rdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N5
cyclonev_io_obuf \master_1_rdata[24]~output (
	.i(\master_rdata_regs[0][24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[24]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[24]~output .bus_hold = "false";
defparam \master_1_rdata[24]~output .open_drain_output = "false";
defparam \master_1_rdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y115_N36
cyclonev_io_obuf \master_1_rdata[25]~output (
	.i(\master_rdata_regs[0][25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[25]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[25]~output .bus_hold = "false";
defparam \master_1_rdata[25]~output .open_drain_output = "false";
defparam \master_1_rdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N2
cyclonev_io_obuf \master_1_rdata[26]~output (
	.i(\master_rdata_regs[0][26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[26]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[26]~output .bus_hold = "false";
defparam \master_1_rdata[26]~output .open_drain_output = "false";
defparam \master_1_rdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \master_1_rdata[27]~output (
	.i(\master_rdata_regs[0][27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[27]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[27]~output .bus_hold = "false";
defparam \master_1_rdata[27]~output .open_drain_output = "false";
defparam \master_1_rdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \master_1_rdata[28]~output (
	.i(\master_rdata_regs[0][28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[28]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[28]~output .bus_hold = "false";
defparam \master_1_rdata[28]~output .open_drain_output = "false";
defparam \master_1_rdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \master_1_rdata[29]~output (
	.i(\master_rdata_regs[0][29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[29]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[29]~output .bus_hold = "false";
defparam \master_1_rdata[29]~output .open_drain_output = "false";
defparam \master_1_rdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y82_N62
cyclonev_io_obuf \master_1_rdata[30]~output (
	.i(\master_rdata_regs[0][30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[30]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[30]~output .bus_hold = "false";
defparam \master_1_rdata[30]~output .open_drain_output = "false";
defparam \master_1_rdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N42
cyclonev_io_obuf \master_1_rdata[31]~output (
	.i(\master_rdata_regs[0][31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_1_rdata[31]),
	.obar());
// synopsys translate_off
defparam \master_1_rdata[31]~output .bus_hold = "false";
defparam \master_1_rdata[31]~output .open_drain_output = "false";
defparam \master_1_rdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y33_N22
cyclonev_io_obuf \master_2_rdata[0]~output (
	.i(\master_rdata_regs[1][0]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[0]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[0]~output .bus_hold = "false";
defparam \master_2_rdata[0]~output .open_drain_output = "false";
defparam \master_2_rdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y115_N59
cyclonev_io_obuf \master_2_rdata[1]~output (
	.i(\master_rdata_regs[1][1]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[1]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[1]~output .bus_hold = "false";
defparam \master_2_rdata[1]~output .open_drain_output = "false";
defparam \master_2_rdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y60_N45
cyclonev_io_obuf \master_2_rdata[2]~output (
	.i(\master_rdata_regs[1][2]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[2]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[2]~output .bus_hold = "false";
defparam \master_2_rdata[2]~output .open_drain_output = "false";
defparam \master_2_rdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y115_N19
cyclonev_io_obuf \master_2_rdata[3]~output (
	.i(\master_rdata_regs[1][3]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[3]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[3]~output .bus_hold = "false";
defparam \master_2_rdata[3]~output .open_drain_output = "false";
defparam \master_2_rdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N93
cyclonev_io_obuf \master_2_rdata[4]~output (
	.i(\master_rdata_regs[1][4]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[4]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[4]~output .bus_hold = "false";
defparam \master_2_rdata[4]~output .open_drain_output = "false";
defparam \master_2_rdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y115_N2
cyclonev_io_obuf \master_2_rdata[5]~output (
	.i(\master_rdata_regs[1][5]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[5]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[5]~output .bus_hold = "false";
defparam \master_2_rdata[5]~output .open_drain_output = "false";
defparam \master_2_rdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y39_N39
cyclonev_io_obuf \master_2_rdata[6]~output (
	.i(\master_rdata_regs[1][6]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[6]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[6]~output .bus_hold = "false";
defparam \master_2_rdata[6]~output .open_drain_output = "false";
defparam \master_2_rdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N5
cyclonev_io_obuf \master_2_rdata[7]~output (
	.i(\master_rdata_regs[1][7]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[7]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[7]~output .bus_hold = "false";
defparam \master_2_rdata[7]~output .open_drain_output = "false";
defparam \master_2_rdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N42
cyclonev_io_obuf \master_2_rdata[8]~output (
	.i(\master_rdata_regs[1][8]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[8]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[8]~output .bus_hold = "false";
defparam \master_2_rdata[8]~output .open_drain_output = "false";
defparam \master_2_rdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \master_2_rdata[9]~output (
	.i(\master_rdata_regs[1][9]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[9]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[9]~output .bus_hold = "false";
defparam \master_2_rdata[9]~output .open_drain_output = "false";
defparam \master_2_rdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y48_N56
cyclonev_io_obuf \master_2_rdata[10]~output (
	.i(\master_rdata_regs[1][10]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[10]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[10]~output .bus_hold = "false";
defparam \master_2_rdata[10]~output .open_drain_output = "false";
defparam \master_2_rdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N19
cyclonev_io_obuf \master_2_rdata[11]~output (
	.i(\master_rdata_regs[1][11]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[11]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[11]~output .bus_hold = "false";
defparam \master_2_rdata[11]~output .open_drain_output = "false";
defparam \master_2_rdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y41_N39
cyclonev_io_obuf \master_2_rdata[12]~output (
	.i(\master_rdata_regs[1][12]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[12]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[12]~output .bus_hold = "false";
defparam \master_2_rdata[12]~output .open_drain_output = "false";
defparam \master_2_rdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y38_N56
cyclonev_io_obuf \master_2_rdata[13]~output (
	.i(\master_rdata_regs[1][13]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[13]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[13]~output .bus_hold = "false";
defparam \master_2_rdata[13]~output .open_drain_output = "false";
defparam \master_2_rdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N53
cyclonev_io_obuf \master_2_rdata[14]~output (
	.i(\master_rdata_regs[1][14]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[14]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[14]~output .bus_hold = "false";
defparam \master_2_rdata[14]~output .open_drain_output = "false";
defparam \master_2_rdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cyclonev_io_obuf \master_2_rdata[15]~output (
	.i(\master_rdata_regs[1][15]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[15]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[15]~output .bus_hold = "false";
defparam \master_2_rdata[15]~output .open_drain_output = "false";
defparam \master_2_rdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y16_N39
cyclonev_io_obuf \master_2_rdata[16]~output (
	.i(\master_rdata_regs[1][16]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[16]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[16]~output .bus_hold = "false";
defparam \master_2_rdata[16]~output .open_drain_output = "false";
defparam \master_2_rdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N39
cyclonev_io_obuf \master_2_rdata[17]~output (
	.i(\master_rdata_regs[1][17]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[17]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[17]~output .bus_hold = "false";
defparam \master_2_rdata[17]~output .open_drain_output = "false";
defparam \master_2_rdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y79_N22
cyclonev_io_obuf \master_2_rdata[18]~output (
	.i(\master_rdata_regs[1][18]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[18]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[18]~output .bus_hold = "false";
defparam \master_2_rdata[18]~output .open_drain_output = "false";
defparam \master_2_rdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y31_N22
cyclonev_io_obuf \master_2_rdata[19]~output (
	.i(\master_rdata_regs[1][19]~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[19]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[19]~output .bus_hold = "false";
defparam \master_2_rdata[19]~output .open_drain_output = "false";
defparam \master_2_rdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N59
cyclonev_io_obuf \master_2_rdata[20]~output (
	.i(\master_rdata_regs[1][20]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[20]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[20]~output .bus_hold = "false";
defparam \master_2_rdata[20]~output .open_drain_output = "false";
defparam \master_2_rdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y67_N96
cyclonev_io_obuf \master_2_rdata[21]~output (
	.i(\master_rdata_regs[1][21]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[21]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[21]~output .bus_hold = "false";
defparam \master_2_rdata[21]~output .open_drain_output = "false";
defparam \master_2_rdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N79
cyclonev_io_obuf \master_2_rdata[22]~output (
	.i(\master_rdata_regs[1][22]~54_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[22]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[22]~output .bus_hold = "false";
defparam \master_2_rdata[22]~output .open_drain_output = "false";
defparam \master_2_rdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N53
cyclonev_io_obuf \master_2_rdata[23]~output (
	.i(\master_rdata_regs[1][23]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[23]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[23]~output .bus_hold = "false";
defparam \master_2_rdata[23]~output .open_drain_output = "false";
defparam \master_2_rdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y36_N45
cyclonev_io_obuf \master_2_rdata[24]~output (
	.i(\master_rdata_regs[1][24]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[24]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[24]~output .bus_hold = "false";
defparam \master_2_rdata[24]~output .open_drain_output = "false";
defparam \master_2_rdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y115_N53
cyclonev_io_obuf \master_2_rdata[25]~output (
	.i(\master_rdata_regs[1][25]~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[25]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[25]~output .bus_hold = "false";
defparam \master_2_rdata[25]~output .open_drain_output = "false";
defparam \master_2_rdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y0_N36
cyclonev_io_obuf \master_2_rdata[26]~output (
	.i(\master_rdata_regs[1][26]~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[26]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[26]~output .bus_hold = "false";
defparam \master_2_rdata[26]~output .open_drain_output = "false";
defparam \master_2_rdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \master_2_rdata[27]~output (
	.i(\master_rdata_regs[1][27]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[27]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[27]~output .bus_hold = "false";
defparam \master_2_rdata[27]~output .open_drain_output = "false";
defparam \master_2_rdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \master_2_rdata[28]~output (
	.i(\master_rdata_regs[1][28]~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[28]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[28]~output .bus_hold = "false";
defparam \master_2_rdata[28]~output .open_drain_output = "false";
defparam \master_2_rdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \master_2_rdata[29]~output (
	.i(\master_rdata_regs[1][29]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[29]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[29]~output .bus_hold = "false";
defparam \master_2_rdata[29]~output .open_drain_output = "false";
defparam \master_2_rdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y64_N5
cyclonev_io_obuf \master_2_rdata[30]~output (
	.i(\master_rdata_regs[1][30]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[30]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[30]~output .bus_hold = "false";
defparam \master_2_rdata[30]~output .open_drain_output = "false";
defparam \master_2_rdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \master_2_rdata[31]~output (
	.i(\master_rdata_regs[1][31]~63_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(master_2_rdata[31]),
	.obar());
// synopsys translate_off
defparam \master_2_rdata[31]~output .bus_hold = "false";
defparam \master_2_rdata[31]~output .open_drain_output = "false";
defparam \master_2_rdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y46_N22
cyclonev_io_obuf \slave_1_wdata[0]~output (
	.i(\slave_wdata_regs[0][0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[0]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[0]~output .bus_hold = "false";
defparam \slave_1_wdata[0]~output .open_drain_output = "false";
defparam \slave_1_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y115_N36
cyclonev_io_obuf \slave_1_wdata[1]~output (
	.i(\slave_wdata_regs[0][1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[1]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[1]~output .bus_hold = "false";
defparam \slave_1_wdata[1]~output .open_drain_output = "false";
defparam \slave_1_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y115_N42
cyclonev_io_obuf \slave_1_wdata[2]~output (
	.i(\slave_wdata_regs[0][2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[2]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[2]~output .bus_hold = "false";
defparam \slave_1_wdata[2]~output .open_drain_output = "false";
defparam \slave_1_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N36
cyclonev_io_obuf \slave_1_wdata[3]~output (
	.i(\slave_wdata_regs[0][3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[3]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[3]~output .bus_hold = "false";
defparam \slave_1_wdata[3]~output .open_drain_output = "false";
defparam \slave_1_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \slave_1_wdata[4]~output (
	.i(\slave_wdata_regs[0][4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[4]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[4]~output .bus_hold = "false";
defparam \slave_1_wdata[4]~output .open_drain_output = "false";
defparam \slave_1_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N93
cyclonev_io_obuf \slave_1_wdata[5]~output (
	.i(\slave_wdata_regs[0][5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[5]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[5]~output .bus_hold = "false";
defparam \slave_1_wdata[5]~output .open_drain_output = "false";
defparam \slave_1_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y55_N5
cyclonev_io_obuf \slave_1_wdata[6]~output (
	.i(\slave_wdata_regs[0][6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[6]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[6]~output .bus_hold = "false";
defparam \slave_1_wdata[6]~output .open_drain_output = "false";
defparam \slave_1_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y13_N96
cyclonev_io_obuf \slave_1_wdata[7]~output (
	.i(\slave_wdata_regs[0][7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[7]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[7]~output .bus_hold = "false";
defparam \slave_1_wdata[7]~output .open_drain_output = "false";
defparam \slave_1_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y93_N39
cyclonev_io_obuf \slave_1_wdata[8]~output (
	.i(\slave_wdata_regs[0][8]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[8]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[8]~output .bus_hold = "false";
defparam \slave_1_wdata[8]~output .open_drain_output = "false";
defparam \slave_1_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N19
cyclonev_io_obuf \slave_1_wdata[9]~output (
	.i(\slave_wdata_regs[0][9]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[9]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[9]~output .bus_hold = "false";
defparam \slave_1_wdata[9]~output .open_drain_output = "false";
defparam \slave_1_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cyclonev_io_obuf \slave_1_wdata[10]~output (
	.i(\slave_wdata_regs[0][10]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[10]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[10]~output .bus_hold = "false";
defparam \slave_1_wdata[10]~output .open_drain_output = "false";
defparam \slave_1_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \slave_1_wdata[11]~output (
	.i(\slave_wdata_regs[0][11]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[11]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[11]~output .bus_hold = "false";
defparam \slave_1_wdata[11]~output .open_drain_output = "false";
defparam \slave_1_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y30_N56
cyclonev_io_obuf \slave_1_wdata[12]~output (
	.i(\slave_wdata_regs[0][12]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[12]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[12]~output .bus_hold = "false";
defparam \slave_1_wdata[12]~output .open_drain_output = "false";
defparam \slave_1_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y74_N96
cyclonev_io_obuf \slave_1_wdata[13]~output (
	.i(\slave_wdata_regs[0][13]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[13]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[13]~output .bus_hold = "false";
defparam \slave_1_wdata[13]~output .open_drain_output = "false";
defparam \slave_1_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N53
cyclonev_io_obuf \slave_1_wdata[14]~output (
	.i(\slave_wdata_regs[0][14]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[14]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[14]~output .bus_hold = "false";
defparam \slave_1_wdata[14]~output .open_drain_output = "false";
defparam \slave_1_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N22
cyclonev_io_obuf \slave_1_wdata[15]~output (
	.i(\slave_wdata_regs[0][15]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[15]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[15]~output .bus_hold = "false";
defparam \slave_1_wdata[15]~output .open_drain_output = "false";
defparam \slave_1_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y74_N79
cyclonev_io_obuf \slave_1_wdata[16]~output (
	.i(\slave_wdata_regs[0][16]~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[16]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[16]~output .bus_hold = "false";
defparam \slave_1_wdata[16]~output .open_drain_output = "false";
defparam \slave_1_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N53
cyclonev_io_obuf \slave_1_wdata[17]~output (
	.i(\slave_wdata_regs[0][17]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[17]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[17]~output .bus_hold = "false";
defparam \slave_1_wdata[17]~output .open_drain_output = "false";
defparam \slave_1_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y115_N42
cyclonev_io_obuf \slave_1_wdata[18]~output (
	.i(\slave_wdata_regs[0][18]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[18]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[18]~output .bus_hold = "false";
defparam \slave_1_wdata[18]~output .open_drain_output = "false";
defparam \slave_1_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y115_N53
cyclonev_io_obuf \slave_1_wdata[19]~output (
	.i(\slave_wdata_regs[0][19]~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[19]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[19]~output .bus_hold = "false";
defparam \slave_1_wdata[19]~output .open_drain_output = "false";
defparam \slave_1_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y115_N36
cyclonev_io_obuf \slave_1_wdata[20]~output (
	.i(\slave_wdata_regs[0][20]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[20]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[20]~output .bus_hold = "false";
defparam \slave_1_wdata[20]~output .open_drain_output = "false";
defparam \slave_1_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N2
cyclonev_io_obuf \slave_1_wdata[21]~output (
	.i(\slave_wdata_regs[0][21]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[21]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[21]~output .bus_hold = "false";
defparam \slave_1_wdata[21]~output .open_drain_output = "false";
defparam \slave_1_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y60_N62
cyclonev_io_obuf \slave_1_wdata[22]~output (
	.i(\slave_wdata_regs[0][22]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[22]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[22]~output .bus_hold = "false";
defparam \slave_1_wdata[22]~output .open_drain_output = "false";
defparam \slave_1_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y115_N2
cyclonev_io_obuf \slave_1_wdata[23]~output (
	.i(\slave_wdata_regs[0][23]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[23]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[23]~output .bus_hold = "false";
defparam \slave_1_wdata[23]~output .open_drain_output = "false";
defparam \slave_1_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N19
cyclonev_io_obuf \slave_1_wdata[24]~output (
	.i(\slave_wdata_regs[0][24]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[24]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[24]~output .bus_hold = "false";
defparam \slave_1_wdata[24]~output .open_drain_output = "false";
defparam \slave_1_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \slave_1_wdata[25]~output (
	.i(\slave_wdata_regs[0][25]~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[25]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[25]~output .bus_hold = "false";
defparam \slave_1_wdata[25]~output .open_drain_output = "false";
defparam \slave_1_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N2
cyclonev_io_obuf \slave_1_wdata[26]~output (
	.i(\slave_wdata_regs[0][26]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[26]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[26]~output .bus_hold = "false";
defparam \slave_1_wdata[26]~output .open_drain_output = "false";
defparam \slave_1_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y69_N22
cyclonev_io_obuf \slave_1_wdata[27]~output (
	.i(\slave_wdata_regs[0][27]~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[27]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[27]~output .bus_hold = "false";
defparam \slave_1_wdata[27]~output .open_drain_output = "false";
defparam \slave_1_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \slave_1_wdata[28]~output (
	.i(\slave_wdata_regs[0][28]~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[28]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[28]~output .bus_hold = "false";
defparam \slave_1_wdata[28]~output .open_drain_output = "false";
defparam \slave_1_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y93_N56
cyclonev_io_obuf \slave_1_wdata[29]~output (
	.i(\slave_wdata_regs[0][29]~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[29]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[29]~output .bus_hold = "false";
defparam \slave_1_wdata[29]~output .open_drain_output = "false";
defparam \slave_1_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y51_N79
cyclonev_io_obuf \slave_1_wdata[30]~output (
	.i(\slave_wdata_regs[0][30]~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[30]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[30]~output .bus_hold = "false";
defparam \slave_1_wdata[30]~output .open_drain_output = "false";
defparam \slave_1_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y63_N56
cyclonev_io_obuf \slave_1_wdata[31]~output (
	.i(\slave_wdata_regs[0][31]~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_1_wdata[31]),
	.obar());
// synopsys translate_off
defparam \slave_1_wdata[31]~output .bus_hold = "false";
defparam \slave_1_wdata[31]~output .open_drain_output = "false";
defparam \slave_1_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y45_N22
cyclonev_io_obuf \slave_2_wdata[0]~output (
	.i(\slave_wdata_regs[1][0]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[0]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[0]~output .bus_hold = "false";
defparam \slave_2_wdata[0]~output .open_drain_output = "false";
defparam \slave_2_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y115_N53
cyclonev_io_obuf \slave_2_wdata[1]~output (
	.i(\slave_wdata_regs[1][1]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[1]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[1]~output .bus_hold = "false";
defparam \slave_2_wdata[1]~output .open_drain_output = "false";
defparam \slave_2_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y115_N2
cyclonev_io_obuf \slave_2_wdata[2]~output (
	.i(\slave_wdata_regs[1][2]~34_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[2]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[2]~output .bus_hold = "false";
defparam \slave_2_wdata[2]~output .open_drain_output = "false";
defparam \slave_2_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \slave_2_wdata[3]~output (
	.i(\slave_wdata_regs[1][3]~35_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[3]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[3]~output .bus_hold = "false";
defparam \slave_2_wdata[3]~output .open_drain_output = "false";
defparam \slave_2_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \slave_2_wdata[4]~output (
	.i(\slave_wdata_regs[1][4]~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[4]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[4]~output .bus_hold = "false";
defparam \slave_2_wdata[4]~output .open_drain_output = "false";
defparam \slave_2_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \slave_2_wdata[5]~output (
	.i(\slave_wdata_regs[1][5]~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[5]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[5]~output .bus_hold = "false";
defparam \slave_2_wdata[5]~output .open_drain_output = "false";
defparam \slave_2_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N5
cyclonev_io_obuf \slave_2_wdata[6]~output (
	.i(\slave_wdata_regs[1][6]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[6]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[6]~output .bus_hold = "false";
defparam \slave_2_wdata[6]~output .open_drain_output = "false";
defparam \slave_2_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y30_N39
cyclonev_io_obuf \slave_2_wdata[7]~output (
	.i(\slave_wdata_regs[1][7]~39_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[7]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[7]~output .bus_hold = "false";
defparam \slave_2_wdata[7]~output .open_drain_output = "false";
defparam \slave_2_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y115_N19
cyclonev_io_obuf \slave_2_wdata[8]~output (
	.i(\slave_wdata_regs[1][8]~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[8]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[8]~output .bus_hold = "false";
defparam \slave_2_wdata[8]~output .open_drain_output = "false";
defparam \slave_2_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N36
cyclonev_io_obuf \slave_2_wdata[9]~output (
	.i(\slave_wdata_regs[1][9]~41_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[9]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[9]~output .bus_hold = "false";
defparam \slave_2_wdata[9]~output .open_drain_output = "false";
defparam \slave_2_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N59
cyclonev_io_obuf \slave_2_wdata[10]~output (
	.i(\slave_wdata_regs[1][10]~42_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[10]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[10]~output .bus_hold = "false";
defparam \slave_2_wdata[10]~output .open_drain_output = "false";
defparam \slave_2_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \slave_2_wdata[11]~output (
	.i(\slave_wdata_regs[1][11]~43_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[11]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[11]~output .bus_hold = "false";
defparam \slave_2_wdata[11]~output .open_drain_output = "false";
defparam \slave_2_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y28_N45
cyclonev_io_obuf \slave_2_wdata[12]~output (
	.i(\slave_wdata_regs[1][12]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[12]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[12]~output .bus_hold = "false";
defparam \slave_2_wdata[12]~output .open_drain_output = "false";
defparam \slave_2_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y74_N62
cyclonev_io_obuf \slave_2_wdata[13]~output (
	.i(\slave_wdata_regs[1][13]~45_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[13]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[13]~output .bus_hold = "false";
defparam \slave_2_wdata[13]~output .open_drain_output = "false";
defparam \slave_2_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cyclonev_io_obuf \slave_2_wdata[14]~output (
	.i(\slave_wdata_regs[1][14]~46_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[14]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[14]~output .bus_hold = "false";
defparam \slave_2_wdata[14]~output .open_drain_output = "false";
defparam \slave_2_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y91_N39
cyclonev_io_obuf \slave_2_wdata[15]~output (
	.i(\slave_wdata_regs[1][15]~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[15]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[15]~output .bus_hold = "false";
defparam \slave_2_wdata[15]~output .open_drain_output = "false";
defparam \slave_2_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y72_N39
cyclonev_io_obuf \slave_2_wdata[16]~output (
	.i(\slave_wdata_regs[1][16]~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[16]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[16]~output .bus_hold = "false";
defparam \slave_2_wdata[16]~output .open_drain_output = "false";
defparam \slave_2_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N2
cyclonev_io_obuf \slave_2_wdata[17]~output (
	.i(\slave_wdata_regs[1][17]~49_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[17]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[17]~output .bus_hold = "false";
defparam \slave_2_wdata[17]~output .open_drain_output = "false";
defparam \slave_2_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y115_N2
cyclonev_io_obuf \slave_2_wdata[18]~output (
	.i(\slave_wdata_regs[1][18]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[18]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[18]~output .bus_hold = "false";
defparam \slave_2_wdata[18]~output .open_drain_output = "false";
defparam \slave_2_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y115_N19
cyclonev_io_obuf \slave_2_wdata[19]~output (
	.i(\slave_wdata_regs[1][19]~51_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[19]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[19]~output .bus_hold = "false";
defparam \slave_2_wdata[19]~output .open_drain_output = "false";
defparam \slave_2_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N93
cyclonev_io_obuf \slave_2_wdata[20]~output (
	.i(\slave_wdata_regs[1][20]~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[20]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[20]~output .bus_hold = "false";
defparam \slave_2_wdata[20]~output .open_drain_output = "false";
defparam \slave_2_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y115_N53
cyclonev_io_obuf \slave_2_wdata[21]~output (
	.i(\slave_wdata_regs[1][21]~53_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[21]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[21]~output .bus_hold = "false";
defparam \slave_2_wdata[21]~output .open_drain_output = "false";
defparam \slave_2_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y61_N39
cyclonev_io_obuf \slave_2_wdata[22]~output (
	.i(\slave_wdata_regs[1][22]~54_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[22]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[22]~output .bus_hold = "false";
defparam \slave_2_wdata[22]~output .open_drain_output = "false";
defparam \slave_2_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y115_N2
cyclonev_io_obuf \slave_2_wdata[23]~output (
	.i(\slave_wdata_regs[1][23]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[23]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[23]~output .bus_hold = "false";
defparam \slave_2_wdata[23]~output .open_drain_output = "false";
defparam \slave_2_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N36
cyclonev_io_obuf \slave_2_wdata[24]~output (
	.i(\slave_wdata_regs[1][24]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[24]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[24]~output .bus_hold = "false";
defparam \slave_2_wdata[24]~output .open_drain_output = "false";
defparam \slave_2_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \slave_2_wdata[25]~output (
	.i(\slave_wdata_regs[1][25]~57_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[25]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[25]~output .bus_hold = "false";
defparam \slave_2_wdata[25]~output .open_drain_output = "false";
defparam \slave_2_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y115_N19
cyclonev_io_obuf \slave_2_wdata[26]~output (
	.i(\slave_wdata_regs[1][26]~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[26]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[26]~output .bus_hold = "false";
defparam \slave_2_wdata[26]~output .open_drain_output = "false";
defparam \slave_2_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y85_N22
cyclonev_io_obuf \slave_2_wdata[27]~output (
	.i(\slave_wdata_regs[1][27]~59_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[27]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[27]~output .bus_hold = "false";
defparam \slave_2_wdata[27]~output .open_drain_output = "false";
defparam \slave_2_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N59
cyclonev_io_obuf \slave_2_wdata[28]~output (
	.i(\slave_wdata_regs[1][28]~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[28]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[28]~output .bus_hold = "false";
defparam \slave_2_wdata[28]~output .open_drain_output = "false";
defparam \slave_2_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y89_N96
cyclonev_io_obuf \slave_2_wdata[29]~output (
	.i(\slave_wdata_regs[1][29]~61_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[29]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[29]~output .bus_hold = "false";
defparam \slave_2_wdata[29]~output .open_drain_output = "false";
defparam \slave_2_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y53_N39
cyclonev_io_obuf \slave_2_wdata[30]~output (
	.i(\slave_wdata_regs[1][30]~62_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[30]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[30]~output .bus_hold = "false";
defparam \slave_2_wdata[30]~output .open_drain_output = "false";
defparam \slave_2_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X121_Y57_N22
cyclonev_io_obuf \slave_2_wdata[31]~output (
	.i(\slave_wdata_regs[1][31]~63_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(slave_2_wdata[31]),
	.obar());
// synopsys translate_off
defparam \slave_2_wdata[31]~output .bus_hold = "false";
defparam \slave_2_wdata[31]~output .open_drain_output = "false";
defparam \slave_2_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X82_Y115_N58
cyclonev_io_ibuf \master_2_req~input (
	.i(master_2_req),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_req~input_o ));
// synopsys translate_off
defparam \master_2_req~input .bus_hold = "false";
defparam \master_2_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y115_N35
cyclonev_io_ibuf \master_1_addr[31]~input (
	.i(master_1_addr[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[31]~input_o ));
// synopsys translate_off
defparam \master_1_addr[31]~input .bus_hold = "false";
defparam \master_1_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y115_N18
cyclonev_io_ibuf \master_2_addr[31]~input (
	.i(master_2_addr[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[31]~input_o ));
// synopsys translate_off
defparam \master_2_addr[31]~input .bus_hold = "false";
defparam \master_2_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y115_N75
cyclonev_io_ibuf \master_1_req~input (
	.i(master_1_req),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_req~input_o ));
// synopsys translate_off
defparam \master_1_req~input .bus_hold = "false";
defparam \master_1_req~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y114_N15
cyclonev_lcell_comb \slave_req_regs[0]~0 (
// Equation(s):
// \slave_req_regs[0]~0_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_req~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_req~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_req~input_o ) ) ) ) # ( !\master_2_addr[31]~input_o  & 
// ( !\master_1_req~input_o  & ( (\master_2_req~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_req~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_req~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_req_regs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_req_regs[0]~0 .extended_lut = "off";
defparam \slave_req_regs[0]~0 .lut_mask = 64'h03030000F3F3FFFF;
defparam \slave_req_regs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y114_N9
cyclonev_lcell_comb \slave_req_regs[1]~1 (
// Equation(s):
// \slave_req_regs[1]~1_combout  = ( \master_2_req~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_req~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_req~input_o  & ( (!\master_2_addr[31]~input_o  & (\master_1_addr[31]~input_o  & 
// \master_1_req~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_1_req~input_o ),
	.datae(gnd),
	.dataf(!\master_2_req~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_req_regs[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_req_regs[1]~1 .extended_lut = "off";
defparam \slave_req_regs[1]~1 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \slave_req_regs[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X90_Y115_N58
cyclonev_io_ibuf \master_2_cmd~input (
	.i(master_2_cmd),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_cmd~input_o ));
// synopsys translate_off
defparam \master_2_cmd~input .bus_hold = "false";
defparam \master_2_cmd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y115_N41
cyclonev_io_ibuf \master_1_cmd~input (
	.i(master_1_cmd),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_cmd~input_o ));
// synopsys translate_off
defparam \master_1_cmd~input .bus_hold = "false";
defparam \master_1_cmd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X89_Y114_N51
cyclonev_lcell_comb \slave_cmd_regs[0]~0 (
// Equation(s):
// \slave_cmd_regs[0]~0_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_cmd~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_2_cmd~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_cmd~input_o  ) ) # ( \master_1_addr[31]~input_o  & ( 
// !\master_1_cmd~input_o  & ( (\master_2_cmd~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_cmd~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_cmd~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_cmd_regs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_cmd_regs[0]~0 .extended_lut = "off";
defparam \slave_cmd_regs[0]~0 .lut_mask = 64'h00005050FFFF5F5F;
defparam \slave_cmd_regs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X91_Y114_N48
cyclonev_lcell_comb \slave_cmd_regs[1]~1 (
// Equation(s):
// \slave_cmd_regs[1]~1_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_cmd~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_1_cmd~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_cmd~input_o  ) ) # ( \master_1_addr[31]~input_o  & ( 
// !\master_2_cmd~input_o  & ( (\master_1_cmd~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_cmd~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_cmd~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_cmd_regs[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_cmd_regs[1]~1 .extended_lut = "off";
defparam \slave_cmd_regs[1]~1 .lut_mask = 64'h00003030FFFF3F3F;
defparam \slave_cmd_regs[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y16_N55
cyclonev_io_ibuf \slave_2_ack~input (
	.i(slave_2_ack),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_ack~input_o ));
// synopsys translate_off
defparam \slave_2_ack~input .bus_hold = "false";
defparam \slave_2_ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y16_N21
cyclonev_io_ibuf \slave_1_ack~input (
	.i(slave_1_ack),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_ack~input_o ));
// synopsys translate_off
defparam \slave_1_ack~input .bus_hold = "false";
defparam \slave_1_ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y16_N21
cyclonev_lcell_comb \master_ack_regs[0]~0 (
// Equation(s):
// \master_ack_regs[0]~0_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_ack~input_o  & ( (\slave_2_ack~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_ack~input_o  ) ) # ( \master_1_addr[31]~input_o  & ( 
// !\slave_1_ack~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_ack~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_ack~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_ack~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_ack_regs[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_ack_regs[0]~0 .extended_lut = "off";
defparam \master_ack_regs[0]~0 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_ack_regs[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y16_N54
cyclonev_lcell_comb \master_ack_regs[1]~1 (
// Equation(s):
// \master_ack_regs[1]~1_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \slave_2_ack~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \slave_2_ack~input_o  ) ) ) # ( \master_1_addr[31]~input_o  
// & ( !\master_2_addr[31]~input_o  & ( \slave_1_ack~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \slave_2_ack~input_o  ) ) )

	.dataa(gnd),
	.datab(!\slave_2_ack~input_o ),
	.datac(gnd),
	.datad(!\slave_1_ack~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_ack_regs[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_ack_regs[1]~1 .extended_lut = "off";
defparam \master_ack_regs[1]~1 .lut_mask = 64'h333300FF33333333;
defparam \master_ack_regs[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N18
cyclonev_io_ibuf \master_1_addr[0]~input (
	.i(master_1_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[0]~input_o ));
// synopsys translate_off
defparam \master_1_addr[0]~input .bus_hold = "false";
defparam \master_1_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X71_Y0_N52
cyclonev_io_ibuf \master_2_addr[0]~input (
	.i(master_2_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[0]~input_o ));
// synopsys translate_off
defparam \master_2_addr[0]~input .bus_hold = "false";
defparam \master_2_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N33
cyclonev_lcell_comb \slave_addr_regs[0][0]~0 (
// Equation(s):
// \slave_addr_regs[0][0]~0_combout  = ( \master_2_addr[0]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[0]~input_o ) ) ) ) # ( !\master_2_addr[0]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[0]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[0]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[0]~input_o  ) ) ) # ( !\master_2_addr[0]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[0]~input_o  ) ) )

	.dataa(!\master_1_addr[0]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[0]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][0]~0 .extended_lut = "off";
defparam \slave_addr_regs[0][0]~0 .lut_mask = 64'h555555550505F5F5;
defparam \slave_addr_regs[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y61_N21
cyclonev_io_ibuf \master_2_addr[1]~input (
	.i(master_2_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[1]~input_o ));
// synopsys translate_off
defparam \master_2_addr[1]~input .bus_hold = "false";
defparam \master_2_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N55
cyclonev_io_ibuf \master_1_addr[1]~input (
	.i(master_1_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[1]~input_o ));
// synopsys translate_off
defparam \master_1_addr[1]~input .bus_hold = "false";
defparam \master_1_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X104_Y114_N15
cyclonev_lcell_comb \slave_addr_regs[0][1]~1 (
// Equation(s):
// \slave_addr_regs[0][1]~1_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_addr[1]~input_o  & ( (\master_2_addr[1]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_addr[1]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_addr[1]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_addr[1]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[1]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][1]~1 .extended_lut = "off";
defparam \slave_addr_regs[0][1]~1 .lut_mask = 64'h00000A0AFFFF5F5F;
defparam \slave_addr_regs[0][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y115_N18
cyclonev_io_ibuf \master_1_addr[2]~input (
	.i(master_1_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[2]~input_o ));
// synopsys translate_off
defparam \master_1_addr[2]~input .bus_hold = "false";
defparam \master_1_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y115_N75
cyclonev_io_ibuf \master_2_addr[2]~input (
	.i(master_2_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[2]~input_o ));
// synopsys translate_off
defparam \master_2_addr[2]~input .bus_hold = "false";
defparam \master_2_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y114_N12
cyclonev_lcell_comb \slave_addr_regs[0][2]~2 (
// Equation(s):
// \slave_addr_regs[0][2]~2_combout  = ( \master_2_addr[2]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[2]~input_o ) ) ) ) # ( !\master_2_addr[2]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[2]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[2]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[2]~input_o  ) ) ) # ( !\master_2_addr[2]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[2]~input_o ),
	.datac(gnd),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(!\master_2_addr[2]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][2]~2 .extended_lut = "off";
defparam \slave_addr_regs[0][2]~2 .lut_mask = 64'h333333330033FF33;
defparam \slave_addr_regs[0][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N18
cyclonev_io_ibuf \master_1_addr[3]~input (
	.i(master_1_addr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[3]~input_o ));
// synopsys translate_off
defparam \master_1_addr[3]~input .bus_hold = "false";
defparam \master_1_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \master_2_addr[3]~input (
	.i(master_2_addr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[3]~input_o ));
// synopsys translate_off
defparam \master_2_addr[3]~input .bus_hold = "false";
defparam \master_2_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y1_N42
cyclonev_lcell_comb \slave_addr_regs[0][3]~3 (
// Equation(s):
// \slave_addr_regs[0][3]~3_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_1_addr[3]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_2_addr[3]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[3]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[3]~input_o ),
	.datac(!\master_2_addr[3]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][3]~3 .extended_lut = "off";
defparam \slave_addr_regs[0][3]~3 .lut_mask = 64'h333333330F0F3333;
defparam \slave_addr_regs[0][3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y77_N21
cyclonev_io_ibuf \master_1_addr[4]~input (
	.i(master_1_addr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[4]~input_o ));
// synopsys translate_off
defparam \master_1_addr[4]~input .bus_hold = "false";
defparam \master_1_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y77_N38
cyclonev_io_ibuf \master_2_addr[4]~input (
	.i(master_2_addr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[4]~input_o ));
// synopsys translate_off
defparam \master_2_addr[4]~input .bus_hold = "false";
defparam \master_2_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y77_N51
cyclonev_lcell_comb \slave_addr_regs[0][4]~4 (
// Equation(s):
// \slave_addr_regs[0][4]~4_combout  = ( \master_2_addr[4]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[4]~input_o ) ) ) ) # ( !\master_2_addr[4]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[4]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[4]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[4]~input_o  ) ) ) # ( !\master_2_addr[4]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[4]~input_o  ) ) )

	.dataa(!\master_1_addr[4]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[4]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][4]~4 .extended_lut = "off";
defparam \slave_addr_regs[0][4]~4 .lut_mask = 64'h555555550505F5F5;
defparam \slave_addr_regs[0][4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y89_N78
cyclonev_io_ibuf \master_1_addr[5]~input (
	.i(master_1_addr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[5]~input_o ));
// synopsys translate_off
defparam \master_1_addr[5]~input .bus_hold = "false";
defparam \master_1_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y94_N4
cyclonev_io_ibuf \master_2_addr[5]~input (
	.i(master_2_addr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[5]~input_o ));
// synopsys translate_off
defparam \master_2_addr[5]~input .bus_hold = "false";
defparam \master_2_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y91_N12
cyclonev_lcell_comb \slave_addr_regs[0][5]~5 (
// Equation(s):
// \slave_addr_regs[0][5]~5_combout  = ( \master_2_addr[5]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[5]~input_o ) ) ) ) # ( !\master_2_addr[5]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[5]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[5]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[5]~input_o  ) ) ) # ( !\master_2_addr[5]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[5]~input_o  ) ) )

	.dataa(!\master_1_addr[5]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[5]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][5]~5 .extended_lut = "off";
defparam \slave_addr_regs[0][5]~5 .lut_mask = 64'h555555550505F5F5;
defparam \slave_addr_regs[0][5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y115_N35
cyclonev_io_ibuf \master_1_addr[6]~input (
	.i(master_1_addr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[6]~input_o ));
// synopsys translate_off
defparam \master_1_addr[6]~input .bus_hold = "false";
defparam \master_1_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y115_N18
cyclonev_io_ibuf \master_2_addr[6]~input (
	.i(master_2_addr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[6]~input_o ));
// synopsys translate_off
defparam \master_2_addr[6]~input .bus_hold = "false";
defparam \master_2_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y114_N36
cyclonev_lcell_comb \slave_addr_regs[0][6]~6 (
// Equation(s):
// \slave_addr_regs[0][6]~6_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[6]~input_o  & ( \master_1_addr[6]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_addr[6]~input_o  & ( (\master_1_addr[31]~input_o ) # 
// (\master_1_addr[6]~input_o ) ) ) ) # ( \master_2_addr[31]~input_o  & ( !\master_2_addr[6]~input_o  & ( \master_1_addr[6]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_2_addr[6]~input_o  & ( (\master_1_addr[6]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[6]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_addr[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][6]~6 .extended_lut = "off";
defparam \slave_addr_regs[0][6]~6 .lut_mask = 64'h4444555577775555;
defparam \slave_addr_regs[0][6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y85_N55
cyclonev_io_ibuf \master_1_addr[7]~input (
	.i(master_1_addr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[7]~input_o ));
// synopsys translate_off
defparam \master_1_addr[7]~input .bus_hold = "false";
defparam \master_1_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y84_N38
cyclonev_io_ibuf \master_2_addr[7]~input (
	.i(master_2_addr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[7]~input_o ));
// synopsys translate_off
defparam \master_2_addr[7]~input .bus_hold = "false";
defparam \master_2_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y82_N15
cyclonev_lcell_comb \slave_addr_regs[0][7]~7 (
// Equation(s):
// \slave_addr_regs[0][7]~7_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & ((\master_2_addr[7]~input_o ))) # (\master_2_addr[31]~input_o  & (\master_1_addr[7]~input_o )) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[7]~input_o  ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[7]~input_o ),
	.datac(!\master_2_addr[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][7]~7 .extended_lut = "off";
defparam \slave_addr_regs[0][7]~7 .lut_mask = 64'h333333331B1B1B1B;
defparam \slave_addr_regs[0][7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X92_Y115_N52
cyclonev_io_ibuf \master_2_addr[8]~input (
	.i(master_2_addr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[8]~input_o ));
// synopsys translate_off
defparam \master_2_addr[8]~input .bus_hold = "false";
defparam \master_2_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y115_N75
cyclonev_io_ibuf \master_1_addr[8]~input (
	.i(master_1_addr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[8]~input_o ));
// synopsys translate_off
defparam \master_1_addr[8]~input .bus_hold = "false";
defparam \master_1_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X89_Y114_N33
cyclonev_lcell_comb \slave_addr_regs[0][8]~8 (
// Equation(s):
// \slave_addr_regs[0][8]~8_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_addr[8]~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_2_addr[8]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_addr[8]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_addr[8]~input_o  & ( (\master_2_addr[8]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[8]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_addr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][8]~8 .extended_lut = "off";
defparam \slave_addr_regs[0][8]~8 .lut_mask = 64'h00003030FFFF3F3F;
defparam \slave_addr_regs[0][8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N18
cyclonev_io_ibuf \master_1_addr[9]~input (
	.i(master_1_addr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[9]~input_o ));
// synopsys translate_off
defparam \master_1_addr[9]~input .bus_hold = "false";
defparam \master_1_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N1
cyclonev_io_ibuf \master_2_addr[9]~input (
	.i(master_2_addr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[9]~input_o ));
// synopsys translate_off
defparam \master_2_addr[9]~input .bus_hold = "false";
defparam \master_2_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X90_Y3_N24
cyclonev_lcell_comb \slave_addr_regs[0][9]~9 (
// Equation(s):
// \slave_addr_regs[0][9]~9_combout  = ( \master_2_addr[9]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[9]~input_o ) ) ) ) # ( !\master_2_addr[9]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[9]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[9]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[9]~input_o  ) ) ) # ( !\master_2_addr[9]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[9]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[9]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[9]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][9]~9 .extended_lut = "off";
defparam \slave_addr_regs[0][9]~9 .lut_mask = 64'h333333330303F3F3;
defparam \slave_addr_regs[0][9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cyclonev_io_ibuf \master_1_addr[10]~input (
	.i(master_1_addr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[10]~input_o ));
// synopsys translate_off
defparam \master_1_addr[10]~input .bus_hold = "false";
defparam \master_1_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y115_N75
cyclonev_io_ibuf \master_2_addr[10]~input (
	.i(master_2_addr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[10]~input_o ));
// synopsys translate_off
defparam \master_2_addr[10]~input .bus_hold = "false";
defparam \master_2_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N3
cyclonev_lcell_comb \slave_addr_regs[0][10]~10 (
// Equation(s):
// \slave_addr_regs[0][10]~10_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_1_addr[10]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_2_addr[10]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[10]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[10]~input_o  ) ) )

	.dataa(!\master_1_addr[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_2_addr[10]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][10]~10 .extended_lut = "off";
defparam \slave_addr_regs[0][10]~10 .lut_mask = 64'h5555555500FF5555;
defparam \slave_addr_regs[0][10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \master_1_addr[11]~input (
	.i(master_1_addr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[11]~input_o ));
// synopsys translate_off
defparam \master_1_addr[11]~input .bus_hold = "false";
defparam \master_1_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N35
cyclonev_io_ibuf \master_2_addr[11]~input (
	.i(master_2_addr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[11]~input_o ));
// synopsys translate_off
defparam \master_2_addr[11]~input .bus_hold = "false";
defparam \master_2_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N45
cyclonev_lcell_comb \slave_addr_regs[0][11]~11 (
// Equation(s):
// \slave_addr_regs[0][11]~11_combout  = ( \master_2_addr[11]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[11]~input_o ) ) ) ) # ( !\master_2_addr[11]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[11]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[11]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[11]~input_o  ) ) ) # ( !\master_2_addr[11]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[11]~input_o  ) ) )

	.dataa(!\master_1_addr[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(!\master_2_addr[11]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][11]~11 .extended_lut = "off";
defparam \slave_addr_regs[0][11]~11 .lut_mask = 64'h555555550055FF55;
defparam \slave_addr_regs[0][11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \master_1_addr[12]~input (
	.i(master_1_addr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[12]~input_o ));
// synopsys translate_off
defparam \master_1_addr[12]~input .bus_hold = "false";
defparam \master_1_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \master_2_addr[12]~input (
	.i(master_2_addr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[12]~input_o ));
// synopsys translate_off
defparam \master_2_addr[12]~input .bus_hold = "false";
defparam \master_2_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y111_N15
cyclonev_lcell_comb \slave_addr_regs[0][12]~12 (
// Equation(s):
// \slave_addr_regs[0][12]~12_combout  = ( \master_1_addr[12]~input_o  & ( \master_2_addr[12]~input_o  ) ) # ( !\master_1_addr[12]~input_o  & ( \master_2_addr[12]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_addr[12]~input_o  & ( !\master_2_addr[12]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[12]~input_o ),
	.dataf(!\master_2_addr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][12]~12 .extended_lut = "off";
defparam \slave_addr_regs[0][12]~12 .lut_mask = 64'h0000CFCF3030FFFF;
defparam \slave_addr_regs[0][12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X79_Y115_N18
cyclonev_io_ibuf \master_1_addr[13]~input (
	.i(master_1_addr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[13]~input_o ));
// synopsys translate_off
defparam \master_1_addr[13]~input .bus_hold = "false";
defparam \master_1_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N18
cyclonev_io_ibuf \master_2_addr[13]~input (
	.i(master_2_addr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[13]~input_o ));
// synopsys translate_off
defparam \master_2_addr[13]~input .bus_hold = "false";
defparam \master_2_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y114_N39
cyclonev_lcell_comb \slave_addr_regs[0][13]~13 (
// Equation(s):
// \slave_addr_regs[0][13]~13_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_1_addr[13]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_2_addr[13]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[13]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[13]~input_o  ) ) )

	.dataa(!\master_1_addr[13]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[13]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][13]~13 .extended_lut = "off";
defparam \slave_addr_regs[0][13]~13 .lut_mask = 64'h555555550F0F5555;
defparam \slave_addr_regs[0][13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y76_N21
cyclonev_io_ibuf \master_1_addr[14]~input (
	.i(master_1_addr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[14]~input_o ));
// synopsys translate_off
defparam \master_1_addr[14]~input .bus_hold = "false";
defparam \master_1_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y72_N55
cyclonev_io_ibuf \master_2_addr[14]~input (
	.i(master_2_addr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[14]~input_o ));
// synopsys translate_off
defparam \master_2_addr[14]~input .bus_hold = "false";
defparam \master_2_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y76_N12
cyclonev_lcell_comb \slave_addr_regs[0][14]~14 (
// Equation(s):
// \slave_addr_regs[0][14]~14_combout  = ( \master_2_addr[14]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[14]~input_o ) ) ) ) # ( !\master_2_addr[14]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[14]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[14]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[14]~input_o  ) ) ) # ( !\master_2_addr[14]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[14]~input_o  ) ) )

	.dataa(!\master_1_addr[14]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[14]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][14]~14 .extended_lut = "off";
defparam \slave_addr_regs[0][14]~14 .lut_mask = 64'h555555551111DDDD;
defparam \slave_addr_regs[0][14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y72_N21
cyclonev_io_ibuf \master_1_addr[15]~input (
	.i(master_1_addr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[15]~input_o ));
// synopsys translate_off
defparam \master_1_addr[15]~input .bus_hold = "false";
defparam \master_1_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y79_N55
cyclonev_io_ibuf \master_2_addr[15]~input (
	.i(master_2_addr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[15]~input_o ));
// synopsys translate_off
defparam \master_2_addr[15]~input .bus_hold = "false";
defparam \master_2_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y76_N33
cyclonev_lcell_comb \slave_addr_regs[0][15]~15 (
// Equation(s):
// \slave_addr_regs[0][15]~15_combout  = ( \master_2_addr[15]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[15]~input_o ) ) ) ) # ( !\master_2_addr[15]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[15]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[15]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[15]~input_o  ) ) ) # ( !\master_2_addr[15]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[15]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[15]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[15]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][15]~15 .extended_lut = "off";
defparam \slave_addr_regs[0][15]~15 .lut_mask = 64'h333333330303F3F3;
defparam \slave_addr_regs[0][15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N75
cyclonev_io_ibuf \master_1_addr[16]~input (
	.i(master_1_addr[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[16]~input_o ));
// synopsys translate_off
defparam \master_1_addr[16]~input .bus_hold = "false";
defparam \master_1_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y115_N35
cyclonev_io_ibuf \master_2_addr[16]~input (
	.i(master_2_addr[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[16]~input_o ));
// synopsys translate_off
defparam \master_2_addr[16]~input .bus_hold = "false";
defparam \master_2_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y114_N18
cyclonev_lcell_comb \slave_addr_regs[0][16]~16 (
// Equation(s):
// \slave_addr_regs[0][16]~16_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[16]~input_o  & ( \master_1_addr[16]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_addr[16]~input_o  & ( (\master_1_addr[31]~input_o ) # 
// (\master_1_addr[16]~input_o ) ) ) ) # ( \master_2_addr[31]~input_o  & ( !\master_2_addr[16]~input_o  & ( \master_1_addr[16]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_2_addr[16]~input_o  & ( (\master_1_addr[16]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[16]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_addr[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][16]~16 .extended_lut = "off";
defparam \slave_addr_regs[0][16]~16 .lut_mask = 64'h4444555577775555;
defparam \slave_addr_regs[0][16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X98_Y115_N75
cyclonev_io_ibuf \master_2_addr[17]~input (
	.i(master_2_addr[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[17]~input_o ));
// synopsys translate_off
defparam \master_2_addr[17]~input .bus_hold = "false";
defparam \master_2_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y115_N41
cyclonev_io_ibuf \master_1_addr[17]~input (
	.i(master_1_addr[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[17]~input_o ));
// synopsys translate_off
defparam \master_1_addr[17]~input .bus_hold = "false";
defparam \master_1_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y114_N6
cyclonev_lcell_comb \slave_addr_regs[0][17]~17 (
// Equation(s):
// \slave_addr_regs[0][17]~17_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[17]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[17]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[17]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_addr[17]~input_o  & ( (\master_2_addr[17]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[17]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][17]~17 .extended_lut = "off";
defparam \slave_addr_regs[0][17]~17 .lut_mask = 64'h00330000FF33FFFF;
defparam \slave_addr_regs[0][17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y115_N1
cyclonev_io_ibuf \master_1_addr[18]~input (
	.i(master_1_addr[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[18]~input_o ));
// synopsys translate_off
defparam \master_1_addr[18]~input .bus_hold = "false";
defparam \master_1_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y115_N41
cyclonev_io_ibuf \master_2_addr[18]~input (
	.i(master_2_addr[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[18]~input_o ));
// synopsys translate_off
defparam \master_2_addr[18]~input .bus_hold = "false";
defparam \master_2_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X84_Y114_N48
cyclonev_lcell_comb \slave_addr_regs[0][18]~18 (
// Equation(s):
// \slave_addr_regs[0][18]~18_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & ((\master_2_addr[18]~input_o ))) # (\master_2_addr[31]~input_o  & (\master_1_addr[18]~input_o )) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[18]~input_o  ) )

	.dataa(!\master_1_addr[18]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_2_addr[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][18]~18 .extended_lut = "off";
defparam \slave_addr_regs[0][18]~18 .lut_mask = 64'h555555551D1D1D1D;
defparam \slave_addr_regs[0][18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X37_Y115_N35
cyclonev_io_ibuf \master_1_addr[19]~input (
	.i(master_1_addr[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[19]~input_o ));
// synopsys translate_off
defparam \master_1_addr[19]~input .bus_hold = "false";
defparam \master_1_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y115_N52
cyclonev_io_ibuf \master_2_addr[19]~input (
	.i(master_2_addr[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[19]~input_o ));
// synopsys translate_off
defparam \master_2_addr[19]~input .bus_hold = "false";
defparam \master_2_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y114_N54
cyclonev_lcell_comb \slave_addr_regs[0][19]~19 (
// Equation(s):
// \slave_addr_regs[0][19]~19_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & ((\master_2_addr[19]~input_o ))) # (\master_2_addr[31]~input_o  & (\master_1_addr[19]~input_o )) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[19]~input_o  ) )

	.dataa(!\master_1_addr[19]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_2_addr[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][19]~19 .extended_lut = "off";
defparam \slave_addr_regs[0][19]~19 .lut_mask = 64'h555555551D1D1D1D;
defparam \slave_addr_regs[0][19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \master_1_addr[20]~input (
	.i(master_1_addr[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[20]~input_o ));
// synopsys translate_off
defparam \master_1_addr[20]~input .bus_hold = "false";
defparam \master_1_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \master_2_addr[20]~input (
	.i(master_2_addr[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[20]~input_o ));
// synopsys translate_off
defparam \master_2_addr[20]~input .bus_hold = "false";
defparam \master_2_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X46_Y1_N45
cyclonev_lcell_comb \slave_addr_regs[0][20]~20 (
// Equation(s):
// \slave_addr_regs[0][20]~20_combout  = ( \master_2_addr[20]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[20]~input_o ) ) ) ) # ( !\master_2_addr[20]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_2_addr[31]~input_o  & \master_1_addr[20]~input_o ) ) ) ) # ( \master_2_addr[20]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[20]~input_o  ) ) ) # ( !\master_2_addr[20]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[20]~input_o  ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[20]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[20]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][20]~20 .extended_lut = "off";
defparam \slave_addr_regs[0][20]~20 .lut_mask = 64'h333333331111BBBB;
defparam \slave_addr_regs[0][20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N18
cyclonev_io_ibuf \master_1_addr[21]~input (
	.i(master_1_addr[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[21]~input_o ));
// synopsys translate_off
defparam \master_1_addr[21]~input .bus_hold = "false";
defparam \master_1_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y115_N1
cyclonev_io_ibuf \master_2_addr[21]~input (
	.i(master_2_addr[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[21]~input_o ));
// synopsys translate_off
defparam \master_2_addr[21]~input .bus_hold = "false";
defparam \master_2_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X97_Y114_N48
cyclonev_lcell_comb \slave_addr_regs[0][21]~21 (
// Equation(s):
// \slave_addr_regs[0][21]~21_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_1_addr[21]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_2_addr[21]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[21]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[21]~input_o  ) ) )

	.dataa(!\master_1_addr[21]~input_o ),
	.datab(!\master_2_addr[21]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][21]~21 .extended_lut = "off";
defparam \slave_addr_regs[0][21]~21 .lut_mask = 64'h5555555533335555;
defparam \slave_addr_regs[0][21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \master_2_addr[22]~input (
	.i(master_2_addr[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[22]~input_o ));
// synopsys translate_off
defparam \master_2_addr[22]~input .bus_hold = "false";
defparam \master_2_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N58
cyclonev_io_ibuf \master_1_addr[22]~input (
	.i(master_1_addr[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[22]~input_o ));
// synopsys translate_off
defparam \master_1_addr[22]~input .bus_hold = "false";
defparam \master_1_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \slave_addr_regs[0][22]~22 (
// Equation(s):
// \slave_addr_regs[0][22]~22_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_1_addr[22]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_2_addr[22]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[22]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[22]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[22]~input_o ),
	.datac(!\master_1_addr[22]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][22]~22 .extended_lut = "off";
defparam \slave_addr_regs[0][22]~22 .lut_mask = 64'h0F0F0F0F33330F0F;
defparam \slave_addr_regs[0][22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N18
cyclonev_io_ibuf \master_1_addr[23]~input (
	.i(master_1_addr[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[23]~input_o ));
// synopsys translate_off
defparam \master_1_addr[23]~input .bus_hold = "false";
defparam \master_1_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N1
cyclonev_io_ibuf \master_2_addr[23]~input (
	.i(master_2_addr[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[23]~input_o ));
// synopsys translate_off
defparam \master_2_addr[23]~input .bus_hold = "false";
defparam \master_2_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X99_Y1_N6
cyclonev_lcell_comb \slave_addr_regs[0][23]~23 (
// Equation(s):
// \slave_addr_regs[0][23]~23_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & ((\master_2_addr[23]~input_o ))) # (\master_2_addr[31]~input_o  & (\master_1_addr[23]~input_o )) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[23]~input_o  ) )

	.dataa(!\master_1_addr[23]~input_o ),
	.datab(!\master_2_addr[23]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][23]~23 .extended_lut = "off";
defparam \slave_addr_regs[0][23]~23 .lut_mask = 64'h5555555535353535;
defparam \slave_addr_regs[0][23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N35
cyclonev_io_ibuf \master_1_addr[24]~input (
	.i(master_1_addr[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[24]~input_o ));
// synopsys translate_off
defparam \master_1_addr[24]~input .bus_hold = "false";
defparam \master_1_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N52
cyclonev_io_ibuf \master_2_addr[24]~input (
	.i(master_2_addr[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[24]~input_o ));
// synopsys translate_off
defparam \master_2_addr[24]~input .bus_hold = "false";
defparam \master_2_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X93_Y3_N6
cyclonev_lcell_comb \slave_addr_regs[0][24]~24 (
// Equation(s):
// \slave_addr_regs[0][24]~24_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & ((\master_2_addr[24]~input_o ))) # (\master_2_addr[31]~input_o  & (\master_1_addr[24]~input_o )) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[24]~input_o  ) )

	.dataa(!\master_1_addr[24]~input_o ),
	.datab(!\master_2_addr[24]~input_o ),
	.datac(gnd),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][24]~24 .extended_lut = "off";
defparam \slave_addr_regs[0][24]~24 .lut_mask = 64'h5555555533553355;
defparam \slave_addr_regs[0][24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y38_N21
cyclonev_io_ibuf \master_2_addr[25]~input (
	.i(master_2_addr[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[25]~input_o ));
// synopsys translate_off
defparam \master_2_addr[25]~input .bus_hold = "false";
defparam \master_2_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N55
cyclonev_io_ibuf \master_1_addr[25]~input (
	.i(master_1_addr[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[25]~input_o ));
// synopsys translate_off
defparam \master_1_addr[25]~input .bus_hold = "false";
defparam \master_1_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y43_N45
cyclonev_lcell_comb \slave_addr_regs[0][25]~25 (
// Equation(s):
// \slave_addr_regs[0][25]~25_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & (\master_2_addr[25]~input_o )) # (\master_2_addr[31]~input_o  & ((\master_1_addr[25]~input_o ))) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[25]~input_o  ) )

	.dataa(!\master_2_addr[25]~input_o ),
	.datab(!\master_1_addr[25]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][25]~25 .extended_lut = "off";
defparam \slave_addr_regs[0][25]~25 .lut_mask = 64'h3333333353535353;
defparam \slave_addr_regs[0][25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y63_N38
cyclonev_io_ibuf \master_1_addr[26]~input (
	.i(master_1_addr[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[26]~input_o ));
// synopsys translate_off
defparam \master_1_addr[26]~input .bus_hold = "false";
defparam \master_1_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y53_N21
cyclonev_io_ibuf \master_2_addr[26]~input (
	.i(master_2_addr[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[26]~input_o ));
// synopsys translate_off
defparam \master_2_addr[26]~input .bus_hold = "false";
defparam \master_2_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y64_N15
cyclonev_lcell_comb \slave_addr_regs[0][26]~26 (
// Equation(s):
// \slave_addr_regs[0][26]~26_combout  = ( \master_2_addr[26]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[26]~input_o ) ) ) ) # ( !\master_2_addr[26]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[26]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[26]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[26]~input_o  ) ) ) # ( !\master_2_addr[26]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[26]~input_o  ) ) )

	.dataa(!\master_1_addr[26]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[26]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][26]~26 .extended_lut = "off";
defparam \slave_addr_regs[0][26]~26 .lut_mask = 64'h555555550505F5F5;
defparam \slave_addr_regs[0][26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y60_N78
cyclonev_io_ibuf \master_1_addr[27]~input (
	.i(master_1_addr[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[27]~input_o ));
// synopsys translate_off
defparam \master_1_addr[27]~input .bus_hold = "false";
defparam \master_1_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y94_N21
cyclonev_io_ibuf \master_2_addr[27]~input (
	.i(master_2_addr[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[27]~input_o ));
// synopsys translate_off
defparam \master_2_addr[27]~input .bus_hold = "false";
defparam \master_2_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y64_N33
cyclonev_lcell_comb \slave_addr_regs[0][27]~27 (
// Equation(s):
// \slave_addr_regs[0][27]~27_combout  = ( \master_2_addr[27]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[27]~input_o ) ) ) ) # ( !\master_2_addr[27]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[27]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[27]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[27]~input_o  ) ) ) # ( !\master_2_addr[27]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[27]~input_o  ) ) )

	.dataa(!\master_1_addr[27]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[27]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][27]~27 .extended_lut = "off";
defparam \slave_addr_regs[0][27]~27 .lut_mask = 64'h555555550505F5F5;
defparam \slave_addr_regs[0][27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y87_N4
cyclonev_io_ibuf \master_1_addr[28]~input (
	.i(master_1_addr[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[28]~input_o ));
// synopsys translate_off
defparam \master_1_addr[28]~input .bus_hold = "false";
defparam \master_1_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y82_N78
cyclonev_io_ibuf \master_2_addr[28]~input (
	.i(master_2_addr[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[28]~input_o ));
// synopsys translate_off
defparam \master_2_addr[28]~input .bus_hold = "false";
defparam \master_2_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y85_N48
cyclonev_lcell_comb \slave_addr_regs[0][28]~28 (
// Equation(s):
// \slave_addr_regs[0][28]~28_combout  = ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o  & ((\master_2_addr[28]~input_o ))) # (\master_2_addr[31]~input_o  & (\master_1_addr[28]~input_o )) ) ) # ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[28]~input_o  ) )

	.dataa(gnd),
	.datab(!\master_1_addr[28]~input_o ),
	.datac(!\master_2_addr[28]~input_o ),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][28]~28 .extended_lut = "off";
defparam \slave_addr_regs[0][28]~28 .lut_mask = 64'h333333330F330F33;
defparam \slave_addr_regs[0][28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N35
cyclonev_io_ibuf \master_1_addr[29]~input (
	.i(master_1_addr[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[29]~input_o ));
// synopsys translate_off
defparam \master_1_addr[29]~input .bus_hold = "false";
defparam \master_1_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N18
cyclonev_io_ibuf \master_2_addr[29]~input (
	.i(master_2_addr[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[29]~input_o ));
// synopsys translate_off
defparam \master_2_addr[29]~input .bus_hold = "false";
defparam \master_2_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X93_Y3_N51
cyclonev_lcell_comb \slave_addr_regs[0][29]~29 (
// Equation(s):
// \slave_addr_regs[0][29]~29_combout  = ( \master_2_addr[29]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[29]~input_o ) ) ) ) # ( !\master_2_addr[29]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[29]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[29]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[29]~input_o  ) ) ) # ( !\master_2_addr[29]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[29]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[29]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[29]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][29]~29 .extended_lut = "off";
defparam \slave_addr_regs[0][29]~29 .lut_mask = 64'h333333330303F3F3;
defparam \slave_addr_regs[0][29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y87_N21
cyclonev_io_ibuf \master_1_addr[30]~input (
	.i(master_1_addr[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_addr[30]~input_o ));
// synopsys translate_off
defparam \master_1_addr[30]~input .bus_hold = "false";
defparam \master_1_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y84_N4
cyclonev_io_ibuf \master_2_addr[30]~input (
	.i(master_2_addr[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_addr[30]~input_o ));
// synopsys translate_off
defparam \master_2_addr[30]~input .bus_hold = "false";
defparam \master_2_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y85_N45
cyclonev_lcell_comb \slave_addr_regs[0][30]~30 (
// Equation(s):
// \slave_addr_regs[0][30]~30_combout  = ( \master_2_addr[30]~input_o  & ( \master_1_addr[31]~input_o  & ( (!\master_2_addr[31]~input_o ) # (\master_1_addr[30]~input_o ) ) ) ) # ( !\master_2_addr[30]~input_o  & ( \master_1_addr[31]~input_o  & ( 
// (\master_1_addr[30]~input_o  & \master_2_addr[31]~input_o ) ) ) ) # ( \master_2_addr[30]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_1_addr[30]~input_o  ) ) ) # ( !\master_2_addr[30]~input_o  & ( !\master_1_addr[31]~input_o  & ( 
// \master_1_addr[30]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[30]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[30]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][30]~30 .extended_lut = "off";
defparam \slave_addr_regs[0][30]~30 .lut_mask = 64'h333333330303F3F3;
defparam \slave_addr_regs[0][30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y33_N45
cyclonev_lcell_comb \slave_addr_regs[0][31]~31 (
// Equation(s):
// \slave_addr_regs[0][31]~31_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[0][31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[0][31]~31 .extended_lut = "off";
defparam \slave_addr_regs[0][31]~31 .lut_mask = 64'h000000000000FFFF;
defparam \slave_addr_regs[0][31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N45
cyclonev_lcell_comb \slave_addr_regs[1][0]~32 (
// Equation(s):
// \slave_addr_regs[1][0]~32_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[0]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\master_2_addr[0]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\master_1_addr[0]~input_o )) ) )

	.dataa(!\master_1_addr[0]~input_o ),
	.datab(!\master_2_addr[0]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][0]~32 .extended_lut = "off";
defparam \slave_addr_regs[1][0]~32 .lut_mask = 64'h3355335533333333;
defparam \slave_addr_regs[1][0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y61_N39
cyclonev_lcell_comb \slave_addr_regs[1][1]~33 (
// Equation(s):
// \slave_addr_regs[1][1]~33_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[1]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[1]~input_o  ) ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \master_1_addr[1]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \master_2_addr[1]~input_o  ) ) )

	.dataa(!\master_2_addr[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_1_addr[1]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][1]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][1]~33 .extended_lut = "off";
defparam \slave_addr_regs[1][1]~33 .lut_mask = 64'h555500FF55555555;
defparam \slave_addr_regs[1][1]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y114_N39
cyclonev_lcell_comb \slave_addr_regs[1][2]~34 (
// Equation(s):
// \slave_addr_regs[1][2]~34_combout  = ( \master_1_addr[2]~input_o  & ( ((\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o )) # (\master_2_addr[2]~input_o ) ) ) # ( !\master_1_addr[2]~input_o  & ( (\master_2_addr[2]~input_o  & 
// ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ))) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_2_addr[2]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][2]~34 .extended_lut = "off";
defparam \slave_addr_regs[1][2]~34 .lut_mask = 64'h0B0B4F4F0B0B4F4F;
defparam \slave_addr_regs[1][2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \slave_addr_regs[1][3]~35 (
// Equation(s):
// \slave_addr_regs[1][3]~35_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[3]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[3]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[3]~input_o ))) ) )

	.dataa(!\master_2_addr[3]~input_o ),
	.datab(!\master_1_addr[3]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][3]~35 .extended_lut = "off";
defparam \slave_addr_regs[1][3]~35 .lut_mask = 64'h5353535355555555;
defparam \slave_addr_regs[1][3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y77_N6
cyclonev_lcell_comb \slave_addr_regs[1][4]~36 (
// Equation(s):
// \slave_addr_regs[1][4]~36_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[4]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[4]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[4]~input_o ))) ) )

	.dataa(!\master_2_addr[4]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_addr[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][4]~36 .extended_lut = "off";
defparam \slave_addr_regs[1][4]~36 .lut_mask = 64'h4747474755555555;
defparam \slave_addr_regs[1][4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y91_N42
cyclonev_lcell_comb \slave_addr_regs[1][5]~37 (
// Equation(s):
// \slave_addr_regs[1][5]~37_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[5]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\master_2_addr[5]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\master_1_addr[5]~input_o )) ) )

	.dataa(!\master_1_addr[5]~input_o ),
	.datab(!\master_2_addr[5]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][5]~37 .extended_lut = "off";
defparam \slave_addr_regs[1][5]~37 .lut_mask = 64'h3535353533333333;
defparam \slave_addr_regs[1][5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y114_N15
cyclonev_lcell_comb \slave_addr_regs[1][6]~38 (
// Equation(s):
// \slave_addr_regs[1][6]~38_combout  = ( \master_2_addr[6]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\master_1_addr[6]~input_o ) ) ) # ( !\master_2_addr[6]~input_o  & ( (\master_1_addr[6]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\master_1_addr[6]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][6]~38 .extended_lut = "off";
defparam \slave_addr_regs[1][6]~38 .lut_mask = 64'h04040404F7F7F7F7;
defparam \slave_addr_regs[1][6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y82_N57
cyclonev_lcell_comb \slave_addr_regs[1][7]~39 (
// Equation(s):
// \slave_addr_regs[1][7]~39_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[7]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[7]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[7]~input_o ))) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[7]~input_o ),
	.datac(!\master_1_addr[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][7]~39 .extended_lut = "off";
defparam \slave_addr_regs[1][7]~39 .lut_mask = 64'h2727272733333333;
defparam \slave_addr_regs[1][7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X89_Y114_N27
cyclonev_lcell_comb \slave_addr_regs[1][8]~40 (
// Equation(s):
// \slave_addr_regs[1][8]~40_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_addr[8]~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_1_addr[8]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_addr[8]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_addr[8]~input_o  & ( (\master_1_addr[8]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[8]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_addr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][8]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][8]~40 .extended_lut = "off";
defparam \slave_addr_regs[1][8]~40 .lut_mask = 64'h00003030FFFF3F3F;
defparam \slave_addr_regs[1][8]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X86_Y1_N42
cyclonev_lcell_comb \slave_addr_regs[1][9]~41 (
// Equation(s):
// \slave_addr_regs[1][9]~41_combout  = ( \master_1_addr[9]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[9]~input_o  ) ) ) # ( !\master_1_addr[9]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[9]~input_o  ) ) ) # ( 
// \master_1_addr[9]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\master_2_addr[9]~input_o ) ) ) ) # ( !\master_1_addr[9]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[9]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[9]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_1_addr[9]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][9]~41 .extended_lut = "off";
defparam \slave_addr_regs[1][9]~41 .lut_mask = 64'h4444777755555555;
defparam \slave_addr_regs[1][9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y3_N0
cyclonev_lcell_comb \slave_addr_regs[1][10]~42 (
// Equation(s):
// \slave_addr_regs[1][10]~42_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[10]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_addr[10]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_1_addr[10]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_2_addr[10]~input_o  & ( (\master_1_addr[31]~input_o  & \master_1_addr[10]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_addr[10]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_addr[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][10]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][10]~42 .extended_lut = "off";
defparam \slave_addr_regs[1][10]~42 .lut_mask = 64'h03030000CFCFFFFF;
defparam \slave_addr_regs[1][10]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N0
cyclonev_lcell_comb \slave_addr_regs[1][11]~43 (
// Equation(s):
// \slave_addr_regs[1][11]~43_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[11]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[11]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[11]~input_o ))) ) )

	.dataa(!\master_2_addr[11]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_addr[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][11]~43 .extended_lut = "off";
defparam \slave_addr_regs[1][11]~43 .lut_mask = 64'h4747474755555555;
defparam \slave_addr_regs[1][11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y1_N45
cyclonev_lcell_comb \slave_addr_regs[1][12]~44 (
// Equation(s):
// \slave_addr_regs[1][12]~44_combout  = ( \master_1_addr[12]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[12]~input_o  ) ) ) # ( !\master_1_addr[12]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[12]~input_o  ) ) ) # ( 
// \master_1_addr[12]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\master_2_addr[12]~input_o ) ) ) ) # ( !\master_1_addr[12]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[12]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[12]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[12]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][12]~44 .extended_lut = "off";
defparam \slave_addr_regs[1][12]~44 .lut_mask = 64'h30303F3F33333333;
defparam \slave_addr_regs[1][12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y114_N6
cyclonev_lcell_comb \slave_addr_regs[1][13]~45 (
// Equation(s):
// \slave_addr_regs[1][13]~45_combout  = ( \master_2_addr[13]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_addr[13]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_addr[13]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[13]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[13]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_addr[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][13]~45 .extended_lut = "off";
defparam \slave_addr_regs[1][13]~45 .lut_mask = 64'h000C000CFF3FFF3F;
defparam \slave_addr_regs[1][13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y93_N0
cyclonev_lcell_comb \slave_addr_regs[1][14]~46 (
// Equation(s):
// \slave_addr_regs[1][14]~46_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[14]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[14]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[14]~input_o ))) ) )

	.dataa(!\master_2_addr[14]~input_o ),
	.datab(!\master_1_addr[14]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][14]~46 .extended_lut = "off";
defparam \slave_addr_regs[1][14]~46 .lut_mask = 64'h5353535355555555;
defparam \slave_addr_regs[1][14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y72_N30
cyclonev_lcell_comb \slave_addr_regs[1][15]~47 (
// Equation(s):
// \slave_addr_regs[1][15]~47_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[15]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[15]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[15]~input_o ))) ) )

	.dataa(!\master_2_addr[15]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_addr[15]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][15]~47 .extended_lut = "off";
defparam \slave_addr_regs[1][15]~47 .lut_mask = 64'h4747474755555555;
defparam \slave_addr_regs[1][15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y114_N9
cyclonev_lcell_comb \slave_addr_regs[1][16]~48 (
// Equation(s):
// \slave_addr_regs[1][16]~48_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[16]~input_o  & ( \master_2_addr[16]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[16]~input_o  & ( (\master_1_addr[31]~input_o ) # 
// (\master_2_addr[16]~input_o ) ) ) ) # ( \master_2_addr[31]~input_o  & ( !\master_1_addr[16]~input_o  & ( \master_2_addr[16]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[16]~input_o  & ( (\master_2_addr[16]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[16]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][16]~48 .extended_lut = "off";
defparam \slave_addr_regs[1][16]~48 .lut_mask = 64'h303033333F3F3333;
defparam \slave_addr_regs[1][16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y114_N51
cyclonev_lcell_comb \slave_addr_regs[1][17]~49 (
// Equation(s):
// \slave_addr_regs[1][17]~49_combout  = ( \master_2_addr[17]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\master_1_addr[17]~input_o ) ) ) # ( !\master_2_addr[17]~input_o  & ( (\master_1_addr[17]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\master_1_addr[17]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][17]~49 .extended_lut = "off";
defparam \slave_addr_regs[1][17]~49 .lut_mask = 64'h04040404F7F7F7F7;
defparam \slave_addr_regs[1][17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y114_N45
cyclonev_lcell_comb \slave_addr_regs[1][18]~50 (
// Equation(s):
// \slave_addr_regs[1][18]~50_combout  = ( \master_2_addr[18]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\master_1_addr[18]~input_o ) ) ) # ( !\master_2_addr[18]~input_o  & ( (\master_1_addr[18]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\master_1_addr[18]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][18]~50 .extended_lut = "off";
defparam \slave_addr_regs[1][18]~50 .lut_mask = 64'h04040404F7F7F7F7;
defparam \slave_addr_regs[1][18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y114_N21
cyclonev_lcell_comb \slave_addr_regs[1][19]~51 (
// Equation(s):
// \slave_addr_regs[1][19]~51_combout  = ( \master_1_addr[19]~input_o  & ( ((!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) # (\master_2_addr[19]~input_o ) ) ) # ( !\master_1_addr[19]~input_o  & ( (\master_2_addr[19]~input_o  & 
// ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ))) ) )

	.dataa(!\master_2_addr[19]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_addr[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][19]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][19]~51 .extended_lut = "off";
defparam \slave_addr_regs[1][19]~51 .lut_mask = 64'h5511551155DD55DD;
defparam \slave_addr_regs[1][19]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X46_Y1_N36
cyclonev_lcell_comb \slave_addr_regs[1][20]~52 (
// Equation(s):
// \slave_addr_regs[1][20]~52_combout  = ( \master_1_addr[20]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[20]~input_o  ) ) ) # ( !\master_1_addr[20]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[20]~input_o  ) ) ) # ( 
// \master_1_addr[20]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\master_2_addr[20]~input_o ) ) ) ) # ( !\master_1_addr[20]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[20]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[20]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_1_addr[20]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][20]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][20]~52 .extended_lut = "off";
defparam \slave_addr_regs[1][20]~52 .lut_mask = 64'h330033FF33333333;
defparam \slave_addr_regs[1][20]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X97_Y114_N54
cyclonev_lcell_comb \slave_addr_regs[1][21]~53 (
// Equation(s):
// \slave_addr_regs[1][21]~53_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[21]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\master_2_addr[21]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\master_1_addr[21]~input_o )) ) )

	.dataa(!\master_1_addr[21]~input_o ),
	.datab(!\master_2_addr[21]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][21]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][21]~53 .extended_lut = "off";
defparam \slave_addr_regs[1][21]~53 .lut_mask = 64'h3535333335353333;
defparam \slave_addr_regs[1][21]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N45
cyclonev_lcell_comb \slave_addr_regs[1][22]~54 (
// Equation(s):
// \slave_addr_regs[1][22]~54_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_2_addr[22]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \master_1_addr[22]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_2_addr[22]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \master_2_addr[22]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[22]~input_o ),
	.datac(!\master_1_addr[22]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][22]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][22]~54 .extended_lut = "off";
defparam \slave_addr_regs[1][22]~54 .lut_mask = 64'h333333330F0F3333;
defparam \slave_addr_regs[1][22]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X105_Y3_N24
cyclonev_lcell_comb \slave_addr_regs[1][23]~55 (
// Equation(s):
// \slave_addr_regs[1][23]~55_combout  = ( \master_1_addr[23]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[23]~input_o  ) ) ) # ( !\master_1_addr[23]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[23]~input_o  ) ) ) # ( 
// \master_1_addr[23]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\master_2_addr[23]~input_o ) ) ) ) # ( !\master_1_addr[23]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[23]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[23]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[23]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][23]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][23]~55 .extended_lut = "off";
defparam \slave_addr_regs[1][23]~55 .lut_mask = 64'h30303F3F33333333;
defparam \slave_addr_regs[1][23]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y3_N15
cyclonev_lcell_comb \slave_addr_regs[1][24]~56 (
// Equation(s):
// \slave_addr_regs[1][24]~56_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[24]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\master_2_addr[24]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\master_1_addr[24]~input_o )) ) )

	.dataa(!\master_1_addr[24]~input_o ),
	.datab(!\master_2_addr[24]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][24]~56 .extended_lut = "off";
defparam \slave_addr_regs[1][24]~56 .lut_mask = 64'h3535353533333333;
defparam \slave_addr_regs[1][24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y39_N24
cyclonev_lcell_comb \slave_addr_regs[1][25]~57 (
// Equation(s):
// \slave_addr_regs[1][25]~57_combout  = ( \master_1_addr[25]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[25]~input_o  ) ) ) # ( !\master_1_addr[25]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[25]~input_o  ) ) ) # ( 
// \master_1_addr[25]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\master_2_addr[25]~input_o ) ) ) ) # ( !\master_1_addr[25]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[25]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[25]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[25]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][25]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][25]~57 .extended_lut = "off";
defparam \slave_addr_regs[1][25]~57 .lut_mask = 64'h50505F5F55555555;
defparam \slave_addr_regs[1][25]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y55_N33
cyclonev_lcell_comb \slave_addr_regs[1][26]~58 (
// Equation(s):
// \slave_addr_regs[1][26]~58_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[26]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[26]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[26]~input_o ))) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[26]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[26]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][26]~58 .extended_lut = "off";
defparam \slave_addr_regs[1][26]~58 .lut_mask = 64'h2277227733333333;
defparam \slave_addr_regs[1][26]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y60_N51
cyclonev_lcell_comb \slave_addr_regs[1][27]~59 (
// Equation(s):
// \slave_addr_regs[1][27]~59_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[27]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[27]~input_o  ) ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \master_1_addr[27]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \master_2_addr[27]~input_o  ) ) )

	.dataa(!\master_2_addr[27]~input_o ),
	.datab(!\master_1_addr[27]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][27]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][27]~59 .extended_lut = "off";
defparam \slave_addr_regs[1][27]~59 .lut_mask = 64'h5555333355555555;
defparam \slave_addr_regs[1][27]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y82_N51
cyclonev_lcell_comb \slave_addr_regs[1][28]~60 (
// Equation(s):
// \slave_addr_regs[1][28]~60_combout  = ( \master_1_addr[28]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[28]~input_o  ) ) ) # ( !\master_1_addr[28]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[28]~input_o  ) ) ) # ( 
// \master_1_addr[28]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[28]~input_o ) # (\master_1_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[28]~input_o  & ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & 
// \master_2_addr[28]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[28]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_1_addr[28]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][28]~60 .extended_lut = "off";
defparam \slave_addr_regs[1][28]~60 .lut_mask = 64'h2222777733333333;
defparam \slave_addr_regs[1][28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X93_Y3_N3
cyclonev_lcell_comb \slave_addr_regs[1][29]~61 (
// Equation(s):
// \slave_addr_regs[1][29]~61_combout  = ( \master_1_addr[29]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[29]~input_o  ) ) ) # ( !\master_1_addr[29]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_addr[29]~input_o  ) ) ) # ( 
// \master_1_addr[29]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\master_2_addr[29]~input_o ) ) ) ) # ( !\master_1_addr[29]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_2_addr[29]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[29]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[29]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][29]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][29]~61 .extended_lut = "off";
defparam \slave_addr_regs[1][29]~61 .lut_mask = 64'h30303F3F33333333;
defparam \slave_addr_regs[1][29]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y85_N36
cyclonev_lcell_comb \slave_addr_regs[1][30]~62 (
// Equation(s):
// \slave_addr_regs[1][30]~62_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_addr[30]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_addr[30]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_addr[30]~input_o ))) ) )

	.dataa(!\master_2_addr[30]~input_o ),
	.datab(!\master_1_addr[30]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][30]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][30]~62 .extended_lut = "off";
defparam \slave_addr_regs[1][30]~62 .lut_mask = 64'h5533553355555555;
defparam \slave_addr_regs[1][30]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N45
cyclonev_lcell_comb \slave_addr_regs[1][31]~63 (
// Equation(s):
// \slave_addr_regs[1][31]~63_combout  = ( \master_2_addr[31]~input_o  ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_addr_regs[1][31]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_addr_regs[1][31]~63 .extended_lut = "off";
defparam \slave_addr_regs[1][31]~63 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \slave_addr_regs[1][31]~63 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N95
cyclonev_io_ibuf \slave_2_rdata[0]~input (
	.i(slave_2_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[0]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[0]~input .bus_hold = "false";
defparam \slave_2_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N55
cyclonev_io_ibuf \slave_1_rdata[0]~input (
	.i(slave_1_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[0]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[0]~input .bus_hold = "false";
defparam \slave_1_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y36_N9
cyclonev_lcell_comb \master_rdata_regs[0][0]~0 (
// Equation(s):
// \master_rdata_regs[0][0]~0_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[0]~input_o  & ( (\slave_2_rdata[0]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[0]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[0]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_rdata[0]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][0]~0 .extended_lut = "off";
defparam \master_rdata_regs[0][0]~0 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N35
cyclonev_io_ibuf \slave_1_rdata[1]~input (
	.i(slave_1_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[1]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[1]~input .bus_hold = "false";
defparam \slave_1_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y115_N52
cyclonev_io_ibuf \slave_2_rdata[1]~input (
	.i(slave_2_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[1]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[1]~input .bus_hold = "false";
defparam \slave_2_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y114_N12
cyclonev_lcell_comb \master_rdata_regs[0][1]~1 (
// Equation(s):
// \master_rdata_regs[0][1]~1_combout  = ( \slave_2_rdata[1]~input_o  & ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[1]~input_o  ) ) ) # ( !\slave_2_rdata[1]~input_o  & ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[1]~input_o  ) ) ) # ( 
// \slave_2_rdata[1]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o ) # (\slave_1_rdata[1]~input_o ) ) ) ) # ( !\slave_2_rdata[1]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\slave_1_rdata[1]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_1_rdata[1]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\slave_2_rdata[1]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][1]~1 .extended_lut = "off";
defparam \master_rdata_regs[0][1]~1 .lut_mask = 64'h330033FF33333333;
defparam \master_rdata_regs[0][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y63_N21
cyclonev_io_ibuf \slave_2_rdata[2]~input (
	.i(slave_2_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[2]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[2]~input .bus_hold = "false";
defparam \slave_2_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y64_N21
cyclonev_io_ibuf \slave_1_rdata[2]~input (
	.i(slave_1_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[2]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[2]~input .bus_hold = "false";
defparam \slave_1_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y53_N36
cyclonev_lcell_comb \master_rdata_regs[0][2]~2 (
// Equation(s):
// \master_rdata_regs[0][2]~2_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[2]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[2]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[2]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[2]~input_o  & ( (\slave_2_rdata[2]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_2_rdata[2]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][2]~2 .extended_lut = "off";
defparam \master_rdata_regs[0][2]~2 .lut_mask = 64'h03030000F3F3FFFF;
defparam \master_rdata_regs[0][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y115_N92
cyclonev_io_ibuf \slave_2_rdata[3]~input (
	.i(slave_2_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[3]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[3]~input .bus_hold = "false";
defparam \slave_2_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y115_N52
cyclonev_io_ibuf \slave_1_rdata[3]~input (
	.i(slave_1_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[3]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[3]~input .bus_hold = "false";
defparam \slave_1_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y114_N15
cyclonev_lcell_comb \master_rdata_regs[0][3]~3 (
// Equation(s):
// \master_rdata_regs[0][3]~3_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[3]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[3]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[3]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[3]~input_o  & ( (\master_1_addr[31]~input_o  & \slave_2_rdata[3]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\slave_2_rdata[3]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][3]~3 .extended_lut = "off";
defparam \master_rdata_regs[0][3]~3 .lut_mask = 64'h05050000AFAFFFFF;
defparam \master_rdata_regs[0][3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N52
cyclonev_io_ibuf \slave_2_rdata[4]~input (
	.i(slave_2_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[4]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[4]~input .bus_hold = "false";
defparam \slave_2_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \slave_1_rdata[4]~input (
	.i(slave_1_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[4]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[4]~input .bus_hold = "false";
defparam \slave_1_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X86_Y1_N27
cyclonev_lcell_comb \master_rdata_regs[0][4]~4 (
// Equation(s):
// \master_rdata_regs[0][4]~4_combout  = ( \slave_2_rdata[4]~input_o  & ( \slave_1_rdata[4]~input_o  ) ) # ( !\slave_2_rdata[4]~input_o  & ( \slave_1_rdata[4]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[4]~input_o  & ( !\slave_1_rdata[4]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_2_rdata[4]~input_o ),
	.dataf(!\slave_1_rdata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][4]~4 .extended_lut = "off";
defparam \master_rdata_regs[0][4]~4 .lut_mask = 64'h00000A0AF5F5FFFF;
defparam \master_rdata_regs[0][4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X65_Y115_N92
cyclonev_io_ibuf \slave_2_rdata[5]~input (
	.i(slave_2_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[5]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[5]~input .bus_hold = "false";
defparam \slave_2_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y115_N58
cyclonev_io_ibuf \slave_1_rdata[5]~input (
	.i(slave_1_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[5]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[5]~input .bus_hold = "false";
defparam \slave_1_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y114_N21
cyclonev_lcell_comb \master_rdata_regs[0][5]~5 (
// Equation(s):
// \master_rdata_regs[0][5]~5_combout  = ( \slave_1_rdata[5]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_2_rdata[5]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_1_rdata[5]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \slave_2_rdata[5]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\slave_2_rdata[5]~input_o ),
	.datae(gnd),
	.dataf(!\slave_1_rdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][5]~5 .extended_lut = "off";
defparam \master_rdata_regs[0][5]~5 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \master_rdata_regs[0][5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N61
cyclonev_io_ibuf \slave_2_rdata[6]~input (
	.i(slave_2_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[6]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[6]~input .bus_hold = "false";
defparam \slave_2_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y39_N4
cyclonev_io_ibuf \slave_1_rdata[6]~input (
	.i(slave_1_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[6]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[6]~input .bus_hold = "false";
defparam \slave_1_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y39_N12
cyclonev_lcell_comb \master_rdata_regs[0][6]~6 (
// Equation(s):
// \master_rdata_regs[0][6]~6_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[6]~input_o  & ( (\slave_2_rdata[6]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[6]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[6]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[6]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\slave_2_rdata[6]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][6]~6 .extended_lut = "off";
defparam \master_rdata_regs[0][6]~6 .lut_mask = 64'h000000CCFFFF33FF;
defparam \master_rdata_regs[0][6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y13_N44
cyclonev_io_ibuf \slave_2_rdata[7]~input (
	.i(slave_2_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[7]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[7]~input .bus_hold = "false";
defparam \slave_2_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y13_N61
cyclonev_io_ibuf \slave_1_rdata[7]~input (
	.i(slave_1_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[7]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[7]~input .bus_hold = "false";
defparam \slave_1_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y14_N42
cyclonev_lcell_comb \master_rdata_regs[0][7]~7 (
// Equation(s):
// \master_rdata_regs[0][7]~7_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[7]~input_o  & ( (\slave_2_rdata[7]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[7]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[7]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[7]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_rdata[7]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][7]~7 .extended_lut = "off";
defparam \master_rdata_regs[0][7]~7 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[0][7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N58
cyclonev_io_ibuf \slave_2_rdata[8]~input (
	.i(slave_2_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[8]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[8]~input .bus_hold = "false";
defparam \slave_2_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N35
cyclonev_io_ibuf \slave_1_rdata[8]~input (
	.i(slave_1_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[8]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[8]~input .bus_hold = "false";
defparam \slave_1_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N45
cyclonev_lcell_comb \master_rdata_regs[0][8]~8 (
// Equation(s):
// \master_rdata_regs[0][8]~8_combout  = ( \slave_1_rdata[8]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\slave_2_rdata[8]~input_o ) ) ) # ( !\slave_1_rdata[8]~input_o  & ( (\slave_2_rdata[8]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\slave_2_rdata[8]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\slave_1_rdata[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][8]~8 .extended_lut = "off";
defparam \master_rdata_regs[0][8]~8 .lut_mask = 64'h00500050FF5FFF5F;
defparam \master_rdata_regs[0][8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N75
cyclonev_io_ibuf \slave_2_rdata[9]~input (
	.i(slave_2_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[9]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[9]~input .bus_hold = "false";
defparam \slave_2_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N41
cyclonev_io_ibuf \slave_1_rdata[9]~input (
	.i(slave_1_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[9]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[9]~input .bus_hold = "false";
defparam \slave_1_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y1_N27
cyclonev_lcell_comb \master_rdata_regs[0][9]~9 (
// Equation(s):
// \master_rdata_regs[0][9]~9_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[9]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[9]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[9]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[9]~input_o  & ( (\slave_2_rdata[9]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\slave_2_rdata[9]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][9]~9 .extended_lut = "off";
defparam \master_rdata_regs[0][9]~9 .lut_mask = 64'h05050000F5F5FFFF;
defparam \master_rdata_regs[0][9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N4
cyclonev_io_ibuf \slave_2_rdata[10]~input (
	.i(slave_2_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[10]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[10]~input .bus_hold = "false";
defparam \slave_2_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N21
cyclonev_io_ibuf \slave_1_rdata[10]~input (
	.i(slave_1_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[10]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[10]~input .bus_hold = "false";
defparam \slave_1_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y48_N21
cyclonev_lcell_comb \master_rdata_regs[0][10]~10 (
// Equation(s):
// \master_rdata_regs[0][10]~10_combout  = ( \slave_1_rdata[10]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\slave_2_rdata[10]~input_o ) # (\master_2_addr[31]~input_o )) ) ) # ( !\slave_1_rdata[10]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (!\master_2_addr[31]~input_o  & \slave_2_rdata[10]~input_o )) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\slave_2_rdata[10]~input_o ),
	.datae(gnd),
	.dataf(!\slave_1_rdata[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][10]~10 .extended_lut = "off";
defparam \master_rdata_regs[0][10]~10 .lut_mask = 64'h00500050AFFFAFFF;
defparam \master_rdata_regs[0][10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N18
cyclonev_io_ibuf \slave_2_rdata[11]~input (
	.i(slave_2_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[11]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[11]~input .bus_hold = "false";
defparam \slave_2_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N35
cyclonev_io_ibuf \slave_1_rdata[11]~input (
	.i(slave_1_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[11]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[11]~input .bus_hold = "false";
defparam \slave_1_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X36_Y1_N42
cyclonev_lcell_comb \master_rdata_regs[0][11]~11 (
// Equation(s):
// \master_rdata_regs[0][11]~11_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[11]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[11]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[11]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[11]~input_o  & ( (\master_1_addr[31]~input_o  & \slave_2_rdata[11]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\slave_2_rdata[11]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][11]~11 .extended_lut = "off";
defparam \master_rdata_regs[0][11]~11 .lut_mask = 64'h03030000CFCFFFFF;
defparam \master_rdata_regs[0][11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y43_N95
cyclonev_io_ibuf \slave_2_rdata[12]~input (
	.i(slave_2_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[12]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[12]~input .bus_hold = "false";
defparam \slave_2_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N38
cyclonev_io_ibuf \slave_1_rdata[12]~input (
	.i(slave_1_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[12]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[12]~input .bus_hold = "false";
defparam \slave_1_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y43_N36
cyclonev_lcell_comb \master_rdata_regs[0][12]~12 (
// Equation(s):
// \master_rdata_regs[0][12]~12_combout  = ( \slave_1_rdata[12]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_2_rdata[12]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_1_rdata[12]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\slave_2_rdata[12]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_rdata[12]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\slave_1_rdata[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][12]~12 .extended_lut = "off";
defparam \master_rdata_regs[0][12]~12 .lut_mask = 64'h000C000CFF3FFF3F;
defparam \master_rdata_regs[0][12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N4
cyclonev_io_ibuf \slave_2_rdata[13]~input (
	.i(slave_2_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[13]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[13]~input .bus_hold = "false";
defparam \slave_2_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y41_N21
cyclonev_io_ibuf \slave_1_rdata[13]~input (
	.i(slave_1_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[13]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[13]~input .bus_hold = "false";
defparam \slave_1_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y41_N9
cyclonev_lcell_comb \master_rdata_regs[0][13]~13 (
// Equation(s):
// \master_rdata_regs[0][13]~13_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[13]~input_o  & ( (\slave_2_rdata[13]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[13]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[13]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_rdata[13]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][13]~13 .extended_lut = "off";
defparam \master_rdata_regs[0][13]~13 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[0][13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N1
cyclonev_io_ibuf \slave_2_rdata[14]~input (
	.i(slave_2_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[14]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[14]~input .bus_hold = "false";
defparam \slave_2_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N92
cyclonev_io_ibuf \slave_1_rdata[14]~input (
	.i(slave_1_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[14]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[14]~input .bus_hold = "false";
defparam \slave_1_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N48
cyclonev_lcell_comb \master_rdata_regs[0][14]~14 (
// Equation(s):
// \master_rdata_regs[0][14]~14_combout  = ( \slave_1_rdata[14]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\slave_2_rdata[14]~input_o ) ) ) # ( !\slave_1_rdata[14]~input_o  & ( (\slave_2_rdata[14]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\slave_2_rdata[14]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\slave_1_rdata[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][14]~14 .extended_lut = "off";
defparam \master_rdata_regs[0][14]~14 .lut_mask = 64'h04040404F7F7F7F7;
defparam \master_rdata_regs[0][14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N52
cyclonev_io_ibuf \slave_2_rdata[15]~input (
	.i(slave_2_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[15]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[15]~input .bus_hold = "false";
defparam \slave_2_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N75
cyclonev_io_ibuf \slave_1_rdata[15]~input (
	.i(slave_1_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[15]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[15]~input .bus_hold = "false";
defparam \slave_1_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N6
cyclonev_lcell_comb \master_rdata_regs[0][15]~15 (
// Equation(s):
// \master_rdata_regs[0][15]~15_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[15]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\slave_1_rdata[15]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\slave_2_rdata[15]~input_o )) ) )

	.dataa(!\slave_2_rdata[15]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\slave_1_rdata[15]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][15]~15 .extended_lut = "off";
defparam \master_rdata_regs[0][15]~15 .lut_mask = 64'h05F500FF05F500FF;
defparam \master_rdata_regs[0][15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N21
cyclonev_io_ibuf \slave_2_rdata[16]~input (
	.i(slave_2_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[16]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[16]~input .bus_hold = "false";
defparam \slave_2_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y30_N4
cyclonev_io_ibuf \slave_1_rdata[16]~input (
	.i(slave_1_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[16]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[16]~input .bus_hold = "false";
defparam \slave_1_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y28_N9
cyclonev_lcell_comb \master_rdata_regs[0][16]~16 (
// Equation(s):
// \master_rdata_regs[0][16]~16_combout  = ( \slave_1_rdata[16]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\master_2_addr[31]~input_o ) # (\slave_2_rdata[16]~input_o )) ) ) # ( !\slave_1_rdata[16]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (\slave_2_rdata[16]~input_o  & !\master_2_addr[31]~input_o )) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\slave_2_rdata[16]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\slave_1_rdata[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][16]~16 .extended_lut = "off";
defparam \master_rdata_regs[0][16]~16 .lut_mask = 64'h10101010BFBFBFBF;
defparam \master_rdata_regs[0][16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y45_N55
cyclonev_io_ibuf \slave_2_rdata[17]~input (
	.i(slave_2_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[17]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[17]~input .bus_hold = "false";
defparam \slave_2_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y48_N38
cyclonev_io_ibuf \slave_1_rdata[17]~input (
	.i(slave_1_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[17]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[17]~input .bus_hold = "false";
defparam \slave_1_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y48_N48
cyclonev_lcell_comb \master_rdata_regs[0][17]~17 (
// Equation(s):
// \master_rdata_regs[0][17]~17_combout  = ( \slave_2_rdata[17]~input_o  & ( \slave_1_rdata[17]~input_o  ) ) # ( !\slave_2_rdata[17]~input_o  & ( \slave_1_rdata[17]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[17]~input_o  & ( !\slave_1_rdata[17]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_2_rdata[17]~input_o ),
	.dataf(!\slave_1_rdata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][17]~17 .extended_lut = "off";
defparam \master_rdata_regs[0][17]~17 .lut_mask = 64'h00000C0CF3F3FFFF;
defparam \master_rdata_regs[0][17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y69_N55
cyclonev_io_ibuf \slave_2_rdata[18]~input (
	.i(slave_2_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[18]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[18]~input .bus_hold = "false";
defparam \slave_2_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y70_N4
cyclonev_io_ibuf \slave_1_rdata[18]~input (
	.i(slave_1_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[18]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[18]~input .bus_hold = "false";
defparam \slave_1_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y69_N9
cyclonev_lcell_comb \master_rdata_regs[0][18]~18 (
// Equation(s):
// \master_rdata_regs[0][18]~18_combout  = ( \slave_2_rdata[18]~input_o  & ( \slave_1_rdata[18]~input_o  ) ) # ( !\slave_2_rdata[18]~input_o  & ( \slave_1_rdata[18]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[18]~input_o  & ( !\slave_1_rdata[18]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_2_rdata[18]~input_o ),
	.dataf(!\slave_1_rdata[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][18]~18 .extended_lut = "off";
defparam \master_rdata_regs[0][18]~18 .lut_mask = 64'h00003030CFCFFFFF;
defparam \master_rdata_regs[0][18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y36_N61
cyclonev_io_ibuf \slave_2_rdata[19]~input (
	.i(slave_2_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[19]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[19]~input .bus_hold = "false";
defparam \slave_2_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N4
cyclonev_io_ibuf \slave_1_rdata[19]~input (
	.i(slave_1_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[19]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[19]~input .bus_hold = "false";
defparam \slave_1_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y33_N9
cyclonev_lcell_comb \master_rdata_regs[0][19]~19 (
// Equation(s):
// \master_rdata_regs[0][19]~19_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[19]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[19]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[19]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[19]~input_o  & ( (\slave_2_rdata[19]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_2_rdata[19]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][19]~19 .extended_lut = "off";
defparam \master_rdata_regs[0][19]~19 .lut_mask = 64'h03030000F3F3FFFF;
defparam \master_rdata_regs[0][19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \slave_2_rdata[20]~input (
	.i(slave_2_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[20]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[20]~input .bus_hold = "false";
defparam \slave_2_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \slave_1_rdata[20]~input (
	.i(slave_1_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[20]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[20]~input .bus_hold = "false";
defparam \slave_1_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N15
cyclonev_lcell_comb \master_rdata_regs[0][20]~20 (
// Equation(s):
// \master_rdata_regs[0][20]~20_combout  = ( \slave_2_rdata[20]~input_o  & ( \slave_1_rdata[20]~input_o  ) ) # ( !\slave_2_rdata[20]~input_o  & ( \slave_1_rdata[20]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[20]~input_o  & ( !\slave_1_rdata[20]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(!\slave_2_rdata[20]~input_o ),
	.dataf(!\slave_1_rdata[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][20]~20 .extended_lut = "off";
defparam \master_rdata_regs[0][20]~20 .lut_mask = 64'h00000F00F0FFFFFF;
defparam \master_rdata_regs[0][20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y67_N44
cyclonev_io_ibuf \slave_1_rdata[21]~input (
	.i(slave_1_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[21]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[21]~input .bus_hold = "false";
defparam \slave_1_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y67_N78
cyclonev_io_ibuf \slave_2_rdata[21]~input (
	.i(slave_2_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[21]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[21]~input .bus_hold = "false";
defparam \slave_2_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y67_N21
cyclonev_lcell_comb \master_rdata_regs[0][21]~21 (
// Equation(s):
// \master_rdata_regs[0][21]~21_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[21]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\slave_1_rdata[21]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\slave_2_rdata[21]~input_o ))) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\slave_1_rdata[21]~input_o ),
	.datac(!\slave_2_rdata[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][21]~21 .extended_lut = "off";
defparam \master_rdata_regs[0][21]~21 .lut_mask = 64'h2727272733333333;
defparam \master_rdata_regs[0][21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y14_N55
cyclonev_io_ibuf \slave_2_rdata[22]~input (
	.i(slave_2_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[22]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[22]~input .bus_hold = "false";
defparam \slave_2_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y14_N4
cyclonev_io_ibuf \slave_1_rdata[22]~input (
	.i(slave_1_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[22]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[22]~input .bus_hold = "false";
defparam \slave_1_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y14_N51
cyclonev_lcell_comb \master_rdata_regs[0][22]~22 (
// Equation(s):
// \master_rdata_regs[0][22]~22_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[22]~input_o  & ( (\slave_2_rdata[22]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[22]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[22]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[22]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_rdata[22]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][22]~22 .extended_lut = "off";
defparam \master_rdata_regs[0][22]~22 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[0][22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N52
cyclonev_io_ibuf \slave_2_rdata[23]~input (
	.i(slave_2_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[23]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[23]~input .bus_hold = "false";
defparam \slave_2_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N35
cyclonev_io_ibuf \slave_1_rdata[23]~input (
	.i(slave_1_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[23]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[23]~input .bus_hold = "false";
defparam \slave_1_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \master_rdata_regs[0][23]~23 (
// Equation(s):
// \master_rdata_regs[0][23]~23_combout  = ( \slave_2_rdata[23]~input_o  & ( \slave_1_rdata[23]~input_o  ) ) # ( !\slave_2_rdata[23]~input_o  & ( \slave_1_rdata[23]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[23]~input_o  & ( !\slave_1_rdata[23]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_2_rdata[23]~input_o ),
	.dataf(!\slave_1_rdata[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][23]~23 .extended_lut = "off";
defparam \master_rdata_regs[0][23]~23 .lut_mask = 64'h00003030CFCFFFFF;
defparam \master_rdata_regs[0][23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N18
cyclonev_io_ibuf \slave_2_rdata[24]~input (
	.i(slave_2_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[24]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[24]~input .bus_hold = "false";
defparam \slave_2_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y33_N55
cyclonev_io_ibuf \slave_1_rdata[24]~input (
	.i(slave_1_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[24]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[24]~input .bus_hold = "false";
defparam \slave_1_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y36_N24
cyclonev_lcell_comb \master_rdata_regs[0][24]~24 (
// Equation(s):
// \master_rdata_regs[0][24]~24_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[24]~input_o  & ( (\slave_2_rdata[24]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[24]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[24]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[24]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\slave_2_rdata[24]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][24]~24 .extended_lut = "off";
defparam \master_rdata_regs[0][24]~24 .lut_mask = 64'h000000CCFFFF33FF;
defparam \master_rdata_regs[0][24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y115_N18
cyclonev_io_ibuf \slave_2_rdata[25]~input (
	.i(slave_2_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[25]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[25]~input .bus_hold = "false";
defparam \slave_2_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y115_N52
cyclonev_io_ibuf \slave_1_rdata[25]~input (
	.i(slave_1_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[25]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[25]~input .bus_hold = "false";
defparam \slave_1_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y114_N18
cyclonev_lcell_comb \master_rdata_regs[0][25]~25 (
// Equation(s):
// \master_rdata_regs[0][25]~25_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[25]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[25]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[25]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[25]~input_o  & ( (\master_1_addr[31]~input_o  & \slave_2_rdata[25]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\slave_2_rdata[25]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][25]~25 .extended_lut = "off";
defparam \master_rdata_regs[0][25]~25 .lut_mask = 64'h00330000CCFFFFFF;
defparam \master_rdata_regs[0][25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X73_Y115_N75
cyclonev_io_ibuf \slave_2_rdata[26]~input (
	.i(slave_2_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[26]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[26]~input .bus_hold = "false";
defparam \slave_2_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X75_Y0_N1
cyclonev_io_ibuf \slave_1_rdata[26]~input (
	.i(slave_1_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[26]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[26]~input .bus_hold = "false";
defparam \slave_1_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N12
cyclonev_lcell_comb \master_rdata_regs[0][26]~26 (
// Equation(s):
// \master_rdata_regs[0][26]~26_combout  = ( \slave_2_rdata[26]~input_o  & ( \slave_1_rdata[26]~input_o  ) ) # ( !\slave_2_rdata[26]~input_o  & ( \slave_1_rdata[26]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[26]~input_o  & ( !\slave_1_rdata[26]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_2_rdata[26]~input_o ),
	.dataf(!\slave_1_rdata[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][26]~26 .extended_lut = "off";
defparam \master_rdata_regs[0][26]~26 .lut_mask = 64'h00000C0CF3F3FFFF;
defparam \master_rdata_regs[0][26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \slave_2_rdata[27]~input (
	.i(slave_2_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[27]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[27]~input .bus_hold = "false";
defparam \slave_2_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \slave_1_rdata[27]~input (
	.i(slave_1_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[27]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[27]~input .bus_hold = "false";
defparam \slave_1_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N54
cyclonev_lcell_comb \master_rdata_regs[0][27]~27 (
// Equation(s):
// \master_rdata_regs[0][27]~27_combout  = ( \slave_1_rdata[27]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_2_rdata[27]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_1_rdata[27]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\slave_2_rdata[27]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\slave_2_rdata[27]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\slave_1_rdata[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][27]~27 .extended_lut = "off";
defparam \master_rdata_regs[0][27]~27 .lut_mask = 64'h00220022FF77FF77;
defparam \master_rdata_regs[0][27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N35
cyclonev_io_ibuf \slave_2_rdata[28]~input (
	.i(slave_2_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[28]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[28]~input .bus_hold = "false";
defparam \slave_2_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N52
cyclonev_io_ibuf \slave_1_rdata[28]~input (
	.i(slave_1_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[28]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[28]~input .bus_hold = "false";
defparam \slave_1_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N30
cyclonev_lcell_comb \master_rdata_regs[0][28]~28 (
// Equation(s):
// \master_rdata_regs[0][28]~28_combout  = ( \slave_1_rdata[28]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_2_rdata[28]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_1_rdata[28]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\slave_2_rdata[28]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_2_rdata[28]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\slave_1_rdata[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][28]~28 .extended_lut = "off";
defparam \master_rdata_regs[0][28]~28 .lut_mask = 64'h000C000CFF3FFF3F;
defparam \master_rdata_regs[0][28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \slave_2_rdata[29]~input (
	.i(slave_2_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[29]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[29]~input .bus_hold = "false";
defparam \slave_2_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \slave_1_rdata[29]~input (
	.i(slave_1_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[29]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[29]~input .bus_hold = "false";
defparam \slave_1_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N6
cyclonev_lcell_comb \master_rdata_regs[0][29]~29 (
// Equation(s):
// \master_rdata_regs[0][29]~29_combout  = ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[29]~input_o  & ( (\slave_2_rdata[29]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_1_rdata[29]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_1_rdata[29]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_2_rdata[29]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\slave_2_rdata[29]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][29]~29 .extended_lut = "off";
defparam \master_rdata_regs[0][29]~29 .lut_mask = 64'h000000F0FFFF0FFF;
defparam \master_rdata_regs[0][29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y76_N4
cyclonev_io_ibuf \slave_2_rdata[30]~input (
	.i(slave_2_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[30]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[30]~input .bus_hold = "false";
defparam \slave_2_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y74_N44
cyclonev_io_ibuf \slave_1_rdata[30]~input (
	.i(slave_1_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[30]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[30]~input .bus_hold = "false";
defparam \slave_1_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y74_N0
cyclonev_lcell_comb \master_rdata_regs[0][30]~30 (
// Equation(s):
// \master_rdata_regs[0][30]~30_combout  = ( \slave_2_rdata[30]~input_o  & ( \slave_1_rdata[30]~input_o  ) ) # ( !\slave_2_rdata[30]~input_o  & ( \slave_1_rdata[30]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_2_rdata[30]~input_o  & ( !\slave_1_rdata[30]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(!\slave_2_rdata[30]~input_o ),
	.dataf(!\slave_1_rdata[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][30]~30 .extended_lut = "off";
defparam \master_rdata_regs[0][30]~30 .lut_mask = 64'h00003300CCFFFFFF;
defparam \master_rdata_regs[0][30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \slave_2_rdata[31]~input (
	.i(slave_2_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_2_rdata[31]~input_o ));
// synopsys translate_off
defparam \slave_2_rdata[31]~input .bus_hold = "false";
defparam \slave_2_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \slave_1_rdata[31]~input (
	.i(slave_1_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\slave_1_rdata[31]~input_o ));
// synopsys translate_off
defparam \slave_1_rdata[31]~input .bus_hold = "false";
defparam \slave_1_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \master_rdata_regs[0][31]~31 (
// Equation(s):
// \master_rdata_regs[0][31]~31_combout  = ( \master_2_addr[31]~input_o  & ( \slave_1_rdata[31]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[31]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_2_rdata[31]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_1_rdata[31]~input_o  & ( (\slave_2_rdata[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_2_rdata[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_1_rdata[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[0][31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[0][31]~31 .extended_lut = "off";
defparam \master_rdata_regs[0][31]~31 .lut_mask = 64'h03030000F3F3FFFF;
defparam \master_rdata_regs[0][31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y36_N12
cyclonev_lcell_comb \master_rdata_regs[1][0]~32 (
// Equation(s):
// \master_rdata_regs[1][0]~32_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[0]~input_o  & ( (\slave_1_rdata[0]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[0]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[0]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_1_rdata[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_1_rdata[0]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][0]~32 .extended_lut = "off";
defparam \master_rdata_regs[1][0]~32 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[1][0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y114_N57
cyclonev_lcell_comb \master_rdata_regs[1][1]~33 (
// Equation(s):
// \master_rdata_regs[1][1]~33_combout  = ( \slave_1_rdata[1]~input_o  & ( \slave_2_rdata[1]~input_o  ) ) # ( !\slave_1_rdata[1]~input_o  & ( \slave_2_rdata[1]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_1_rdata[1]~input_o  & ( !\slave_2_rdata[1]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_1_rdata[1]~input_o ),
	.dataf(!\slave_2_rdata[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][1]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][1]~33 .extended_lut = "off";
defparam \master_rdata_regs[1][1]~33 .lut_mask = 64'h00005050AFAFFFFF;
defparam \master_rdata_regs[1][1]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y60_N24
cyclonev_lcell_comb \master_rdata_regs[1][2]~34 (
// Equation(s):
// \master_rdata_regs[1][2]~34_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[2]~input_o  & ( (\slave_1_rdata[2]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[2]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[2]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_1_rdata[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_1_rdata[2]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][2]~34 .extended_lut = "off";
defparam \master_rdata_regs[1][2]~34 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[1][2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y114_N18
cyclonev_lcell_comb \master_rdata_regs[1][3]~35 (
// Equation(s):
// \master_rdata_regs[1][3]~35_combout  = ( \slave_1_rdata[3]~input_o  & ( \slave_2_rdata[3]~input_o  ) ) # ( !\slave_1_rdata[3]~input_o  & ( \slave_2_rdata[3]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_1_rdata[3]~input_o  & ( !\slave_2_rdata[3]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_1_rdata[3]~input_o ),
	.dataf(!\slave_2_rdata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][3]~35 .extended_lut = "off";
defparam \master_rdata_regs[1][3]~35 .lut_mask = 64'h00000A0AF5F5FFFF;
defparam \master_rdata_regs[1][3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X89_Y1_N39
cyclonev_lcell_comb \master_rdata_regs[1][4]~36 (
// Equation(s):
// \master_rdata_regs[1][4]~36_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[4]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\slave_2_rdata[4]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\slave_1_rdata[4]~input_o )) ) )

	.dataa(!\slave_1_rdata[4]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\slave_2_rdata[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][4]~36 .extended_lut = "off";
defparam \master_rdata_regs[1][4]~36 .lut_mask = 64'h1D1D1D1D0F0F0F0F;
defparam \master_rdata_regs[1][4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y114_N48
cyclonev_lcell_comb \master_rdata_regs[1][5]~37 (
// Equation(s):
// \master_rdata_regs[1][5]~37_combout  = ( \slave_2_rdata[5]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\slave_1_rdata[5]~input_o ) # (\master_2_addr[31]~input_o )) ) ) # ( !\slave_2_rdata[5]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (!\master_2_addr[31]~input_o  & \slave_1_rdata[5]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\slave_1_rdata[5]~input_o ),
	.datae(gnd),
	.dataf(!\slave_2_rdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][5]~37 .extended_lut = "off";
defparam \master_rdata_regs[1][5]~37 .lut_mask = 64'h00300030CFFFCFFF;
defparam \master_rdata_regs[1][5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y39_N39
cyclonev_lcell_comb \master_rdata_regs[1][6]~38 (
// Equation(s):
// \master_rdata_regs[1][6]~38_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[6]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[6]~input_o  ) ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \slave_1_rdata[6]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[6]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\slave_2_rdata[6]~input_o ),
	.datac(!\slave_1_rdata[6]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][6]~38 .extended_lut = "off";
defparam \master_rdata_regs[1][6]~38 .lut_mask = 64'h33330F0F33333333;
defparam \master_rdata_regs[1][6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y16_N48
cyclonev_lcell_comb \master_rdata_regs[1][7]~39 (
// Equation(s):
// \master_rdata_regs[1][7]~39_combout  = ( \slave_2_rdata[7]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\slave_1_rdata[7]~input_o ) ) ) # ( !\slave_2_rdata[7]~input_o  & ( (\slave_1_rdata[7]~input_o  & 
// (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o )) ) )

	.dataa(gnd),
	.datab(!\slave_1_rdata[7]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\slave_2_rdata[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][7]~39 .extended_lut = "off";
defparam \master_rdata_regs[1][7]~39 .lut_mask = 64'h03000300F3FFF3FF;
defparam \master_rdata_regs[1][7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N51
cyclonev_lcell_comb \master_rdata_regs[1][8]~40 (
// Equation(s):
// \master_rdata_regs[1][8]~40_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[8]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\slave_2_rdata[8]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\slave_1_rdata[8]~input_o )) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\slave_1_rdata[8]~input_o ),
	.datac(!\slave_2_rdata[8]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][8]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][8]~40 .extended_lut = "off";
defparam \master_rdata_regs[1][8]~40 .lut_mask = 64'h1B1B0F0F1B1B0F0F;
defparam \master_rdata_regs[1][8]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y1_N6
cyclonev_lcell_comb \master_rdata_regs[1][9]~41 (
// Equation(s):
// \master_rdata_regs[1][9]~41_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[9]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[9]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_1_rdata[9]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_2_rdata[9]~input_o  & ( (\slave_1_rdata[9]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_1_rdata[9]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][9]~41 .extended_lut = "off";
defparam \master_rdata_regs[1][9]~41 .lut_mask = 64'h00330000FF33FFFF;
defparam \master_rdata_regs[1][9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y48_N36
cyclonev_lcell_comb \master_rdata_regs[1][10]~42 (
// Equation(s):
// \master_rdata_regs[1][10]~42_combout  = ( \slave_2_rdata[10]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_1_rdata[10]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_2_rdata[10]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \slave_1_rdata[10]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\slave_1_rdata[10]~input_o ),
	.datae(gnd),
	.dataf(!\slave_2_rdata[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][10]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][10]~42 .extended_lut = "off";
defparam \master_rdata_regs[1][10]~42 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \master_rdata_regs[1][10]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y1_N12
cyclonev_lcell_comb \master_rdata_regs[1][11]~43 (
// Equation(s):
// \master_rdata_regs[1][11]~43_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[11]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_addr[31]~input_o  & ( \slave_1_rdata[11]~input_o  ) ) ) # ( 
// \master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[11]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[11]~input_o  ) ) )

	.dataa(!\slave_2_rdata[11]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\slave_1_rdata[11]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][11]~43 .extended_lut = "off";
defparam \master_rdata_regs[1][11]~43 .lut_mask = 64'h5555555500FF5555;
defparam \master_rdata_regs[1][11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y43_N15
cyclonev_lcell_comb \master_rdata_regs[1][12]~44 (
// Equation(s):
// \master_rdata_regs[1][12]~44_combout  = ( \slave_2_rdata[12]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_1_rdata[12]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_2_rdata[12]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \slave_1_rdata[12]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\slave_1_rdata[12]~input_o ),
	.datae(gnd),
	.dataf(!\slave_2_rdata[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][12]~44 .extended_lut = "off";
defparam \master_rdata_regs[1][12]~44 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \master_rdata_regs[1][12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y41_N48
cyclonev_lcell_comb \master_rdata_regs[1][13]~45 (
// Equation(s):
// \master_rdata_regs[1][13]~45_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[13]~input_o  & ( (\slave_1_rdata[13]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[13]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[13]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_1_rdata[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\slave_1_rdata[13]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][13]~45 .extended_lut = "off";
defparam \master_rdata_regs[1][13]~45 .lut_mask = 64'h000000CCFFFF33FF;
defparam \master_rdata_regs[1][13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y1_N3
cyclonev_lcell_comb \master_rdata_regs[1][14]~46 (
// Equation(s):
// \master_rdata_regs[1][14]~46_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[14]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[14]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_1_rdata[14]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_2_rdata[14]~input_o  & ( (\master_1_addr[31]~input_o  & \slave_1_rdata[14]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\slave_1_rdata[14]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][14]~46 .extended_lut = "off";
defparam \master_rdata_regs[1][14]~46 .lut_mask = 64'h05050000AFAFFFFF;
defparam \master_rdata_regs[1][14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y1_N21
cyclonev_lcell_comb \master_rdata_regs[1][15]~47 (
// Equation(s):
// \master_rdata_regs[1][15]~47_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[15]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\slave_2_rdata[15]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\slave_1_rdata[15]~input_o )) ) )

	.dataa(gnd),
	.datab(!\slave_1_rdata[15]~input_o ),
	.datac(!\slave_2_rdata[15]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][15]~47 .extended_lut = "off";
defparam \master_rdata_regs[1][15]~47 .lut_mask = 64'h0F330F330F0F0F0F;
defparam \master_rdata_regs[1][15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y16_N15
cyclonev_lcell_comb \master_rdata_regs[1][16]~48 (
// Equation(s):
// \master_rdata_regs[1][16]~48_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[16]~input_o  & ( (\master_2_addr[31]~input_o ) # (\slave_1_rdata[16]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[16]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[16]~input_o  & ( (\slave_1_rdata[16]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\slave_1_rdata[16]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][16]~48 .extended_lut = "off";
defparam \master_rdata_regs[1][16]~48 .lut_mask = 64'h00005050FFFF5F5F;
defparam \master_rdata_regs[1][16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y46_N39
cyclonev_lcell_comb \master_rdata_regs[1][17]~49 (
// Equation(s):
// \master_rdata_regs[1][17]~49_combout  = ( \slave_1_rdata[17]~input_o  & ( \slave_2_rdata[17]~input_o  ) ) # ( !\slave_1_rdata[17]~input_o  & ( \slave_2_rdata[17]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_1_rdata[17]~input_o  & ( !\slave_2_rdata[17]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_1_rdata[17]~input_o ),
	.dataf(!\slave_2_rdata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][17]~49 .extended_lut = "off";
defparam \master_rdata_regs[1][17]~49 .lut_mask = 64'h00000C0CF3F3FFFF;
defparam \master_rdata_regs[1][17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y69_N0
cyclonev_lcell_comb \master_rdata_regs[1][18]~50 (
// Equation(s):
// \master_rdata_regs[1][18]~50_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[18]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\slave_2_rdata[18]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\slave_1_rdata[18]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\slave_2_rdata[18]~input_o ),
	.datac(!\slave_1_rdata[18]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][18]~50 .extended_lut = "off";
defparam \master_rdata_regs[1][18]~50 .lut_mask = 64'h330F330F33333333;
defparam \master_rdata_regs[1][18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y33_N36
cyclonev_lcell_comb \master_rdata_regs[1][19]~51 (
// Equation(s):
// \master_rdata_regs[1][19]~51_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[19]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[19]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_1_rdata[19]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_2_rdata[19]~input_o  & ( (\master_1_addr[31]~input_o  & \slave_1_rdata[19]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\slave_1_rdata[19]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][19]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][19]~51 .extended_lut = "off";
defparam \master_rdata_regs[1][19]~51 .lut_mask = 64'h00330000CCFFFFFF;
defparam \master_rdata_regs[1][19]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N45
cyclonev_lcell_comb \master_rdata_regs[1][20]~52 (
// Equation(s):
// \master_rdata_regs[1][20]~52_combout  = ( \slave_2_rdata[20]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\slave_1_rdata[20]~input_o ) ) ) # ( !\slave_2_rdata[20]~input_o  & ( (\slave_1_rdata[20]~input_o  & 
// (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o )) ) )

	.dataa(!\slave_1_rdata[20]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_addr[31]~input_o ),
	.datae(gnd),
	.dataf(!\slave_2_rdata[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][20]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][20]~52 .extended_lut = "off";
defparam \master_rdata_regs[1][20]~52 .lut_mask = 64'h05000500F5FFF5FF;
defparam \master_rdata_regs[1][20]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y67_N6
cyclonev_lcell_comb \master_rdata_regs[1][21]~53 (
// Equation(s):
// \master_rdata_regs[1][21]~53_combout  = ( \slave_1_rdata[21]~input_o  & ( \slave_2_rdata[21]~input_o  ) ) # ( !\slave_1_rdata[21]~input_o  & ( \slave_2_rdata[21]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_1_rdata[21]~input_o  & ( !\slave_2_rdata[21]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_1_rdata[21]~input_o ),
	.dataf(!\slave_2_rdata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][21]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][21]~53 .extended_lut = "off";
defparam \master_rdata_regs[1][21]~53 .lut_mask = 64'h00000A0AF5F5FFFF;
defparam \master_rdata_regs[1][21]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y14_N15
cyclonev_lcell_comb \master_rdata_regs[1][22]~54 (
// Equation(s):
// \master_rdata_regs[1][22]~54_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[22]~input_o  & ( (\slave_1_rdata[22]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[22]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[22]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_1_rdata[22]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\slave_1_rdata[22]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][22]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][22]~54 .extended_lut = "off";
defparam \master_rdata_regs[1][22]~54 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \master_rdata_regs[1][22]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y1_N36
cyclonev_lcell_comb \master_rdata_regs[1][23]~55 (
// Equation(s):
// \master_rdata_regs[1][23]~55_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[23]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[23]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_1_rdata[23]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_2_rdata[23]~input_o  & ( (\slave_1_rdata[23]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_1_rdata[23]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][23]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][23]~55 .extended_lut = "off";
defparam \master_rdata_regs[1][23]~55 .lut_mask = 64'h00330000FF33FFFF;
defparam \master_rdata_regs[1][23]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y36_N3
cyclonev_lcell_comb \master_rdata_regs[1][24]~56 (
// Equation(s):
// \master_rdata_regs[1][24]~56_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[24]~input_o  & ( (\slave_1_rdata[24]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[24]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[24]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_1_rdata[24]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\slave_1_rdata[24]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][24]~56 .extended_lut = "off";
defparam \master_rdata_regs[1][24]~56 .lut_mask = 64'h000000F0FFFF0FFF;
defparam \master_rdata_regs[1][24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y114_N45
cyclonev_lcell_comb \master_rdata_regs[1][25]~57 (
// Equation(s):
// \master_rdata_regs[1][25]~57_combout  = ( \slave_2_rdata[25]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_1_rdata[25]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_2_rdata[25]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \slave_1_rdata[25]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\slave_1_rdata[25]~input_o ),
	.datae(gnd),
	.dataf(!\slave_2_rdata[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][25]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][25]~57 .extended_lut = "off";
defparam \master_rdata_regs[1][25]~57 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \master_rdata_regs[1][25]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \master_rdata_regs[1][26]~58 (
// Equation(s):
// \master_rdata_regs[1][26]~58_combout  = ( \slave_1_rdata[26]~input_o  & ( \slave_2_rdata[26]~input_o  ) ) # ( !\slave_1_rdata[26]~input_o  & ( \slave_2_rdata[26]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_1_rdata[26]~input_o  & ( !\slave_2_rdata[26]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_1_rdata[26]~input_o ),
	.dataf(!\slave_2_rdata[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][26]~58 .extended_lut = "off";
defparam \master_rdata_regs[1][26]~58 .lut_mask = 64'h00005050AFAFFFFF;
defparam \master_rdata_regs[1][26]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X15_Y1_N48
cyclonev_lcell_comb \master_rdata_regs[1][27]~59 (
// Equation(s):
// \master_rdata_regs[1][27]~59_combout  = ( \slave_2_rdata[27]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\slave_1_rdata[27]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\slave_2_rdata[27]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \slave_1_rdata[27]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\slave_1_rdata[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\slave_2_rdata[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][27]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][27]~59 .extended_lut = "off";
defparam \master_rdata_regs[1][27]~59 .lut_mask = 64'h02020202DFDFDFDF;
defparam \master_rdata_regs[1][27]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N3
cyclonev_lcell_comb \master_rdata_regs[1][28]~60 (
// Equation(s):
// \master_rdata_regs[1][28]~60_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[28]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[28]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_1_rdata[28]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_2_rdata[28]~input_o  & ( (\slave_1_rdata[28]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\slave_1_rdata[28]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][28]~60 .extended_lut = "off";
defparam \master_rdata_regs[1][28]~60 .lut_mask = 64'h03030000F3F3FFFF;
defparam \master_rdata_regs[1][28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N42
cyclonev_lcell_comb \master_rdata_regs[1][29]~61 (
// Equation(s):
// \master_rdata_regs[1][29]~61_combout  = ( \master_1_addr[31]~input_o  & ( \slave_2_rdata[29]~input_o  & ( (\slave_1_rdata[29]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \slave_2_rdata[29]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\slave_2_rdata[29]~input_o  & ( (!\master_2_addr[31]~input_o  & \slave_1_rdata[29]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\slave_1_rdata[29]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][29]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][29]~61 .extended_lut = "off";
defparam \master_rdata_regs[1][29]~61 .lut_mask = 64'h00000A0AFFFF5F5F;
defparam \master_rdata_regs[1][29]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y76_N9
cyclonev_lcell_comb \master_rdata_regs[1][30]~62 (
// Equation(s):
// \master_rdata_regs[1][30]~62_combout  = ( \slave_1_rdata[30]~input_o  & ( \slave_2_rdata[30]~input_o  ) ) # ( !\slave_1_rdata[30]~input_o  & ( \slave_2_rdata[30]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \slave_1_rdata[30]~input_o  & ( !\slave_2_rdata[30]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\slave_1_rdata[30]~input_o ),
	.dataf(!\slave_2_rdata[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][30]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][30]~62 .extended_lut = "off";
defparam \master_rdata_regs[1][30]~62 .lut_mask = 64'h00005050AFAFFFFF;
defparam \master_rdata_regs[1][30]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X53_Y1_N51
cyclonev_lcell_comb \master_rdata_regs[1][31]~63 (
// Equation(s):
// \master_rdata_regs[1][31]~63_combout  = ( \master_2_addr[31]~input_o  & ( \slave_2_rdata[31]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \slave_2_rdata[31]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\slave_1_rdata[31]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\slave_2_rdata[31]~input_o  & ( (\slave_1_rdata[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\slave_1_rdata[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\slave_2_rdata[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\master_rdata_regs[1][31]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \master_rdata_regs[1][31]~63 .extended_lut = "off";
defparam \master_rdata_regs[1][31]~63 .lut_mask = 64'h05050000F5F5FFFF;
defparam \master_rdata_regs[1][31]~63 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N55
cyclonev_io_ibuf \master_2_wdata[0]~input (
	.i(master_2_wdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[0]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[0]~input .bus_hold = "false";
defparam \master_2_wdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y46_N4
cyclonev_io_ibuf \master_1_wdata[0]~input (
	.i(master_1_wdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[0]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[0]~input .bus_hold = "false";
defparam \master_1_wdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y46_N42
cyclonev_lcell_comb \slave_wdata_regs[0][0]~0 (
// Equation(s):
// \slave_wdata_regs[0][0]~0_combout  = ( \master_1_wdata[0]~input_o  & ( \master_2_addr[31]~input_o  ) ) # ( \master_1_wdata[0]~input_o  & ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[0]~input_o ) ) ) ) # ( 
// !\master_1_wdata[0]~input_o  & ( !\master_2_addr[31]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_wdata[0]~input_o ),
	.datad(gnd),
	.datae(!\master_1_wdata[0]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][0]~0 .extended_lut = "off";
defparam \slave_wdata_regs[0][0]~0 .lut_mask = 64'h0303CFCF0000FFFF;
defparam \slave_wdata_regs[0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X44_Y115_N35
cyclonev_io_ibuf \master_2_wdata[1]~input (
	.i(master_2_wdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[1]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[1]~input .bus_hold = "false";
defparam \master_2_wdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N41
cyclonev_io_ibuf \master_1_wdata[1]~input (
	.i(master_1_wdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[1]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[1]~input .bus_hold = "false";
defparam \master_1_wdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y114_N24
cyclonev_lcell_comb \slave_wdata_regs[0][1]~1 (
// Equation(s):
// \slave_wdata_regs[0][1]~1_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[1]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[1]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[1]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[1]~input_o  & ( (\master_2_wdata[1]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_wdata[1]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][1]~1 .extended_lut = "off";
defparam \slave_wdata_regs[0][1]~1 .lut_mask = 64'h00330000FF33FFFF;
defparam \slave_wdata_regs[0][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N18
cyclonev_io_ibuf \master_2_wdata[2]~input (
	.i(master_2_wdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[2]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[2]~input .bus_hold = "false";
defparam \master_2_wdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y115_N58
cyclonev_io_ibuf \master_1_wdata[2]~input (
	.i(master_1_wdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[2]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[2]~input .bus_hold = "false";
defparam \master_1_wdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y114_N30
cyclonev_lcell_comb \slave_wdata_regs[0][2]~2 (
// Equation(s):
// \slave_wdata_regs[0][2]~2_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[2]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[2]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[2]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[2]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_2_wdata[2]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][2]~2 .extended_lut = "off";
defparam \slave_wdata_regs[0][2]~2 .lut_mask = 64'h00330000CCFFFFFF;
defparam \slave_wdata_regs[0][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N41
cyclonev_io_ibuf \master_2_wdata[3]~input (
	.i(master_2_wdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[3]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[3]~input .bus_hold = "false";
defparam \master_2_wdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X90_Y0_N75
cyclonev_io_ibuf \master_1_wdata[3]~input (
	.i(master_1_wdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[3]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[3]~input .bus_hold = "false";
defparam \master_1_wdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X89_Y1_N15
cyclonev_lcell_comb \slave_wdata_regs[0][3]~3 (
// Equation(s):
// \slave_wdata_regs[0][3]~3_combout  = ( \master_1_wdata[3]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_wdata[3]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_1_wdata[3]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_2_wdata[3]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_wdata[3]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_wdata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][3]~3 .extended_lut = "off";
defparam \slave_wdata_regs[0][3]~3 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \slave_wdata_regs[0][3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \master_2_wdata[4]~input (
	.i(master_2_wdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[4]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[4]~input .bus_hold = "false";
defparam \master_2_wdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y115_N52
cyclonev_io_ibuf \master_1_wdata[4]~input (
	.i(master_1_wdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[4]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[4]~input .bus_hold = "false";
defparam \master_1_wdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \slave_wdata_regs[0][4]~4 (
// Equation(s):
// \slave_wdata_regs[0][4]~4_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[4]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[4]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[4]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[4]~input_o  & ( (\master_2_wdata[4]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_wdata[4]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][4]~4 .extended_lut = "off";
defparam \slave_wdata_regs[0][4]~4 .lut_mask = 64'h05050000F5F5FFFF;
defparam \slave_wdata_regs[0][4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \master_2_wdata[5]~input (
	.i(master_2_wdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[5]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[5]~input .bus_hold = "false";
defparam \master_2_wdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \master_1_wdata[5]~input (
	.i(master_1_wdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[5]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[5]~input .bus_hold = "false";
defparam \master_1_wdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X18_Y1_N36
cyclonev_lcell_comb \slave_wdata_regs[0][5]~5 (
// Equation(s):
// \slave_wdata_regs[0][5]~5_combout  = ( \master_1_wdata[5]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_wdata[5]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_1_wdata[5]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_2_wdata[5]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_wdata[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_wdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][5]~5 .extended_lut = "off";
defparam \slave_wdata_regs[0][5]~5 .lut_mask = 64'h02020202DFDFDFDF;
defparam \slave_wdata_regs[0][5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y55_N38
cyclonev_io_ibuf \master_2_wdata[6]~input (
	.i(master_2_wdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[6]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[6]~input .bus_hold = "false";
defparam \master_2_wdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y61_N55
cyclonev_io_ibuf \master_1_wdata[6]~input (
	.i(master_1_wdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[6]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[6]~input .bus_hold = "false";
defparam \master_1_wdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y55_N51
cyclonev_lcell_comb \slave_wdata_regs[0][6]~6 (
// Equation(s):
// \slave_wdata_regs[0][6]~6_combout  = ( \master_1_wdata[6]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\master_2_wdata[6]~input_o ) # (\master_2_addr[31]~input_o )) ) ) # ( !\master_1_wdata[6]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_2_wdata[6]~input_o )) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_2_wdata[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_wdata[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][6]~6 .extended_lut = "off";
defparam \slave_wdata_regs[0][6]~6 .lut_mask = 64'h04040404BFBFBFBF;
defparam \slave_wdata_regs[0][6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y31_N38
cyclonev_io_ibuf \master_2_wdata[7]~input (
	.i(master_2_wdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[7]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[7]~input .bus_hold = "false";
defparam \master_2_wdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y17_N55
cyclonev_io_ibuf \master_1_wdata[7]~input (
	.i(master_1_wdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[7]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[7]~input .bus_hold = "false";
defparam \master_1_wdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y17_N9
cyclonev_lcell_comb \slave_wdata_regs[0][7]~7 (
// Equation(s):
// \slave_wdata_regs[0][7]~7_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[7]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & ((\master_1_wdata[7]~input_o ))) # (\master_1_addr[31]~input_o  & 
// (\master_2_wdata[7]~input_o )) ) )

	.dataa(!\master_2_wdata[7]~input_o ),
	.datab(!\master_1_wdata[7]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][7]~7 .extended_lut = "off";
defparam \slave_wdata_regs[0][7]~7 .lut_mask = 64'h3535353533333333;
defparam \slave_wdata_regs[0][7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y93_N4
cyclonev_io_ibuf \master_2_wdata[8]~input (
	.i(master_2_wdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[8]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[8]~input .bus_hold = "false";
defparam \master_2_wdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y91_N55
cyclonev_io_ibuf \master_1_wdata[8]~input (
	.i(master_1_wdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[8]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[8]~input .bus_hold = "false";
defparam \master_1_wdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y93_N24
cyclonev_lcell_comb \slave_wdata_regs[0][8]~8 (
// Equation(s):
// \slave_wdata_regs[0][8]~8_combout  = ( \master_1_wdata[8]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_wdata[8]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_1_wdata[8]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_2_wdata[8]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_wdata[8]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_wdata[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][8]~8 .extended_lut = "off";
defparam \slave_wdata_regs[0][8]~8 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \slave_wdata_regs[0][8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N1
cyclonev_io_ibuf \master_2_wdata[9]~input (
	.i(master_2_wdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[9]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[9]~input .bus_hold = "false";
defparam \master_2_wdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N35
cyclonev_io_ibuf \master_1_wdata[9]~input (
	.i(master_1_wdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[9]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[9]~input .bus_hold = "false";
defparam \master_1_wdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X99_Y1_N18
cyclonev_lcell_comb \slave_wdata_regs[0][9]~9 (
// Equation(s):
// \slave_wdata_regs[0][9]~9_combout  = ( \master_2_wdata[9]~input_o  & ( \master_1_wdata[9]~input_o  ) ) # ( !\master_2_wdata[9]~input_o  & ( \master_1_wdata[9]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_2_wdata[9]~input_o  & ( !\master_1_wdata[9]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_wdata[9]~input_o ),
	.dataf(!\master_1_wdata[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][9]~9 .extended_lut = "off";
defparam \slave_wdata_regs[0][9]~9 .lut_mask = 64'h000000F0FF0FFFFF;
defparam \slave_wdata_regs[0][9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X98_Y0_N41
cyclonev_io_ibuf \master_2_wdata[10]~input (
	.i(master_2_wdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[10]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[10]~input .bus_hold = "false";
defparam \master_2_wdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N18
cyclonev_io_ibuf \master_1_wdata[10]~input (
	.i(master_1_wdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[10]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[10]~input .bus_hold = "false";
defparam \master_1_wdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y1_N39
cyclonev_lcell_comb \slave_wdata_regs[0][10]~10 (
// Equation(s):
// \slave_wdata_regs[0][10]~10_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[10]~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_2_wdata[10]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[10]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[10]~input_o  & ( (\master_2_wdata[10]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_wdata[10]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][10]~10 .extended_lut = "off";
defparam \slave_wdata_regs[0][10]~10 .lut_mask = 64'h00005050FFFF5F5F;
defparam \slave_wdata_regs[0][10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cyclonev_io_ibuf \master_2_wdata[11]~input (
	.i(master_2_wdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[11]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[11]~input .bus_hold = "false";
defparam \master_2_wdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N18
cyclonev_io_ibuf \master_1_wdata[11]~input (
	.i(master_1_wdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[11]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[11]~input .bus_hold = "false";
defparam \master_1_wdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N33
cyclonev_lcell_comb \slave_wdata_regs[0][11]~11 (
// Equation(s):
// \slave_wdata_regs[0][11]~11_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[11]~input_o  & ( (\master_2_wdata[11]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[11]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[11]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_wdata[11]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_wdata[11]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][11]~11 .extended_lut = "off";
defparam \slave_wdata_regs[0][11]~11 .lut_mask = 64'h00000A0AFFFF5F5F;
defparam \slave_wdata_regs[0][11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y17_N4
cyclonev_io_ibuf \master_2_wdata[12]~input (
	.i(master_2_wdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[12]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[12]~input .bus_hold = "false";
defparam \master_2_wdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y28_N95
cyclonev_io_ibuf \master_1_wdata[12]~input (
	.i(master_1_wdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[12]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[12]~input .bus_hold = "false";
defparam \master_1_wdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y28_N24
cyclonev_lcell_comb \slave_wdata_regs[0][12]~12 (
// Equation(s):
// \slave_wdata_regs[0][12]~12_combout  = ( \master_1_wdata[12]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_wdata[12]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_1_wdata[12]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_2_wdata[12]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_wdata[12]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_wdata[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][12]~12 .extended_lut = "off";
defparam \slave_wdata_regs[0][12]~12 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \slave_wdata_regs[0][12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y72_N4
cyclonev_io_ibuf \master_2_wdata[13]~input (
	.i(master_2_wdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[13]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[13]~input .bus_hold = "false";
defparam \master_2_wdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y79_N38
cyclonev_io_ibuf \master_1_wdata[13]~input (
	.i(master_1_wdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[13]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[13]~input .bus_hold = "false";
defparam \master_1_wdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y74_N54
cyclonev_lcell_comb \slave_wdata_regs[0][13]~13 (
// Equation(s):
// \slave_wdata_regs[0][13]~13_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[13]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[13]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[13]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[13]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_2_wdata[13]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][13]~13 .extended_lut = "off";
defparam \slave_wdata_regs[0][13]~13 .lut_mask = 64'h00330000CCFFFFFF;
defparam \slave_wdata_regs[0][13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N1
cyclonev_io_ibuf \master_1_wdata[14]~input (
	.i(master_1_wdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[14]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[14]~input .bus_hold = "false";
defparam \master_1_wdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N92
cyclonev_io_ibuf \master_2_wdata[14]~input (
	.i(master_2_wdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[14]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[14]~input .bus_hold = "false";
defparam \master_2_wdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X38_Y1_N48
cyclonev_lcell_comb \slave_wdata_regs[0][14]~14 (
// Equation(s):
// \slave_wdata_regs[0][14]~14_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[14]~input_o  & ( \master_1_wdata[14]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[14]~input_o  & ( (\master_1_addr[31]~input_o ) # 
// (\master_1_wdata[14]~input_o ) ) ) ) # ( \master_2_addr[31]~input_o  & ( !\master_2_wdata[14]~input_o  & ( \master_1_wdata[14]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_2_wdata[14]~input_o  & ( (\master_1_wdata[14]~input_o  & 
// !\master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_wdata[14]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_wdata[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][14]~14 .extended_lut = "off";
defparam \slave_wdata_regs[0][14]~14 .lut_mask = 64'h303033333F3F3333;
defparam \slave_wdata_regs[0][14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y93_N21
cyclonev_io_ibuf \master_2_wdata[15]~input (
	.i(master_2_wdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[15]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[15]~input .bus_hold = "false";
defparam \master_2_wdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y89_N61
cyclonev_io_ibuf \master_1_wdata[15]~input (
	.i(master_1_wdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[15]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[15]~input .bus_hold = "false";
defparam \master_1_wdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y91_N3
cyclonev_lcell_comb \slave_wdata_regs[0][15]~15 (
// Equation(s):
// \slave_wdata_regs[0][15]~15_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[15]~input_o  & ( (\master_2_wdata[15]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[15]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[15]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_wdata[15]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_2_wdata[15]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][15]~15 .extended_lut = "off";
defparam \slave_wdata_regs[0][15]~15 .lut_mask = 64'h000000AAFFFF55FF;
defparam \slave_wdata_regs[0][15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y70_N38
cyclonev_io_ibuf \master_2_wdata[16]~input (
	.i(master_2_wdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[16]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[16]~input .bus_hold = "false";
defparam \master_2_wdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y69_N4
cyclonev_io_ibuf \master_1_wdata[16]~input (
	.i(master_1_wdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[16]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[16]~input .bus_hold = "false";
defparam \master_1_wdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y72_N24
cyclonev_lcell_comb \slave_wdata_regs[0][16]~16 (
// Equation(s):
// \slave_wdata_regs[0][16]~16_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[16]~input_o  & ( (\master_2_wdata[16]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[16]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[16]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_wdata[16]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_2_wdata[16]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][16]~16 .extended_lut = "off";
defparam \slave_wdata_regs[0][16]~16 .lut_mask = 64'h000000CCFFFF33FF;
defparam \slave_wdata_regs[0][16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N52
cyclonev_io_ibuf \master_2_wdata[17]~input (
	.i(master_2_wdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[17]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[17]~input .bus_hold = "false";
defparam \master_2_wdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X104_Y0_N35
cyclonev_io_ibuf \master_1_wdata[17]~input (
	.i(master_1_wdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[17]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[17]~input .bus_hold = "false";
defparam \master_1_wdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X102_Y1_N18
cyclonev_lcell_comb \slave_wdata_regs[0][17]~17 (
// Equation(s):
// \slave_wdata_regs[0][17]~17_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[17]~input_o  & ( (\master_2_wdata[17]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[17]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[17]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_wdata[17]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_2_wdata[17]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][17]~17 .extended_lut = "off";
defparam \slave_wdata_regs[0][17]~17 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \slave_wdata_regs[0][17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X35_Y115_N1
cyclonev_io_ibuf \master_2_wdata[18]~input (
	.i(master_2_wdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[18]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[18]~input .bus_hold = "false";
defparam \master_2_wdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y115_N18
cyclonev_io_ibuf \master_1_wdata[18]~input (
	.i(master_1_wdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[18]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[18]~input .bus_hold = "false";
defparam \master_1_wdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y114_N15
cyclonev_lcell_comb \slave_wdata_regs[0][18]~18 (
// Equation(s):
// \slave_wdata_regs[0][18]~18_combout  = ( \master_2_wdata[18]~input_o  & ( \master_1_wdata[18]~input_o  ) ) # ( !\master_2_wdata[18]~input_o  & ( \master_1_wdata[18]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_2_wdata[18]~input_o  & ( !\master_1_wdata[18]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_wdata[18]~input_o ),
	.dataf(!\master_1_wdata[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][18]~18 .extended_lut = "off";
defparam \slave_wdata_regs[0][18]~18 .lut_mask = 64'h000000AAFF55FFFF;
defparam \slave_wdata_regs[0][18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X71_Y115_N52
cyclonev_io_ibuf \master_2_wdata[19]~input (
	.i(master_2_wdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[19]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[19]~input .bus_hold = "false";
defparam \master_2_wdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y115_N52
cyclonev_io_ibuf \master_1_wdata[19]~input (
	.i(master_1_wdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[19]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[19]~input .bus_hold = "false";
defparam \master_1_wdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X68_Y114_N18
cyclonev_lcell_comb \slave_wdata_regs[0][19]~19 (
// Equation(s):
// \slave_wdata_regs[0][19]~19_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[19]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[19]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[19]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[19]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[19]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_wdata[19]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][19]~19 .extended_lut = "off";
defparam \slave_wdata_regs[0][19]~19 .lut_mask = 64'h03030000CFCFFFFF;
defparam \slave_wdata_regs[0][19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N35
cyclonev_io_ibuf \master_2_wdata[20]~input (
	.i(master_2_wdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[20]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[20]~input .bus_hold = "false";
defparam \master_2_wdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N52
cyclonev_io_ibuf \master_1_wdata[20]~input (
	.i(master_1_wdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[20]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[20]~input .bus_hold = "false";
defparam \master_1_wdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X95_Y4_N21
cyclonev_lcell_comb \slave_wdata_regs[0][20]~20 (
// Equation(s):
// \slave_wdata_regs[0][20]~20_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[20]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[20]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[20]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[20]~input_o  & ( (\master_2_wdata[20]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_wdata[20]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][20]~20 .extended_lut = "off";
defparam \slave_wdata_regs[0][20]~20 .lut_mask = 64'h05050000F5F5FFFF;
defparam \slave_wdata_regs[0][20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N18
cyclonev_io_ibuf \master_2_wdata[21]~input (
	.i(master_2_wdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[21]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[21]~input .bus_hold = "false";
defparam \master_2_wdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N18
cyclonev_io_ibuf \master_1_wdata[21]~input (
	.i(master_1_wdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[21]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[21]~input .bus_hold = "false";
defparam \master_1_wdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X41_Y1_N48
cyclonev_lcell_comb \slave_wdata_regs[0][21]~21 (
// Equation(s):
// \slave_wdata_regs[0][21]~21_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[21]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[21]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[21]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[21]~input_o  & ( (\master_2_wdata[21]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_wdata[21]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][21]~21 .extended_lut = "off";
defparam \slave_wdata_regs[0][21]~21 .lut_mask = 64'h00330000FF33FFFF;
defparam \slave_wdata_regs[0][21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N55
cyclonev_io_ibuf \master_1_wdata[22]~input (
	.i(master_1_wdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[22]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[22]~input .bus_hold = "false";
defparam \master_1_wdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N38
cyclonev_io_ibuf \master_2_wdata[22]~input (
	.i(master_2_wdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[22]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[22]~input .bus_hold = "false";
defparam \master_2_wdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y57_N48
cyclonev_lcell_comb \slave_wdata_regs[0][22]~22 (
// Equation(s):
// \slave_wdata_regs[0][22]~22_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[22]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_1_wdata[22]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_2_wdata[22]~input_o ))) ) )

	.dataa(gnd),
	.datab(!\master_1_wdata[22]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_wdata[22]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][22]~22 .extended_lut = "off";
defparam \slave_wdata_regs[0][22]~22 .lut_mask = 64'h303F3333303F3333;
defparam \slave_wdata_regs[0][22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X79_Y115_N1
cyclonev_io_ibuf \master_2_wdata[23]~input (
	.i(master_2_wdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[23]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[23]~input .bus_hold = "false";
defparam \master_2_wdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y115_N52
cyclonev_io_ibuf \master_1_wdata[23]~input (
	.i(master_1_wdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[23]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[23]~input .bus_hold = "false";
defparam \master_1_wdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y114_N24
cyclonev_lcell_comb \slave_wdata_regs[0][23]~23 (
// Equation(s):
// \slave_wdata_regs[0][23]~23_combout  = ( \master_1_wdata[23]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_wdata[23]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_1_wdata[23]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_2_wdata[23]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_wdata[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_wdata[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][23]~23 .extended_lut = "off";
defparam \slave_wdata_regs[0][23]~23 .lut_mask = 64'h02020202DFDFDFDF;
defparam \slave_wdata_regs[0][23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cyclonev_io_ibuf \master_2_wdata[24]~input (
	.i(master_2_wdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[24]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[24]~input .bus_hold = "false";
defparam \master_2_wdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X77_Y0_N52
cyclonev_io_ibuf \master_1_wdata[24]~input (
	.i(master_1_wdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[24]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[24]~input .bus_hold = "false";
defparam \master_1_wdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N39
cyclonev_lcell_comb \slave_wdata_regs[0][24]~24 (
// Equation(s):
// \slave_wdata_regs[0][24]~24_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[24]~input_o  & ( (\master_2_wdata[24]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[24]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[24]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_wdata[24]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_2_wdata[24]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][24]~24 .extended_lut = "off";
defparam \slave_wdata_regs[0][24]~24 .lut_mask = 64'h000000AAFFFF55FF;
defparam \slave_wdata_regs[0][24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \master_2_wdata[25]~input (
	.i(master_2_wdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[25]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[25]~input .bus_hold = "false";
defparam \master_2_wdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \master_1_wdata[25]~input (
	.i(master_1_wdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[25]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[25]~input .bus_hold = "false";
defparam \master_1_wdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N33
cyclonev_lcell_comb \slave_wdata_regs[0][25]~25 (
// Equation(s):
// \slave_wdata_regs[0][25]~25_combout  = ( \master_1_addr[31]~input_o  & ( \master_1_wdata[25]~input_o  & ( (\master_2_wdata[25]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_1_wdata[25]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_1_wdata[25]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_2_wdata[25]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_2_wdata[25]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_1_wdata[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][25]~25 .extended_lut = "off";
defparam \slave_wdata_regs[0][25]~25 .lut_mask = 64'h000000AAFFFF55FF;
defparam \slave_wdata_regs[0][25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N92
cyclonev_io_ibuf \master_2_wdata[26]~input (
	.i(master_2_wdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[26]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[26]~input .bus_hold = "false";
defparam \master_2_wdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y115_N58
cyclonev_io_ibuf \master_1_wdata[26]~input (
	.i(master_1_wdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[26]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[26]~input .bus_hold = "false";
defparam \master_1_wdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X47_Y114_N54
cyclonev_lcell_comb \slave_wdata_regs[0][26]~26 (
// Equation(s):
// \slave_wdata_regs[0][26]~26_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[26]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[26]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[26]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[26]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[26]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_2_wdata[26]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][26]~26 .extended_lut = "off";
defparam \slave_wdata_regs[0][26]~26 .lut_mask = 64'h00330000CCFFFFFF;
defparam \slave_wdata_regs[0][26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y70_N55
cyclonev_io_ibuf \master_2_wdata[27]~input (
	.i(master_2_wdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[27]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[27]~input .bus_hold = "false";
defparam \master_2_wdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y79_N4
cyclonev_io_ibuf \master_1_wdata[27]~input (
	.i(master_1_wdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[27]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[27]~input .bus_hold = "false";
defparam \master_1_wdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y69_N39
cyclonev_lcell_comb \slave_wdata_regs[0][27]~27 (
// Equation(s):
// \slave_wdata_regs[0][27]~27_combout  = ( \master_1_wdata[27]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o )) # (\master_2_wdata[27]~input_o ) ) ) # ( !\master_1_wdata[27]~input_o  & ( (\master_2_wdata[27]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o )) ) )

	.dataa(!\master_2_wdata[27]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_1_wdata[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][27]~27 .extended_lut = "off";
defparam \slave_wdata_regs[0][27]~27 .lut_mask = 64'h04040404F7F7F7F7;
defparam \slave_wdata_regs[0][27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \master_2_wdata[28]~input (
	.i(master_2_wdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[28]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[28]~input .bus_hold = "false";
defparam \master_2_wdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
cyclonev_io_ibuf \master_1_wdata[28]~input (
	.i(master_1_wdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[28]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[28]~input .bus_hold = "false";
defparam \master_1_wdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X34_Y1_N12
cyclonev_lcell_comb \slave_wdata_regs[0][28]~28 (
// Equation(s):
// \slave_wdata_regs[0][28]~28_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[28]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[28]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[28]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[28]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[28]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_wdata[28]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][28]~28 .extended_lut = "off";
defparam \slave_wdata_regs[0][28]~28 .lut_mask = 64'h05050000AFAFFFFF;
defparam \slave_wdata_regs[0][28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y94_N38
cyclonev_io_ibuf \master_2_wdata[29]~input (
	.i(master_2_wdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[29]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[29]~input .bus_hold = "false";
defparam \master_2_wdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y89_N44
cyclonev_io_ibuf \master_1_wdata[29]~input (
	.i(master_1_wdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[29]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[29]~input .bus_hold = "false";
defparam \master_1_wdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y93_N36
cyclonev_lcell_comb \slave_wdata_regs[0][29]~29 (
// Equation(s):
// \slave_wdata_regs[0][29]~29_combout  = ( \master_2_wdata[29]~input_o  & ( \master_1_wdata[29]~input_o  ) ) # ( !\master_2_wdata[29]~input_o  & ( \master_1_wdata[29]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_2_wdata[29]~input_o  & ( !\master_1_wdata[29]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_wdata[29]~input_o ),
	.dataf(!\master_1_wdata[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][29]~29 .extended_lut = "off";
defparam \slave_wdata_regs[0][29]~29 .lut_mask = 64'h00000C0CF3F3FFFF;
defparam \slave_wdata_regs[0][29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N95
cyclonev_io_ibuf \master_2_wdata[30]~input (
	.i(master_2_wdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[30]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[30]~input .bus_hold = "false";
defparam \master_2_wdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y51_N44
cyclonev_io_ibuf \master_1_wdata[30]~input (
	.i(master_1_wdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[30]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[30]~input .bus_hold = "false";
defparam \master_1_wdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y51_N18
cyclonev_lcell_comb \slave_wdata_regs[0][30]~30 (
// Equation(s):
// \slave_wdata_regs[0][30]~30_combout  = ( \master_1_wdata[30]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_2_wdata[30]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_1_wdata[30]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_2_wdata[30]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_2_wdata[30]~input_o ),
	.datae(gnd),
	.dataf(!\master_1_wdata[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][30]~30 .extended_lut = "off";
defparam \slave_wdata_regs[0][30]~30 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \slave_wdata_regs[0][30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X121_Y63_N4
cyclonev_io_ibuf \master_2_wdata[31]~input (
	.i(master_2_wdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_2_wdata[31]~input_o ));
// synopsys translate_off
defparam \master_2_wdata[31]~input .bus_hold = "false";
defparam \master_2_wdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X121_Y57_N4
cyclonev_io_ibuf \master_1_wdata[31]~input (
	.i(master_1_wdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\master_1_wdata[31]~input_o ));
// synopsys translate_off
defparam \master_1_wdata[31]~input .bus_hold = "false";
defparam \master_1_wdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X120_Y57_N57
cyclonev_lcell_comb \slave_wdata_regs[0][31]~31 (
// Equation(s):
// \slave_wdata_regs[0][31]~31_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[31]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[31]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_wdata[31]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_1_wdata[31]~input_o  & ( (\master_1_addr[31]~input_o  & \master_2_wdata[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_2_wdata[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[0][31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[0][31]~31 .extended_lut = "off";
defparam \slave_wdata_regs[0][31]~31 .lut_mask = 64'h00550000AAFFFFFF;
defparam \slave_wdata_regs[0][31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y46_N15
cyclonev_lcell_comb \slave_wdata_regs[1][0]~32 (
// Equation(s):
// \slave_wdata_regs[1][0]~32_combout  = ( \master_1_wdata[0]~input_o  & ( \master_2_wdata[0]~input_o  ) ) # ( !\master_1_wdata[0]~input_o  & ( \master_2_wdata[0]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_wdata[0]~input_o  & ( !\master_2_wdata[0]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_wdata[0]~input_o ),
	.dataf(!\master_2_wdata[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][0]~32 .extended_lut = "off";
defparam \slave_wdata_regs[1][0]~32 .lut_mask = 64'h00000C0CF3F3FFFF;
defparam \slave_wdata_regs[1][0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y114_N42
cyclonev_lcell_comb \slave_wdata_regs[1][1]~33 (
// Equation(s):
// \slave_wdata_regs[1][1]~33_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[1]~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_1_wdata[1]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[1]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[1]~input_o  & ( (\master_1_wdata[1]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_wdata[1]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][1]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][1]~33 .extended_lut = "off";
defparam \slave_wdata_regs[1][1]~33 .lut_mask = 64'h00005050FFFF5F5F;
defparam \slave_wdata_regs[1][1]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y114_N27
cyclonev_lcell_comb \slave_wdata_regs[1][2]~34 (
// Equation(s):
// \slave_wdata_regs[1][2]~34_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[2]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[2]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_1_wdata[2]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_2_wdata[2]~input_o  & ( (\master_1_addr[31]~input_o  & \master_1_wdata[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_1_wdata[2]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_wdata[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][2]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][2]~34 .extended_lut = "off";
defparam \slave_wdata_regs[1][2]~34 .lut_mask = 64'h000F0000F0FFFFFF;
defparam \slave_wdata_regs[1][2]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X89_Y1_N54
cyclonev_lcell_comb \slave_wdata_regs[1][3]~35 (
// Equation(s):
// \slave_wdata_regs[1][3]~35_combout  = ( \master_2_wdata[3]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\master_1_wdata[3]~input_o ) # (\master_2_addr[31]~input_o )) ) ) # ( !\master_2_wdata[3]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_wdata[3]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_wdata[3]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_wdata[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][3]~35 .extended_lut = "off";
defparam \slave_wdata_regs[1][3]~35 .lut_mask = 64'h00300030CFFFCFFF;
defparam \slave_wdata_regs[1][3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N54
cyclonev_lcell_comb \slave_wdata_regs[1][4]~36 (
// Equation(s):
// \slave_wdata_regs[1][4]~36_combout  = ( \master_1_wdata[4]~input_o  & ( \master_2_wdata[4]~input_o  ) ) # ( !\master_1_wdata[4]~input_o  & ( \master_2_wdata[4]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_wdata[4]~input_o  & ( !\master_2_wdata[4]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_wdata[4]~input_o ),
	.dataf(!\master_2_wdata[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][4]~36 .extended_lut = "off";
defparam \slave_wdata_regs[1][4]~36 .lut_mask = 64'h00000A0AF5F5FFFF;
defparam \slave_wdata_regs[1][4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y1_N27
cyclonev_lcell_comb \slave_wdata_regs[1][5]~37 (
// Equation(s):
// \slave_wdata_regs[1][5]~37_combout  = ( \master_1_wdata[5]~input_o  & ( \master_2_wdata[5]~input_o  ) ) # ( !\master_1_wdata[5]~input_o  & ( \master_2_wdata[5]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_wdata[5]~input_o  & ( !\master_2_wdata[5]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_wdata[5]~input_o ),
	.dataf(!\master_2_wdata[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][5]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][5]~37 .extended_lut = "off";
defparam \slave_wdata_regs[1][5]~37 .lut_mask = 64'h00000A0AF5F5FFFF;
defparam \slave_wdata_regs[1][5]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y55_N15
cyclonev_lcell_comb \slave_wdata_regs[1][6]~38 (
// Equation(s):
// \slave_wdata_regs[1][6]~38_combout  = (!\master_1_addr[31]~input_o  & (\master_2_wdata[6]~input_o )) # (\master_1_addr[31]~input_o  & ((!\master_2_addr[31]~input_o  & ((\master_1_wdata[6]~input_o ))) # (\master_2_addr[31]~input_o  & 
// (\master_2_wdata[6]~input_o ))))

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_wdata[6]~input_o ),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_wdata[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][6]~38 .extended_lut = "off";
defparam \slave_wdata_regs[1][6]~38 .lut_mask = 64'h2373237323732373;
defparam \slave_wdata_regs[1][6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y30_N6
cyclonev_lcell_comb \slave_wdata_regs[1][7]~39 (
// Equation(s):
// \slave_wdata_regs[1][7]~39_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[7]~input_o  & ( (\master_1_wdata[7]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[7]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[7]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_wdata[7]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_wdata[7]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][7]~39 .extended_lut = "off";
defparam \slave_wdata_regs[1][7]~39 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \slave_wdata_regs[1][7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y93_N12
cyclonev_lcell_comb \slave_wdata_regs[1][8]~40 (
// Equation(s):
// \slave_wdata_regs[1][8]~40_combout  = ( \master_2_wdata[8]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_wdata[8]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_wdata[8]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_1_wdata[8]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_1_wdata[8]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_wdata[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][8]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][8]~40 .extended_lut = "off";
defparam \slave_wdata_regs[1][8]~40 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \slave_wdata_regs[1][8]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X102_Y1_N27
cyclonev_lcell_comb \slave_wdata_regs[1][9]~41 (
// Equation(s):
// \slave_wdata_regs[1][9]~41_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[9]~input_o  & ( (\master_1_wdata[9]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[9]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[9]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_wdata[9]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_wdata[9]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][9]~41 .extended_lut = "off";
defparam \slave_wdata_regs[1][9]~41 .lut_mask = 64'h00000C0CFFFF3F3F;
defparam \slave_wdata_regs[1][9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X99_Y1_N30
cyclonev_lcell_comb \slave_wdata_regs[1][10]~42 (
// Equation(s):
// \slave_wdata_regs[1][10]~42_combout  = ( \master_1_wdata[10]~input_o  & ( \master_2_wdata[10]~input_o  ) ) # ( !\master_1_wdata[10]~input_o  & ( \master_2_wdata[10]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_wdata[10]~input_o  & ( !\master_2_wdata[10]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_1_wdata[10]~input_o ),
	.dataf(!\master_2_wdata[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][10]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][10]~42 .extended_lut = "off";
defparam \slave_wdata_regs[1][10]~42 .lut_mask = 64'h000000F0FF0FFFFF;
defparam \slave_wdata_regs[1][10]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N6
cyclonev_lcell_comb \slave_wdata_regs[1][11]~43 (
// Equation(s):
// \slave_wdata_regs[1][11]~43_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[11]~input_o  & ( (\master_1_wdata[11]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[11]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[11]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_wdata[11]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_wdata[11]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][11]~43 .extended_lut = "off";
defparam \slave_wdata_regs[1][11]~43 .lut_mask = 64'h000000F0FFFF0FFF;
defparam \slave_wdata_regs[1][11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y28_N21
cyclonev_lcell_comb \slave_wdata_regs[1][12]~44 (
// Equation(s):
// \slave_wdata_regs[1][12]~44_combout  = ( \master_2_wdata[12]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\master_1_wdata[12]~input_o ) # (\master_2_addr[31]~input_o )) ) ) # ( !\master_2_wdata[12]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_wdata[12]~input_o )) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_wdata[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_wdata[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][12]~44 .extended_lut = "off";
defparam \slave_wdata_regs[1][12]~44 .lut_mask = 64'h04040404BFBFBFBF;
defparam \slave_wdata_regs[1][12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y74_N30
cyclonev_lcell_comb \slave_wdata_regs[1][13]~45 (
// Equation(s):
// \slave_wdata_regs[1][13]~45_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[13]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[13]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_1_wdata[13]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_2_wdata[13]~input_o  & ( (\master_1_addr[31]~input_o  & \master_1_wdata[13]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_wdata[13]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_wdata[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][13]~45 .extended_lut = "off";
defparam \slave_wdata_regs[1][13]~45 .lut_mask = 64'h03030000CFCFFFFF;
defparam \slave_wdata_regs[1][13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X38_Y1_N15
cyclonev_lcell_comb \slave_wdata_regs[1][14]~46 (
// Equation(s):
// \slave_wdata_regs[1][14]~46_combout  = ( \master_1_wdata[14]~input_o  & ( \master_2_wdata[14]~input_o  ) ) # ( !\master_1_wdata[14]~input_o  & ( \master_2_wdata[14]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_wdata[14]~input_o  & ( !\master_2_wdata[14]~input_o  & ( (\master_1_addr[31]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_1_wdata[14]~input_o ),
	.dataf(!\master_2_wdata[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][14]~46 .extended_lut = "off";
defparam \slave_wdata_regs[1][14]~46 .lut_mask = 64'h00004444BBBBFFFF;
defparam \slave_wdata_regs[1][14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y91_N48
cyclonev_lcell_comb \slave_wdata_regs[1][15]~47 (
// Equation(s):
// \slave_wdata_regs[1][15]~47_combout  = ( \master_2_wdata[15]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_wdata[15]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_wdata[15]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_1_wdata[15]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_1_wdata[15]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_wdata[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][15]~47 .extended_lut = "off";
defparam \slave_wdata_regs[1][15]~47 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \slave_wdata_regs[1][15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y72_N9
cyclonev_lcell_comb \slave_wdata_regs[1][16]~48 (
// Equation(s):
// \slave_wdata_regs[1][16]~48_combout  = ( \master_2_wdata[16]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_wdata[16]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_wdata[16]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_1_wdata[16]~input_o )) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(!\master_1_wdata[16]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_wdata[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][16]~48 .extended_lut = "off";
defparam \slave_wdata_regs[1][16]~48 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \slave_wdata_regs[1][16]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X101_Y1_N42
cyclonev_lcell_comb \slave_wdata_regs[1][17]~49 (
// Equation(s):
// \slave_wdata_regs[1][17]~49_combout  = ( \master_2_wdata[17]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_wdata[17]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_wdata[17]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_1_wdata[17]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_wdata[17]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_wdata[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][17]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][17]~49 .extended_lut = "off";
defparam \slave_wdata_regs[1][17]~49 .lut_mask = 64'h02020202DFDFDFDF;
defparam \slave_wdata_regs[1][17]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y114_N57
cyclonev_lcell_comb \slave_wdata_regs[1][18]~50 (
// Equation(s):
// \slave_wdata_regs[1][18]~50_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[18]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[18]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_1_wdata[18]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_2_wdata[18]~input_o  & ( (\master_1_wdata[18]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_wdata[18]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_wdata[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][18]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][18]~50 .extended_lut = "off";
defparam \slave_wdata_regs[1][18]~50 .lut_mask = 64'h00550000FF55FFFF;
defparam \slave_wdata_regs[1][18]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y114_N15
cyclonev_lcell_comb \slave_wdata_regs[1][19]~51 (
// Equation(s):
// \slave_wdata_regs[1][19]~51_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_wdata[19]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_addr[31]~input_o  & ( \master_2_wdata[19]~input_o  ) ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[19]~input_o  ) ) ) # ( !\master_1_addr[31]~input_o  & ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[19]~input_o  ) ) )

	.dataa(!\master_2_wdata[19]~input_o ),
	.datab(gnd),
	.datac(!\master_1_wdata[19]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][19]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][19]~51 .extended_lut = "off";
defparam \slave_wdata_regs[1][19]~51 .lut_mask = 64'h55550F0F55555555;
defparam \slave_wdata_regs[1][19]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X95_Y1_N3
cyclonev_lcell_comb \slave_wdata_regs[1][20]~52 (
// Equation(s):
// \slave_wdata_regs[1][20]~52_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[20]~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_1_wdata[20]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[20]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[20]~input_o  & ( (\master_1_wdata[20]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_wdata[20]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][20]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][20]~52 .extended_lut = "off";
defparam \slave_wdata_regs[1][20]~52 .lut_mask = 64'h00005050FFFF5F5F;
defparam \slave_wdata_regs[1][20]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y111_N15
cyclonev_lcell_comb \slave_wdata_regs[1][21]~53 (
// Equation(s):
// \slave_wdata_regs[1][21]~53_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[21]~input_o  & ( (\master_2_addr[31]~input_o ) # (\master_1_wdata[21]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[21]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[21]~input_o  & ( (\master_1_wdata[21]~input_o  & !\master_2_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_wdata[21]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][21]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][21]~53 .extended_lut = "off";
defparam \slave_wdata_regs[1][21]~53 .lut_mask = 64'h00005050FFFF5F5F;
defparam \slave_wdata_regs[1][21]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y57_N27
cyclonev_lcell_comb \slave_wdata_regs[1][22]~54 (
// Equation(s):
// \slave_wdata_regs[1][22]~54_combout  = ( \master_2_addr[31]~input_o  & ( \master_1_wdata[22]~input_o  & ( \master_2_wdata[22]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( \master_1_wdata[22]~input_o  & ( (\master_2_wdata[22]~input_o ) # 
// (\master_1_addr[31]~input_o ) ) ) ) # ( \master_2_addr[31]~input_o  & ( !\master_1_wdata[22]~input_o  & ( \master_2_wdata[22]~input_o  ) ) ) # ( !\master_2_addr[31]~input_o  & ( !\master_1_wdata[22]~input_o  & ( (!\master_1_addr[31]~input_o  & 
// \master_2_wdata[22]~input_o ) ) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_wdata[22]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_1_wdata[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][22]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][22]~54 .extended_lut = "off";
defparam \slave_wdata_regs[1][22]~54 .lut_mask = 64'h2222333377773333;
defparam \slave_wdata_regs[1][22]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y114_N12
cyclonev_lcell_comb \slave_wdata_regs[1][23]~55 (
// Equation(s):
// \slave_wdata_regs[1][23]~55_combout  = ( \master_2_wdata[23]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_wdata[23]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_wdata[23]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_1_wdata[23]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_wdata[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_wdata[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][23]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][23]~55 .extended_lut = "off";
defparam \slave_wdata_regs[1][23]~55 .lut_mask = 64'h02020202DFDFDFDF;
defparam \slave_wdata_regs[1][23]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y1_N18
cyclonev_lcell_comb \slave_wdata_regs[1][24]~56 (
// Equation(s):
// \slave_wdata_regs[1][24]~56_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[24]~input_o  & ( (\master_1_wdata[24]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[24]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[24]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_wdata[24]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_wdata[24]~input_o ),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][24]~56 .extended_lut = "off";
defparam \slave_wdata_regs[1][24]~56 .lut_mask = 64'h000000F0FFFF0FFF;
defparam \slave_wdata_regs[1][24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y1_N36
cyclonev_lcell_comb \slave_wdata_regs[1][25]~57 (
// Equation(s):
// \slave_wdata_regs[1][25]~57_combout  = ( \master_1_addr[31]~input_o  & ( \master_2_wdata[25]~input_o  & ( (\master_1_wdata[25]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( !\master_1_addr[31]~input_o  & ( \master_2_wdata[25]~input_o  ) ) # ( 
// \master_1_addr[31]~input_o  & ( !\master_2_wdata[25]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_wdata[25]~input_o ) ) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_wdata[25]~input_o ),
	.datad(gnd),
	.datae(!\master_1_addr[31]~input_o ),
	.dataf(!\master_2_wdata[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][25]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][25]~57 .extended_lut = "off";
defparam \slave_wdata_regs[1][25]~57 .lut_mask = 64'h00000A0AFFFF5F5F;
defparam \slave_wdata_regs[1][25]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y114_N15
cyclonev_lcell_comb \slave_wdata_regs[1][26]~58 (
// Equation(s):
// \slave_wdata_regs[1][26]~58_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[26]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[26]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_1_wdata[26]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_2_wdata[26]~input_o  & ( (\master_1_addr[31]~input_o  & \master_1_wdata[26]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_wdata[26]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_wdata[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][26]~58 .extended_lut = "off";
defparam \slave_wdata_regs[1][26]~58 .lut_mask = 64'h03030000CFCFFFFF;
defparam \slave_wdata_regs[1][26]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y85_N12
cyclonev_lcell_comb \slave_wdata_regs[1][27]~59 (
// Equation(s):
// \slave_wdata_regs[1][27]~59_combout  = ( \master_1_wdata[27]~input_o  & ( \master_2_wdata[27]~input_o  ) ) # ( !\master_1_wdata[27]~input_o  & ( \master_2_wdata[27]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_2_addr[31]~input_o ) ) ) ) # ( 
// \master_1_wdata[27]~input_o  & ( !\master_2_wdata[27]~input_o  & ( (!\master_2_addr[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\master_2_addr[31]~input_o ),
	.datac(gnd),
	.datad(!\master_1_addr[31]~input_o ),
	.datae(!\master_1_wdata[27]~input_o ),
	.dataf(!\master_2_wdata[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][27]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][27]~59 .extended_lut = "off";
defparam \slave_wdata_regs[1][27]~59 .lut_mask = 64'h000000CCFF33FFFF;
defparam \slave_wdata_regs[1][27]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N9
cyclonev_lcell_comb \slave_wdata_regs[1][28]~60 (
// Equation(s):
// \slave_wdata_regs[1][28]~60_combout  = ( \master_2_wdata[28]~input_o  & ( ((!\master_1_addr[31]~input_o ) # (\master_1_wdata[28]~input_o )) # (\master_2_addr[31]~input_o ) ) ) # ( !\master_2_wdata[28]~input_o  & ( (!\master_2_addr[31]~input_o  & 
// (\master_1_addr[31]~input_o  & \master_1_wdata[28]~input_o )) ) )

	.dataa(!\master_2_addr[31]~input_o ),
	.datab(!\master_1_addr[31]~input_o ),
	.datac(!\master_1_wdata[28]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_wdata[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][28]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][28]~60 .extended_lut = "off";
defparam \slave_wdata_regs[1][28]~60 .lut_mask = 64'h02020202DFDFDFDF;
defparam \slave_wdata_regs[1][28]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y93_N9
cyclonev_lcell_comb \slave_wdata_regs[1][29]~61 (
// Equation(s):
// \slave_wdata_regs[1][29]~61_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[29]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( (!\master_1_addr[31]~input_o  & (\master_2_wdata[29]~input_o )) # (\master_1_addr[31]~input_o  & 
// ((\master_1_wdata[29]~input_o ))) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(!\master_2_wdata[29]~input_o ),
	.datac(!\master_1_wdata[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\master_2_addr[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][29]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][29]~61 .extended_lut = "off";
defparam \slave_wdata_regs[1][29]~61 .lut_mask = 64'h2727272733333333;
defparam \slave_wdata_regs[1][29]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y51_N57
cyclonev_lcell_comb \slave_wdata_regs[1][30]~62 (
// Equation(s):
// \slave_wdata_regs[1][30]~62_combout  = ( \master_2_wdata[30]~input_o  & ( (!\master_1_addr[31]~input_o ) # ((\master_1_wdata[30]~input_o ) # (\master_2_addr[31]~input_o )) ) ) # ( !\master_2_wdata[30]~input_o  & ( (\master_1_addr[31]~input_o  & 
// (!\master_2_addr[31]~input_o  & \master_1_wdata[30]~input_o )) ) )

	.dataa(!\master_1_addr[31]~input_o ),
	.datab(gnd),
	.datac(!\master_2_addr[31]~input_o ),
	.datad(!\master_1_wdata[30]~input_o ),
	.datae(gnd),
	.dataf(!\master_2_wdata[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][30]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][30]~62 .extended_lut = "off";
defparam \slave_wdata_regs[1][30]~62 .lut_mask = 64'h00500050AFFFAFFF;
defparam \slave_wdata_regs[1][30]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X120_Y57_N42
cyclonev_lcell_comb \slave_wdata_regs[1][31]~63 (
// Equation(s):
// \slave_wdata_regs[1][31]~63_combout  = ( \master_2_addr[31]~input_o  & ( \master_2_wdata[31]~input_o  ) ) # ( !\master_2_addr[31]~input_o  & ( \master_2_wdata[31]~input_o  & ( (!\master_1_addr[31]~input_o ) # (\master_1_wdata[31]~input_o ) ) ) ) # ( 
// !\master_2_addr[31]~input_o  & ( !\master_2_wdata[31]~input_o  & ( (\master_1_wdata[31]~input_o  & \master_1_addr[31]~input_o ) ) ) )

	.dataa(!\master_1_wdata[31]~input_o ),
	.datab(gnd),
	.datac(!\master_1_addr[31]~input_o ),
	.datad(gnd),
	.datae(!\master_2_addr[31]~input_o ),
	.dataf(!\master_2_wdata[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\slave_wdata_regs[1][31]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \slave_wdata_regs[1][31]~63 .extended_lut = "off";
defparam \slave_wdata_regs[1][31]~63 .lut_mask = 64'h05050000F5F5FFFF;
defparam \slave_wdata_regs[1][31]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X85_Y38_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
