0.7
2020.2
Jun 10 2021
20:04:57
D:/intelight/intelight/intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v,1646289845,verilog,,D:/intelight/intelight/intelight.srcs/sim_1/new/action_ram_tb.v,,action_ram_wrapper,,,,,,,,
D:/intelight/intelight/intelight.sim/sim_1/synth/timing/xsim/action_ram_tb_time_synth.v,1646296374,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v,,QA;glbl;max2to1_32bit;max2to1_32bit_3;max2to1_32bit_4;max4to1_32bit;reg_32bit_0;reg_32bit_1;reg_32bit_2,,,,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/action_ram_tb.v,1646294794,verilog,,,,action_ram_tb,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v,1646149715,verilog,,D:/intelight/intelight/intelight.gen/sources_1/bd/action_ram/hdl/action_ram_wrapper.v,,debit_decoder;decoder;enabler_2bit,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v,1646295824,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v,,reg_2bit;reg_32bit,,,,,,,,
