
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 312.266 ; gain = 69.422
Command: synth_design -top design_1_wrapper -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6060 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 426.383 ; gain = 107.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_SPI_counter_0_1' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_SPI_counter_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_SPI_counter_0_1' (2#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_SPI_counter_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_emc_0_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_emc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_emc_0_0' (3#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_emc_0_0_stub.v:6]
WARNING: [Synth 8-689] width (19) of port connection 'mem_a' does not match port width (32) of module 'design_1_axi_emc_0_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:396]
WARNING: [Synth 8-350] instance 'axi_emc_0' of module 'design_1_axi_emc_0_0' requires 51 connections, but only 42 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:395]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (4#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (5#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' requires 33 connections, but only 27 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:462]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (6#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'design_1_axi_smc_0' requires 83 connections, but only 81 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:490]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_1' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_1' (7#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_uartlite_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_1' requires 22 connections, but only 21 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:572]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (8#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_debug2gpio_0_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_debug2gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_debug2gpio_0_0' (9#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_debug2gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (10#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (11#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (12#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 126 connections, but only 107 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:639]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:902]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1628]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (13#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1628]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1760]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (14#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1760]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1892]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (15#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1892]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2024]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (16#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2024]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (17#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2390]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (18#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:1587]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (19#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:902]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2156]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (20#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (21#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2302]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (22#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (23#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2348]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (24#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2373]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (25#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:2156]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_100M_0' (26#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'design_1_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:869]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_20M_0' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_rst_clk_wiz_0_20M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_0_20M_0' (27#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_rst_clk_wiz_0_20M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_20M' of module 'design_1_rst_clk_wiz_0_20M_0' requires 10 connections, but only 6 given [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:879]
INFO: [Synth 8-638] synthesizing module 'design_1_spi_divider_0_1' [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_spi_divider_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_spi_divider_0_1' (28#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/realtime/design_1_spi_divider_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (29#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (30#1) [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 472.727 ; gain = 153.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 472.727 ; gain = 153.531
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp20/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp20/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp21/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp21/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp22/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp22/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp23/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp23/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp24/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp24/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp25/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp25/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp26/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp26/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp27/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp27/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp28/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp28/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp29/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp29/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp30/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp30/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp31/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp31/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp32/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp32/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp33/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp33/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp34/design_1_SPI_counter_0_1_in_context.xdc] for cell 'design_1_i/SPI_counter_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp34/design_1_SPI_counter_0_1_in_context.xdc] for cell 'design_1_i/SPI_counter_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp35/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp35/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp36/design_1_rst_clk_wiz_0_20M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_20M'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp36/design_1_rst_clk_wiz_0_20M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_20M'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp37/design_1_spi_divider_0_1_in_context.xdc] for cell 'design_1_i/spi_divider_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp37/design_1_spi_divider_0_1_in_context.xdc] for cell 'design_1_i/spi_divider_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp38/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/gpio_debugger'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp38/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/gpio_debugger'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp39/design_1_debug2gpio_0_0_in_context.xdc] for cell 'design_1_i/debug2gpio_0'
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp39/design_1_debug2gpio_0_0_in_context.xdc] for cell 'design_1_i/debug2gpio_0'
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 775.953 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 775.953 ; gain = 456.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 775.953 ; gain = 456.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp21/design_1_clk_wiz_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/.Xil/Vivado-6344-YGGDRASIL/dcp21/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SPI_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debug2gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/gpio_debugger. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_20M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/spi_divider_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 775.953 ; gain = 456.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 775.953 ; gain = 456.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 775.953 ; gain = 456.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 790.328 ; gain = 471.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 790.609 ; gain = 471.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_xbar_0               |         1|
|2     |design_1_SPI_counter_0_1      |         1|
|3     |design_1_axi_emc_0_0          |         1|
|4     |design_1_axi_gpio_0_1         |         1|
|5     |design_1_axi_quad_spi_0_0     |         1|
|6     |design_1_axi_smc_0            |         1|
|7     |design_1_axi_uartlite_0_1     |         1|
|8     |design_1_clk_wiz_0_1          |         1|
|9     |design_1_debug2gpio_0_0       |         1|
|10    |design_1_axi_gpio_1_0         |         1|
|11    |design_1_mdm_1_0              |         1|
|12    |design_1_microblaze_0_0       |         1|
|13    |design_1_rst_clk_wiz_0_100M_0 |         1|
|14    |design_1_rst_clk_wiz_0_20M_0  |         1|
|15    |design_1_spi_divider_0_1      |         1|
|16    |design_1_dlmb_bram_if_cntlr_0 |         1|
|17    |design_1_dlmb_v10_0           |         1|
|18    |design_1_ilmb_bram_if_cntlr_0 |         1|
|19    |design_1_ilmb_v10_0           |         1|
|20    |design_1_lmb_bram_0           |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_SPI_counter_0_1      |     1|
|2     |design_1_axi_emc_0_0          |     1|
|3     |design_1_axi_gpio_0_1         |     1|
|4     |design_1_axi_gpio_1_0         |     1|
|5     |design_1_axi_quad_spi_0_0     |     1|
|6     |design_1_axi_smc_0            |     1|
|7     |design_1_axi_uartlite_0_1     |     1|
|8     |design_1_clk_wiz_0_1          |     1|
|9     |design_1_debug2gpio_0_0       |     1|
|10    |design_1_dlmb_bram_if_cntlr_0 |     1|
|11    |design_1_dlmb_v10_0           |     1|
|12    |design_1_ilmb_bram_if_cntlr_0 |     1|
|13    |design_1_ilmb_v10_0           |     1|
|14    |design_1_lmb_bram_0           |     1|
|15    |design_1_mdm_1_0              |     1|
|16    |design_1_microblaze_0_0       |     1|
|17    |design_1_rst_clk_wiz_0_100M_0 |     1|
|18    |design_1_rst_clk_wiz_0_20M_0  |     1|
|19    |design_1_spi_divider_0_1      |     1|
|20    |design_1_xbar_0               |     1|
|21    |IBUF                          |     6|
|22    |IOBUF                         |    11|
|23    |OBUF                          |    44|
+------+------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2189|
|2     |  design_1_i                  |design_1                              |  2128|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   485|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 801.934 ; gain = 179.512
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 801.934 ; gain = 482.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 812.125 ; gain = 499.859
INFO: [Common 17-1381] The checkpoint 'D:/Nora/Intan_project/uart_to_spim/uart_to_spim.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 812.492 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 23:01:42 2018...
