;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 8, <-124
	SUB #72, @200
	MOV @82, @240
	SUB 12, @10
	MOV 12, @10
	SPL @300, 90
	ADD 30, 9
	CMP @121, 106
	SPL 0, <402
	ADD 8, <-124
	MOV -1, <-20
	JMZ -7, @-20
	ADD #270, <1
	JMZ -7, @-20
	MOV -7, <-20
	SUB #72, @200
	SUB @127, 106
	SUB @127, 106
	MOV -1, <-20
	SUB #72, @200
	ADD 30, 9
	ADD 30, 9
	SUB @127, 106
	SUB #72, @200
	JMZ @21, 141
	DAT <72, <200
	CMP @-128, 602
	ADD 30, 9
	DAT <72, <200
	MOV 12, @10
	ADD 8, <-124
	SUB 12, @10
	SLT 721, 0
	ADD 210, 60
	JMZ <-128, 107
	MOV -4, <-20
	SPL 0, <402
	SUB 12, @10
	SPL -0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 310
