{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511355802695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511355802697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:03:22 2017 " "Processing started: Wed Nov 22 14:03:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511355802697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511355802697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511355802698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511355803042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ampel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ampel-arch " "Found design unit 1: ampel-arch" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511355803745 ""} { "Info" "ISGN_ENTITY_NAME" "1 ampel " "Found entity 1: ampel" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511355803745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511355803745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ampel " "Elaborating entity \"ampel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511355803841 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fa_colour ampel.vhd(46) " "VHDL Signal Declaration warning at ampel.vhd(46): used implicit default value for signal \"fa_colour\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511355803845 "|ampel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "va_colour ampel.vhd(46) " "VHDL Signal Declaration warning at ampel.vhd(46): used implicit default value for signal \"va_colour\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1511355803845 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(101) " "VHDL Process Statement warning at ampel.vhd(101): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803846 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(103) " "VHDL Process Statement warning at ampel.vhd(103): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803847 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(105) " "VHDL Process Statement warning at ampel.vhd(105): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803847 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(115) " "VHDL Process Statement warning at ampel.vhd(115): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803847 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(117) " "VHDL Process Statement warning at ampel.vhd(117): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803847 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(121) " "VHDL Process Statement warning at ampel.vhd(121): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803847 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(123) " "VHDL Process Statement warning at ampel.vhd(123): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803847 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(127) " "VHDL Process Statement warning at ampel.vhd(127): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803848 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(129) " "VHDL Process Statement warning at ampel.vhd(129): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803848 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(131) " "VHDL Process Statement warning at ampel.vhd(131): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803848 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(133) " "VHDL Process Statement warning at ampel.vhd(133): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803848 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(137) " "VHDL Process Statement warning at ampel.vhd(137): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803848 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(139) " "VHDL Process Statement warning at ampel.vhd(139): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803848 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(143) " "VHDL Process Statement warning at ampel.vhd(143): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_s ampel.vhd(145) " "VHDL Process Statement warning at ampel.vhd(145): signal \"time_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fa_colour ampel.vhd(151) " "VHDL Process Statement warning at ampel.vhd(151): signal \"fa_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "va_colour ampel.vhd(160) " "VHDL Process Statement warning at ampel.vhd(160): signal \"va_colour\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledg7 ampel.vhd(193) " "VHDL Process Statement warning at ampel.vhd(193): signal \"ledg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledg30 ampel.vhd(194) " "VHDL Process Statement warning at ampel.vhd(194): signal \"ledg30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledr93 ampel.vhd(195) " "VHDL Process Statement warning at ampel.vhd(195): signal \"ledr93\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803849 "|ampel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledr0 ampel.vhd(196) " "VHDL Process Statement warning at ampel.vhd(196): signal \"ledr0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1511355803850 "|ampel"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_main_state ampel.vhd(90) " "VHDL Process Statement warning at ampel.vhd(90): inferring latch(es) for signal or variable \"next_main_state\", which holds its previous value in one or more paths through the process" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1511355803850 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.reset ampel.vhd(90) " "Inferred latch for \"next_main_state.reset\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803853 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_ro_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_ro_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803853 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_r_g ampel.vhd(90) " "Inferred latch for \"next_main_state.r_r_g\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803853 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_r_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_r_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803853 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_o_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_o_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803854 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.r_g_r ampel.vhd(90) " "Inferred latch for \"next_main_state.r_g_r\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803854 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.idle ampel.vhd(90) " "Inferred latch for \"next_main_state.idle\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803854 "|ampel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_main_state.wait_for_idle ampel.vhd(90) " "Inferred latch for \"next_main_state.wait_for_idle\" at ampel.vhd(90)" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511355803854 "|ampel"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledg7_out GND " "Pin \"ledg7_out\" is stuck at GND" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledg7_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg30_out\[0\] GND " "Pin \"ledg30_out\[0\]\" is stuck at GND" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledg30_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg30_out\[1\] GND " "Pin \"ledg30_out\[1\]\" is stuck at GND" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledg30_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg30_out\[2\] GND " "Pin \"ledg30_out\[2\]\" is stuck at GND" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledg30_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg30_out\[3\] GND " "Pin \"ledg30_out\[3\]\" is stuck at GND" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledg30_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[3\] GND " "Pin \"ledr93_out\[3\]\" is stuck at GND" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[4\] VCC " "Pin \"ledr93_out\[4\]\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[5\] VCC " "Pin \"ledr93_out\[5\]\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[6\] VCC " "Pin \"ledr93_out\[6\]\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[7\] VCC " "Pin \"ledr93_out\[7\]\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[8\] VCC " "Pin \"ledr93_out\[8\]\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr93_out\[9\] VCC " "Pin \"ledr93_out\[9\]\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr93_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr0_out VCC " "Pin \"ledr0_out\" is stuck at VCC" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511355804385 "|ampel|ledr0_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511355804385 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1511355804395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511355804567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511355804567 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511355804650 "|ampel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511355804650 "|ampel|reset_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "taste " "No output dependent on input pin \"taste\"" {  } { { "ampel.vhd" "" { Text "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/ampel.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511355804650 "|ampel|taste"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1511355804650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511355804650 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511355804650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511355804650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511355804664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:03:24 2017 " "Processing ended: Wed Nov 22 14:03:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511355804664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511355804664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511355804664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511355804664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511355807495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511355807497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:03:27 2017 " "Processing started: Wed Nov 22 14:03:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511355807497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1511355807497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ampel -c ampel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1511355807498 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1511355807536 ""}
{ "Info" "0" "" "Project  = ampel" {  } {  } 0 0 "Project  = ampel" 0 0 "Fitter" 0 0 1511355807538 ""}
{ "Info" "0" "" "Revision = ampel" {  } {  } 0 0 "Revision = ampel" 0 0 "Fitter" 0 0 1511355807539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1511355807665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ampel EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"ampel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511355807671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511355807714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511355807714 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511355808081 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511355808100 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511355808604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511355808604 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1511355808604 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511355808604 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/exahexa/.altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/exahexa/.altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/exahexa/.altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/exahexa/.altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511355808616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/exahexa/.altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/exahexa/.altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/exahexa/.altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/exahexa/.altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511355808616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/exahexa/.altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/exahexa/.altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/exahexa/.altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/exahexa/.altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1511355808616 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511355808616 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ampel.sdc " "Synopsys Design Constraints File file not found: 'ampel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1511355808833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1511355808834 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1511355808836 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1511355808837 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1511355808839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511355808843 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511355808843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511355808844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511355808845 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511355808846 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511355808846 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511355808846 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511355808847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511355808847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1511355808847 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511355808847 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511355808860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511355810105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511355810193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511355810207 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511355810284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511355810284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511355810357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1511355811075 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511355811075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511355811151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1511355811153 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1511355811153 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511355811153 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1511355811163 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511355811169 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg7_out 0 " "Pin \"ledg7_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg30_out\[0\] 0 " "Pin \"ledg30_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg30_out\[1\] 0 " "Pin \"ledg30_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg30_out\[2\] 0 " "Pin \"ledg30_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg30_out\[3\] 0 " "Pin \"ledg30_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[3\] 0 " "Pin \"ledr93_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[4\] 0 " "Pin \"ledr93_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[5\] 0 " "Pin \"ledr93_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[6\] 0 " "Pin \"ledr93_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[7\] 0 " "Pin \"ledr93_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[8\] 0 " "Pin \"ledr93_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr93_out\[9\] 0 " "Pin \"ledr93_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr0_out 0 " "Pin \"ledr0_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1511355811171 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1511355811171 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511355811291 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511355811300 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511355811402 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511355811793 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1511355811822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/output_files/ampel.fit.smsg " "Generated suppressed messages file /home/exahexa/FH/TI/TI_Praktikum/versuch_3/ampel/ampel_restored/output_files/ampel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511355811911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511355812020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:03:32 2017 " "Processing ended: Wed Nov 22 14:03:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511355812020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511355812020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511355812020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511355812020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1511355814847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511355814849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:03:34 2017 " "Processing started: Wed Nov 22 14:03:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511355814849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1511355814849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ampel -c ampel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1511355814850 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1511355816166 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1511355816218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511355816668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:03:36 2017 " "Processing ended: Wed Nov 22 14:03:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511355816668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511355816668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511355816668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1511355816668 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1511355817335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1511355819548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511355819550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 14:03:39 2017 " "Processing started: Wed Nov 22 14:03:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511355819550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511355819550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ampel -c ampel " "Command: quartus_sta ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511355819551 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511355819595 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1511355819796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511355819842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511355819842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ampel.sdc " "Synopsys Design Constraints File file not found: 'ampel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1511355819946 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511355819946 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1511355819947 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1511355819947 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511355819949 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1511355819955 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1511355819956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819961 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819964 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1511355819968 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1511355819970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1511355819978 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1511355819978 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1511355819979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511355819984 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1511355819987 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511355819998 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511355819998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511355820021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 14:03:40 2017 " "Processing ended: Wed Nov 22 14:03:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511355820021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511355820021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511355820021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511355820021 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511355820192 ""}
