<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CSR: Small: Accelerated ParalleX (APX) for Enhanced Scaling AMR based Science</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>09/01/2011</AwardEffectiveDate>
<AwardExpirationDate>08/31/2015</AwardExpirationDate>
<AwardTotalIntnAmount>424911.00</AwardTotalIntnAmount>
<AwardAmount>424911</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Anita La Salle</SignBlockName>
<PO_EMAI/>
<PO_PHON/>
</ProgramOfficer>
<AbstractNarration>Intellectual Merit:&lt;br/&gt;This project addresses scalability of applications on Exascale parallel computer architectures.  &lt;br/&gt;&lt;br/&gt;Among the strategic challenges to scalability is identifying and exploiting new forms of parallelism as well as reducing overhead for effective fine grained parallelism execution. The project, "Accelerated ParalleX (APX) for Enhanced Scaling" project investigates combining a new model of computation with FPGA hardware support, in otherwise conventional multicore platforms, to realize significant gains in scalability. This approach is particularly applicable to the important class of adaptive mesh refinement based applications for colliding neutron stars and gamma ray bursts. &lt;br/&gt;&lt;br/&gt;Prior NSF funding supported the development of an experimental ParalleX prototype. That model is  employed in this new research project. This framework extracts inherent parallelism implicit in structure meta-data, eliminates most global barriers, and releases adaptive control to overlap multiple phases of computation and intermediate communication for latency hiding and circumvention of contention hot spots. &lt;br/&gt;&lt;br/&gt;The research investigates the use of FPGA based hardware technology for accelerating system software to significantly reduce critical time path overhead in execution and directly enhance scalability. The experimental designs include synchronization atomics, thread scheduling and queues, and active message driven operations. In addition, for this class of science problems, higher precision floating-point arithmetic is becoming more important for such science questions as resolving the smallest possible black holes. FPGA technology will therefore accelerate multi-precision floating point arithmetic. &lt;br/&gt;&lt;br/&gt;This research, if successful, will advance the specific science domain of numerical relativity and, more broadly, those science and engineering disciplines relying on both AMR and strong scaling. It will advance near-term computer system science through an innovative application of available FPGA technology to general computational science and long-term future scalable system design. The performance model derived for this purpose may prove valuable for extended preliminary exploratory investigation for establishing bounds and sensitivities in a complex multi-faceted trade-off space. &lt;br/&gt;&lt;br/&gt;Broader Impact: &lt;br/&gt;The APX research results and resources will be applied to the distance-learning course distributed live to other national and international campuses to expand its content and extend its advanced topics section, in the short term, while motivating a new graduate level seminar course next year around its topic areas. Summer internships for under-represented undergraduate and high school students will be created at LSU and the Beowulf Bootcamp will be expanded for more high school students.</AbstractNarration>
<MinAmdLetterDate>08/19/2011</MinAmdLetterDate>
<MaxAmdLetterDate>07/28/2014</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1117470</AwardID>
<Investigator>
<FirstName>Thomas</FirstName>
<LastName>Sterling</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Thomas Sterling</PI_FULL_NAME>
<EmailAddress>tron@indiana.edu</EmailAddress>
<PI_PHON>8128564597</PI_PHON>
<NSF_ID>000119080</NSF_ID>
<StartDate>08/19/2011</StartDate>
<EndDate>07/28/2014</EndDate>
<RoleCode>Former Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Hartmut</FirstName>
<LastName>Kaiser</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Hartmut Kaiser</PI_FULL_NAME>
<EmailAddress>hkaiser@cct.lsu.edu</EmailAddress>
<PI_PHON>2255780916</PI_PHON>
<NSF_ID>000494113</NSF_ID>
<StartDate>08/19/2011</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Louisiana State University</Name>
<CityName>Baton Rouge</CityName>
<ZipCode>708032701</ZipCode>
<PhoneNumber>2255782760</PhoneNumber>
<StreetAddress>202 Himes Hall</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>Louisiana</StateName>
<StateCode>LA</StateCode>
<CONGRESSDISTRICT>06</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>LA06</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>075050765</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>LOUISIANA STATE UNIVERSITY</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>940050792</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[Louisiana State University]]></Name>
<CityName>Baton Rouge</CityName>
<StateCode>LA</StateCode>
<ZipCode>708032701</ZipCode>
<StreetAddress><![CDATA[202 Himes Hall]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Louisiana</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>06</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>LA06</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>7354</Code>
<Text>CSR-Computer Systems Research</Text>
</ProgramElement>
<ProgramElement>
<Code>9150</Code>
<Text>EPSCoR Co-Funding</Text>
</ProgramElement>
<ProgramReference>
<Code>7354</Code>
<Text>COMPUTER SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>7923</Code>
<Text>SMALL PROJECT</Text>
</ProgramReference>
<ProgramReference>
<Code>9150</Code>
<Text>EXP PROG TO STIM COMP RES</Text>
</ProgramReference>
<Appropriation>
<Code>0111</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2011~424911</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><p>Novel approaches for the implementation of adaptive mesh refinement algorithms like those based on ParalleX are message driven, based on fine grained parallelism, global address space, and local control objects for fine grained synchronization. The software only implementation of the ParalleX execution model is HPX (High Performance ParalleX). HPX has shown promising results toward mitigating two of the major factors of performance degradation impeding the required strong scaling: it reduces starvation utilizing intrinsic load balancing and hides latencies by overlapping computation with communication. It provides substantial improvements for such problems and prepares them for exploitation of today&rsquo;s Peta&shy;flops systems. On the other hand, pure software based implementations of those novel techniques add overheads and increase hardware contention, as the required (software) functionality adds work to the critical execution path.</p> <p>The APX project has developed a set of well-focused customized hardware logic components based on Field Programmable Gate Arrays (FPGAs) targeted to reduce some of the overheads created by the pure software solution available with HPX. The project has tested the hypothesis, that the implementation of system management functionality in hardware, like queues, synchronization primitives, and fixed increased precision floating point units can reduce overheads and contention with the goal to finally remove the barrier for the creation of truly scalable AMR based application in the future. The main outcome of the project is that &ndash; while improvements in terms of reducing contention and improving scalability have been achieved &ndash; much more work in this domain is necessary to enable the expected break-through in real applications. Additional barrier to the adoption of FPGA-based solutions is reliance on industry-standard interconnects and protocols, such as PCI-Express. It is expected that much better results could be achieved by leveraging devices that place programmable logic in close proximity to the processor, such as Xilinx Zynq architecture, however, at the cost of portability.</p> <p>The project has created software wrapper modules allowing to optimally integrate the new hardware components into the existing HPX runtime system and the applications build on top of it. Like HPX, these software modules are written using C++, which allows to utilize well known C++ techniques optimizing the generated code at compile time for minimal execution time. These modules have allowed to combine high level abstractions of the implemented low-level hardware functionality for ease of use with optimized execution times of the generated code.</p> <p>As expected, the APX research project has had impact beyond the immediate intellectual contributions for broader effect in the educational arena. Several graduate and undergraduate students have worked as part of the team and have gained valuable experiences in the domain of hardware/software interaction in modern runtime systems. All developed code and hardware designs have been made available as open source.</p><br> <p>            Last Modified: 11/30/2015<br>      Modified by: Hartmut&nbsp;Kaiser</p> </div> <div class="porSideCol"></div> </div>]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[ Novel approaches for the implementation of adaptive mesh refinement algorithms like those based on ParalleX are message driven, based on fine grained parallelism, global address space, and local control objects for fine grained synchronization. The software only implementation of the ParalleX execution model is HPX (High Performance ParalleX). HPX has shown promising results toward mitigating two of the major factors of performance degradation impeding the required strong scaling: it reduces starvation utilizing intrinsic load balancing and hides latencies by overlapping computation with communication. It provides substantial improvements for such problems and prepares them for exploitation of todayÃ†s Peta&shy;flops systems. On the other hand, pure software based implementations of those novel techniques add overheads and increase hardware contention, as the required (software) functionality adds work to the critical execution path.  The APX project has developed a set of well-focused customized hardware logic components based on Field Programmable Gate Arrays (FPGAs) targeted to reduce some of the overheads created by the pure software solution available with HPX. The project has tested the hypothesis, that the implementation of system management functionality in hardware, like queues, synchronization primitives, and fixed increased precision floating point units can reduce overheads and contention with the goal to finally remove the barrier for the creation of truly scalable AMR based application in the future. The main outcome of the project is that &ndash; while improvements in terms of reducing contention and improving scalability have been achieved &ndash; much more work in this domain is necessary to enable the expected break-through in real applications. Additional barrier to the adoption of FPGA-based solutions is reliance on industry-standard interconnects and protocols, such as PCI-Express. It is expected that much better results could be achieved by leveraging devices that place programmable logic in close proximity to the processor, such as Xilinx Zynq architecture, however, at the cost of portability.  The project has created software wrapper modules allowing to optimally integrate the new hardware components into the existing HPX runtime system and the applications build on top of it. Like HPX, these software modules are written using C++, which allows to utilize well known C++ techniques optimizing the generated code at compile time for minimal execution time. These modules have allowed to combine high level abstractions of the implemented low-level hardware functionality for ease of use with optimized execution times of the generated code.  As expected, the APX research project has had impact beyond the immediate intellectual contributions for broader effect in the educational arena. Several graduate and undergraduate students have worked as part of the team and have gained valuable experiences in the domain of hardware/software interaction in modern runtime systems. All developed code and hardware designs have been made available as open source.       Last Modified: 11/30/2015       Submitted by: Hartmut Kaiser]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
