{
  "Top": "feedforward",
  "RtlTop": "feedforward",
  "RtlPrefix": "",
  "RtlSubPrefix": "feedforward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 8, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 8, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "feedforward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "109681",
    "Latency": "109680"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "feedforward",
    "Version": "1.0",
    "DisplayName": "Feedforward",
    "Revision": "2114126666",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_feedforward_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/bnn.cpp",
      "..\/..\/weights.h",
      "..\/..\/weights.cpp"
    ],
    "TestBench": ["..\/..\/bnn_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/feedforward_control_s_axi.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_101_1.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_120_2.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_127_3.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_146_4.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_153_5.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_171_6.vhd",
      "impl\/vhdl\/feedforward_feedforward_Pipeline_VITIS_LOOP_180_7.vhd",
      "impl\/vhdl\/feedforward_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/feedforward_layer1_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_layer2_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_layer3_activations_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/feedforward_matmul_xnor.vhd",
      "impl\/vhdl\/feedforward_matmul_xnor_1.vhd",
      "impl\/vhdl\/feedforward_matmul_xnor_2.vhd",
      "impl\/vhdl\/feedforward_regslice_both.vhd",
      "impl\/vhdl\/feedforward_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_257_7_9_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_257_7_32_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_1569_10_9_1_1.vhd",
      "impl\/vhdl\/feedforward_sparsemux_1569_10_32_1_1.vhd",
      "impl\/vhdl\/feedforward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/feedforward_control_s_axi.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_101_1.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_120_2.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_127_3.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_146_4.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_153_5.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_171_6.v",
      "impl\/verilog\/feedforward_feedforward_Pipeline_VITIS_LOOP_180_7.v",
      "impl\/verilog\/feedforward_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/feedforward_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/feedforward_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/feedforward_layer1_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_layer2_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_layer3_activations_RAM_AUTO_1R1W.v",
      "impl\/verilog\/feedforward_matmul_xnor.v",
      "impl\/verilog\/feedforward_matmul_xnor_1.v",
      "impl\/verilog\/feedforward_matmul_xnor_2.v",
      "impl\/verilog\/feedforward_regslice_both.v",
      "impl\/verilog\/feedforward_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_257_7_9_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_257_7_32_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_1569_10_9_1_1.v",
      "impl\/verilog\/feedforward_sparsemux_1569_10_32_1_1.v",
      "impl\/verilog\/feedforward.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.mdd",
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.tcl",
      "impl\/misc\/drivers\/feedforward_v1_0\/data\/feedforward.yaml",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward.c",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward.h",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_hw.h",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_linux.c",
      "impl\/misc\/drivers\/feedforward_v1_0\/src\/xfeedforward_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/feedforward.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:input_stream:output_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "input_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "input_stream_",
      "ports": [
        "input_stream_TDATA",
        "input_stream_TDEST",
        "input_stream_TID",
        "input_stream_TKEEP",
        "input_stream_TLAST",
        "input_stream_TREADY",
        "input_stream_TSTRB",
        "input_stream_TUSER",
        "input_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input_stream"
        }]
    },
    "output_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "output_stream_",
      "ports": [
        "output_stream_TDATA",
        "output_stream_TDEST",
        "output_stream_TID",
        "output_stream_TKEEP",
        "output_stream_TLAST",
        "output_stream_TREADY",
        "output_stream_TSTRB",
        "output_stream_TUSER",
        "output_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_stream_TDEST": {
      "dir": "in",
      "width": "8"
    },
    "input_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "input_stream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "input_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "output_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "output_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_stream_TDEST": {
      "dir": "out",
      "width": "8"
    },
    "output_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "output_stream_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "output_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_stream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "feedforward",
      "BindInstances": "layer1_activations_U layer1_activations_1_U layer2_activations_U layer2_activations_1_U layer2_activations_2_U layer2_activations_3_U layer3_activations_U control_s_axi_U",
      "Instances": [
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_101_1",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_101_1_fu_4012",
          "BindInstances": "icmp_ln101_fu_11842_p2 add_ln101_fu_11848_p2 x_fu_11869_p2 icmp_ln41_fu_11875_p2 select_ln105_fu_11881_p3"
        },
        {
          "ModuleName": "matmul_xnor_1",
          "InstanceName": "grp_matmul_xnor_1_fu_4814",
          "BindInstances": "icmp_ln61_fu_7969_p2 add_ln61_fu_7975_p2 icmp_ln63_fu_7989_p2 select_ln61_fu_7995_p3 select_ln61_3_fu_13604_p3 add_ln61_2_fu_8023_p2 select_ln61_4_fu_8029_p3 sparsemux_1569_10_32_1_1_U792 sparsemux_1569_10_9_1_1_U793 icmp_ln21_fu_13596_p2 cnt_2_fu_13622_p2 add_ln63_fu_8003_p2 icmp_ln63_2_fu_8009_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_120_2",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_120_2_fu_5604",
          "BindInstances": "add_ln123_fu_124_p2 add_ln123_1_fu_136_p2 add_ln120_fu_108_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_127_3",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_127_3_fu_5610",
          "BindInstances": "icmp_ln127_fu_1994_p2 add_ln127_fu_2000_p2 x_fu_2035_p3 icmp_ln41_fu_2042_p2 select_ln130_fu_2048_p3"
        },
        {
          "ModuleName": "matmul_xnor_2",
          "InstanceName": "grp_matmul_xnor_2_fu_5744",
          "BindInstances": "icmp_ln61_fu_1441_p2 add_ln61_fu_1447_p2 icmp_ln63_fu_1461_p2 select_ln61_fu_1467_p3 select_ln61_1_fu_2421_p3 add_ln61_1_fu_2428_p2 select_ln61_2_fu_2434_p3 sparsemux_257_7_32_1_1_U1714 sparsemux_257_7_9_1_1_U1715 icmp_ln21_fu_2410_p2 cnt_1_fu_2456_p2 add_ln63_fu_1479_p2 icmp_ln63_1_fu_1485_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_146_4",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_146_4_fu_5880",
          "BindInstances": "add_ln149_fu_167_p2 add_ln149_1_fu_180_p2 add_ln149_2_fu_193_p2 add_ln149_3_fu_206_p2 add_ln146_fu_150_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_153_5",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_153_5_fu_5888",
          "BindInstances": "icmp_ln153_fu_1078_p2 add_ln153_fu_1084_p2 sparsemux_9_2_32_1_1_U1854 icmp_ln41_fu_1144_p2 select_ln156_fu_1150_p3"
        },
        {
          "ModuleName": "matmul_xnor",
          "InstanceName": "grp_matmul_xnor_fu_5960",
          "BindInstances": "icmp_ln61_fu_573_p2 add_ln61_fu_579_p2 icmp_ln21_fu_585_p2 icmp_ln21_1_fu_591_p2 icmp_ln21_2_fu_597_p2 icmp_ln21_3_fu_603_p2 icmp_ln21_4_fu_609_p2 icmp_ln21_5_fu_615_p2 icmp_ln21_6_fu_621_p2 icmp_ln21_7_fu_627_p2 icmp_ln21_8_fu_633_p2 icmp_ln21_9_fu_639_p2 icmp_ln21_10_fu_645_p2 icmp_ln21_11_fu_651_p2 icmp_ln21_12_fu_657_p2 icmp_ln21_13_fu_663_p2 icmp_ln21_14_fu_669_p2 icmp_ln21_15_fu_675_p2 icmp_ln21_16_fu_681_p2 icmp_ln21_17_fu_687_p2 icmp_ln21_18_fu_693_p2 icmp_ln21_19_fu_699_p2 icmp_ln21_20_fu_705_p2 icmp_ln21_21_fu_711_p2 icmp_ln21_22_fu_717_p2 icmp_ln21_23_fu_723_p2 icmp_ln21_24_fu_729_p2 icmp_ln21_25_fu_735_p2 icmp_ln21_26_fu_741_p2 icmp_ln21_27_fu_747_p2 icmp_ln21_28_fu_753_p2 icmp_ln21_29_fu_759_p2 icmp_ln21_30_fu_765_p2 icmp_ln21_31_fu_771_p2 icmp_ln21_32_fu_777_p2 icmp_ln21_33_fu_783_p2 icmp_ln21_34_fu_789_p2 icmp_ln21_35_fu_795_p2 icmp_ln21_36_fu_801_p2 icmp_ln21_37_fu_807_p2 icmp_ln21_38_fu_813_p2 icmp_ln21_39_fu_819_p2 icmp_ln21_40_fu_825_p2 icmp_ln21_41_fu_831_p2 icmp_ln21_42_fu_837_p2 icmp_ln21_43_fu_843_p2 icmp_ln21_44_fu_849_p2 icmp_ln21_45_fu_855_p2 icmp_ln21_46_fu_861_p2 icmp_ln21_47_fu_867_p2 icmp_ln21_48_fu_873_p2 icmp_ln21_49_fu_879_p2 icmp_ln21_50_fu_885_p2 icmp_ln21_51_fu_891_p2 icmp_ln21_52_fu_897_p2 icmp_ln21_53_fu_903_p2 icmp_ln21_54_fu_909_p2 icmp_ln21_55_fu_915_p2 icmp_ln21_56_fu_921_p2 icmp_ln21_57_fu_927_p2 icmp_ln21_58_fu_933_p2 icmp_ln21_59_fu_939_p2 icmp_ln21_60_fu_945_p2 icmp_ln21_61_fu_951_p2 icmp_ln21_62_fu_957_p2 icmp_ln21_63_fu_963_p2 add_ln64_2_fu_1225_p2 add_ln64_3_fu_1235_p2 add_ln64_4_fu_1245_p2 add_ln64_5_fu_1251_p2 add_ln64_6_fu_1261_p2 add_ln64_7_fu_1271_p2 add_ln64_8_fu_1652_p2 add_ln64_9_fu_1277_p2 add_ln64_10_fu_1287_p2 add_ln64_11_fu_1297_p2 add_ln64_12_fu_1303_p2 add_ln64_13_fu_1313_p2 add_ln64_14_fu_1323_p2 add_ln64_15_fu_1668_p2 add_ln64_16_fu_1678_p2 add_ln64_17_fu_1329_p2 add_ln64_18_fu_1339_p2 add_ln64_19_fu_1349_p2 add_ln64_20_fu_1355_p2 add_ln64_21_fu_1365_p2 add_ln64_22_fu_1375_p2 add_ln64_23_fu_1694_p2 add_ln64_24_fu_1381_p2 add_ln64_25_fu_1391_p2 add_ln64_26_fu_1401_p2 add_ln64_27_fu_1407_p2 add_ln64_28_fu_1417_p2 add_ln64_29_fu_1427_p2 add_ln64_30_fu_1710_p2 add_ln64_31_fu_1720_p2 add_ln64_32_fu_1730_p2 add_ln64_33_fu_1433_p2 add_ln64_34_fu_1443_p2 add_ln64_35_fu_1453_p2 add_ln64_36_fu_1459_p2 add_ln64_37_fu_1469_p2 add_ln64_38_fu_1479_p2 add_ln64_39_fu_1746_p2 add_ln64_40_fu_1485_p2 add_ln64_41_fu_1495_p2 add_ln64_42_fu_1505_p2 add_ln64_43_fu_1511_p2 add_ln64_44_fu_1521_p2 add_ln64_45_fu_1531_p2 add_ln64_46_fu_1762_p2 add_ln64_47_fu_1772_p2 add_ln64_48_fu_1537_p2 add_ln64_49_fu_1547_p2 add_ln64_50_fu_1557_p2 add_ln64_51_fu_1563_p2 add_ln64_52_fu_1573_p2 add_ln64_53_fu_1583_p2 add_ln64_54_fu_1788_p2 add_ln64_55_fu_1589_p2 add_ln64_56_fu_1599_p2 add_ln64_57_fu_1609_p2 add_ln64_58_fu_1615_p2 add_ln64_59_fu_1625_p2 add_ln64_60_fu_1635_p2 add_ln64_61_fu_1804_p2 add_ln64_62_fu_1814_p2 add_ln64_63_fu_1824_p2 add_ln64_fu_1834_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_171_6",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_171_6_fu_6029",
          "BindInstances": "icmp_ln171_fu_59_p2 add_ln171_fu_65_p2 add_ln174_fu_87_p2"
        },
        {
          "ModuleName": "feedforward_Pipeline_VITIS_LOOP_180_7",
          "InstanceName": "grp_feedforward_Pipeline_VITIS_LOOP_180_7_fu_6034",
          "BindInstances": "icmp_ln180_fu_131_p2 add_ln180_fu_137_p2 icmp_ln184_fu_179_p2 add_ln184_fu_185_p2 select_ln184_fu_191_p3 temp_data_fu_199_p3 temp_last_fu_148_p2"
        }
      ]
    },
    "Info": {
      "feedforward_Pipeline_VITIS_LOOP_101_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_xnor_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_120_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_127_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_xnor_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_146_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_153_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_xnor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_171_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward_Pipeline_VITIS_LOOP_180_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "feedforward": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "feedforward_Pipeline_VITIS_LOOP_101_1": {
        "Latency": {
          "LatencyBest": "786",
          "LatencyAvg": "786",
          "LatencyWorst": "786",
          "PipelineII": "785",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.309"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_101_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "807",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "162",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_xnor_1": {
        "Latency": {
          "LatencyBest": "100357",
          "LatencyAvg": "100357",
          "LatencyWorst": "100357",
          "PipelineII": "100353",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.891"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1_VITIS_LOOP_63_2",
            "TripCount": "100352",
            "Latency": "100355",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "259",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "5737",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_120_2": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_120_2",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "131",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_127_3": {
        "Latency": {
          "LatencyBest": "130",
          "LatencyAvg": "130",
          "LatencyWorst": "130",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.191"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_127_3",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "147",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "147",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_xnor_2": {
        "Latency": {
          "LatencyBest": "8197",
          "LatencyAvg": "8197",
          "LatencyWorst": "8197",
          "PipelineII": "8193",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.993"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1_VITIS_LOOP_63_2",
            "TripCount": "8192",
            "Latency": "8195",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "231",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1662",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_146_4": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_4",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "26",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "208",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_153_5": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.701"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_153_5",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "150",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "matmul_xnor": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.990"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_1",
            "TripCount": "10",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "72",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "3254",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_171_6": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_171_6",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward_Pipeline_VITIS_LOOP_180_7": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.620"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_180_7",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "182",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "feedforward": {
        "Latency": {
          "LatencyBest": "109680",
          "LatencyAvg": "109680",
          "LatencyWorst": "109680",
          "PipelineII": "109681",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.196"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "FF": "2256",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "12524",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "23",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-13 23:26:16 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
