/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module DetectBothEdges(clk, in, anyedge);
  input clk;
  wire clk;
  input [7:0] in;
  wire [7:0] in;
  output [7:0] anyedge;
  reg [7:0] anyedge;
  wire [7:0] _00_;
  reg [7:0] q;
  always @(posedge clk)
    q[4] <= in[4];
  always @(posedge clk)
    q[5] <= in[5];
  always @(posedge clk)
    q[6] <= in[6];
  always @(posedge clk)
    q[7] <= in[7];
  always @(posedge clk)
    anyedge[0] <= _00_[0];
  always @(posedge clk)
    anyedge[1] <= _00_[1];
  always @(posedge clk)
    anyedge[2] <= _00_[2];
  always @(posedge clk)
    anyedge[3] <= _00_[3];
  always @(posedge clk)
    anyedge[4] <= _00_[4];
  always @(posedge clk)
    anyedge[5] <= _00_[5];
  always @(posedge clk)
    anyedge[6] <= _00_[6];
  always @(posedge clk)
    anyedge[7] <= _00_[7];
  always @(posedge clk)
    q[0] <= in[0];
  always @(posedge clk)
    q[1] <= in[1];
  always @(posedge clk)
    q[2] <= in[2];
  always @(posedge clk)
    q[3] <= in[3];
  assign _00_[0] = in[0] ^ q[0];
  assign _00_[1] = in[1] ^ q[1];
  assign _00_[2] = in[2] ^ q[2];
  assign _00_[3] = in[3] ^ q[3];
  assign _00_[4] = in[4] ^ q[4];
  assign _00_[5] = in[5] ^ q[5];
  assign _00_[6] = in[6] ^ q[6];
  assign _00_[7] = in[7] ^ q[7];
endmodule
