m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/tut2project/ex1/simulation/modelsim
vfourbittestbench
Z1 !s110 1588956007
!i10b 1
!s100 S9n<z:B:=T:YCC3D5hoQP0
I>27154oVCz8<UfVVh2aI]0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1588955880
8C:/intelFPGA_lite/tut2project/ex1/fourbittestbench.v
FC:/intelFPGA_lite/tut2project/ex1/fourbittestbench.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1588956007.000000
!s107 C:/intelFPGA_lite/tut2project/ex1/fourbittestbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/tut2project/ex1|C:/intelFPGA_lite/tut2project/ex1/fourbittestbench.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/tut2project/ex1
Z7 tCvgOpt 0
vhalf_adder
R1
!i10b 1
!s100 1mW:S51H<A<?OU`Nd_<=;0
Ia7;j>Yn[l9:MeV[^<DHS61
R2
R0
w1588927503
8C:/intelFPGA_lite/tut2project/ex1/half_adder.v
FC:/intelFPGA_lite/tut2project/ex1/half_adder.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/tut2project/ex1/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/tut2project/ex1|C:/intelFPGA_lite/tut2project/ex1/half_adder.v|
!i113 1
R5
R6
R7
vtestor1
R1
!i10b 1
!s100 M]l@=W`i^E0N2<SzoQa`=2
IiYgT7Qj0cO@?V:AV;?PaE2
R2
R0
w1588955803
8C:/intelFPGA_lite/tut2project/ex1/testor1.v
FC:/intelFPGA_lite/tut2project/ex1/testor1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/tut2project/ex1/testor1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/tut2project/ex1|C:/intelFPGA_lite/tut2project/ex1/testor1.v|
!i113 1
R5
R6
R7
