#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffec7f01e0 .scope module, "BCD_COUNT_TEST" "BCD_COUNT_TEST" 2 25;
 .timescale -9 -9;
P_0x7fffec7f0360 .param/l "CYCLE" 0 2 26, +C4<00000000000000000000000000010100>;
v0x7fffec810ad0_0 .var "AR", 0 0;
v0x7fffec810bc0_0 .var "CE", 0 0;
v0x7fffec810c90_0 .var "CK", 0 0;
v0x7fffec810d90_0 .net "CO", 0 0, v0x7fffec810760_0;  1 drivers
v0x7fffec810e60_0 .net "Q", 3 0, v0x7fffec810820_0;  1 drivers
S_0x7fffec7f0400 .scope module, "BCD" "BCD_COUNT" 2 60, 2 2 0, S_0x7fffec7f01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "AR"
    .port_info 3 /OUTPUT 1 "CO"
    .port_info 4 /OUTPUT 4 "Q"
L_0x7fffec7e7220 .functor AND 1, v0x7fffec810c90_0, v0x7fffec810bc0_0, C4<1>, C4<1>;
v0x7fffec7f0650_0 .net "AR", 0 0, v0x7fffec810ad0_0;  1 drivers
v0x7fffec8105d0_0 .net "CE", 0 0, v0x7fffec810bc0_0;  1 drivers
v0x7fffec810690_0 .net "CK", 0 0, v0x7fffec810c90_0;  1 drivers
v0x7fffec810760_0 .var "CO", 0 0;
v0x7fffec810820_0 .var "Q", 3 0;
v0x7fffec810950_0 .net *"_s1", 0 0, L_0x7fffec7e7220;  1 drivers
E_0x7fffec7e4950/0 .event negedge, v0x7fffec7f0650_0;
E_0x7fffec7e4950/1 .event posedge, L_0x7fffec7e7220;
E_0x7fffec7e4950 .event/or E_0x7fffec7e4950/0, E_0x7fffec7e4950/1;
    .scope S_0x7fffec7f0400;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810760_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffec7f0400;
T_1 ;
    %wait E_0x7fffec7e4950;
    %load/vec4 v0x7fffec7f0650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffec810820_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810760_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffec810760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %cassign/vec4 v0x7fffec810820_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810760_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fffec810820_0;
    %addi 1, 0, 4;
    %cassign/vec4 v0x7fffec810820_0;
    %load/vec4 v0x7fffec810820_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec810760_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffec7f01e0;
T_2 ;
    %vpi_call 2 33 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 35 "$monitor", "%4t CK:%b CE:%b AR:%b CO:%b Q:%b", $time, v0x7fffec810c90_0, v0x7fffec810bc0_0, v0x7fffec810ad0_0, v0x7fffec810d90_0, v0x7fffec810e60_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810bc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec810bc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec810ad0_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810bc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec810bc0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffec810ad0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffec810ad0_0, 0, 1;
    %delay 120, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffec7f01e0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0x7fffec810c90_0;
    %inv;
    %assign/vec4 v0x7fffec810c90_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/miyake/ex6/a.v";
