 ** Message System Log
 ** Database: 
 ** Date:   Fri May 18 15:59:14 2012


****************
Macro Parameters
****************

Name                            : Adder16bit
Family                          : PA3SOC2
Output Format                   : VHDL
Type                            : Linear
Variation                       : Compact
Async Clear                     : None
Async Preset                    : Active Low
Sync Load                       : None
Count Enable                    : None
Clock                           : Rising
Terminal Count                  : None
Updown                          : None
Width                           : 16
Direction                       : Up

*************
Fanin Control
*************

Signal      Buffering   Max Load   Signal Width
------      ---------   --------   ------------
Preset        None                      1
Clock         None                      1

**************
Compile Report
**************

Warning:  CMP503: Remapped 13 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE pin on the enable flip-flop is not being driven by a global net.

Netlist Resource Report
=======================

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:     57  Total:  11520   (0.49%)
    Fabric IO (W/ clocks)      Used:      0  Total:     66   (0.00%)
    Fabric Differential IO     Used:      0  Total:     33   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     32   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     27   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     15   (0.00%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    Fabric CCC                 Used:      0  Total:      1   (0.00%)
    MSS CCC                    Used:      0  Total:      1   (0.00%)
    On-chip RC oscillator      Used:      0  Total:      1   (0.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:     24   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to D:/Work/marmote/firmware/lwIPTest/smartgen\Adder16bit\Adder16bit.vhd.

 ** Log Ended:   Fri May 18 15:59:15 2012

