# Full_Adder_Design_Using_CMOS
This repository presents the Design and Simulation of Full Adder Circuit Implemented using CMOS on Synopsis Custom Compiler in 28 nm technology node

## Table Of Contents :

* Abstract
* Introduction
* Tool Used
* Full Adder Implementation Using CMOS Logic
* Symbol
* Testbench
* Simulation Results
* Transistor Count for each Block
* Netlist
* Author
* Acknowledgements
* References

## Abstract
## Introduction
## Tool Used
## Full Adder Implementation Using CMOS Logic
## Symbol
## Testbench
## Simulation Results
## Transistor Count for each Block
## Netlist
## Author
## Acknowledgements
## References
