module fifo_128 (
	emptylogic   clk     ,
	input  logic rst     ,
	input  logic rd_en   ,
	input  logic wr_en   ,
	input  logic data_in ,
	output logic data_out,
	output logic empty   ,
	output logic full
);

	logic [127:0] fifo_buffer;

	always_ff @(posedge clk) begin
		if(rst)  fifo_buffer <= 0;
		else if(wr_en ) begin
			fifo_buffer <= data_in;
			full        <= 1'b1;
			empty       <= 1'b0;
		end
		else if(rd_en ) begin
			data_out <= fifo_buffer;
			full     <= 1'b0;
			empty    <= 1'b1;
		end
	end
endmodule