/* Generated by Yosys 0.8+     369 (git sha1 ea0e0722, clang 10.0.1 -fPIC -Os) */

(* \nmigen.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "nMigen" *)
module top(valid_left, data_left, end_left, rst, clk, o_busy, data_right, valid_right, end_right, i_busy);
  wire \$1 ;
  wire \$11 ;
  wire \$13 ;
  wire \$15 ;
  wire \$17 ;
  wire \$19 ;
  wire \$21 ;
  wire \$23 ;
  wire \$25 ;
  wire \$27 ;
  wire \$29 ;
  wire \$3 ;
  wire \$31 ;
  wire \$33 ;
  wire \$35 ;
  wire \$37 ;
  wire \$39 ;
  wire \$41 ;
  wire \$43 ;
  wire \$45 ;
  wire \$47 ;
  wire \$49 ;
  wire \$5 ;
  wire \$51 ;
  wire \$53 ;
  wire \$55 ;
  wire \$57 ;
  wire \$59 ;
  wire \$61 ;
  wire \$63 ;
  wire \$65 ;
  wire \$67 ;
  wire \$69 ;
  wire \$7 ;
  wire \$71 ;
  wire \$9 ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:46" *)
  reg \$next\data_out_valid ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:44" *)
  reg [15:0] \$next\data_reg ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:26" *)
  reg [15:0] \$next\data_right ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:45" *)
  reg \$next\end_reg ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:28" *)
  reg \$next\end_right ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:19" *)
  reg \$next\o_busy ;
  (* src = "./migen_src/vbits_to_cbits_reg.py:27" *)
  reg \$next\valid_right ;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input clk;
  (* src = "./migen_src/vbits_to_cbits_reg.py:20" *)
  input [15:0] data_left;
  (* init = 1'h0 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:46" *)
  reg data_out_valid = 1'h0;
  (* init = 16'h0000 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:44" *)
  reg [15:0] data_reg = 16'h0000;
  (* init = 16'h0000 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:26" *)
  output [15:0] data_right;
  reg [15:0] data_right = 16'h0000;
  (* src = "./migen_src/vbits_to_cbits_reg.py:22" *)
  input end_left;
  (* init = 1'h0 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:45" *)
  reg end_reg = 1'h0;
  (* init = 1'h0 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:28" *)
  output end_right;
  reg end_right = 1'h0;
  (* src = "./migen_src/vbits_to_cbits_reg.py:25" *)
  input i_busy;
  (* init = 1'h0 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:19" *)
  output o_busy;
  reg o_busy = 1'h0;
  (* src = "/anaconda3/envs/py36/lib/python3.6/site-packages/nmigen/hdl/ir.py:329" *)
  input rst;
  (* src = "./migen_src/vbits_to_cbits_reg.py:21" *)
  input valid_left;
  (* init = 1'h0 *)
  (* src = "./migen_src/vbits_to_cbits_reg.py:27" *)
  output valid_right;
  reg valid_right = 1'h0;
  assign \$9  = \$5  & (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) \$7 ;
  assign \$11  = data_out_valid == (* src = "./migen_src/vbits_to_cbits_reg.py:50" *) 1'h0;
  assign \$13  = i_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:49" *) 1'h0;
  assign \$15  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:69" *) 1'h0;
  assign \$17  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h1;
  assign \$1  = i_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:49" *) 1'h0;
  assign \$19  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h0;
  assign \$21  = \$17  & (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) \$19 ;
  assign \$23  = data_out_valid == (* src = "./migen_src/vbits_to_cbits_reg.py:50" *) 1'h0;
  assign \$25  = i_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:49" *) 1'h0;
  assign \$27  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:69" *) 1'h0;
  assign \$29  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h1;
  assign \$31  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h0;
  assign \$33  = \$29  & (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) \$31 ;
  assign \$35  = data_out_valid == (* src = "./migen_src/vbits_to_cbits_reg.py:50" *) 1'h0;
  assign \$37  = i_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:49" *) 1'h0;
  assign \$3  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:69" *) 1'h0;
  assign \$39  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:69" *) 1'h0;
  assign \$41  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h1;
  assign \$43  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h0;
  assign \$45  = \$41  & (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) \$43 ;
  assign \$47  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:84" *) 1'h1;
  assign \$49  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:84" *) 1'h1;
  assign \$51  = \$47  & (* src = "./migen_src/vbits_to_cbits_reg.py:84" *) \$49 ;
  assign \$53  = i_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:49" *) 1'h0;
  assign \$55  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:69" *) 1'h0;
  assign \$57  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h1;
  assign \$5  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h1;
  assign \$59  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h0;
  assign \$61  = \$57  & (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) \$59 ;
  assign \$63  = valid_left == (* src = "./migen_src/vbits_to_cbits_reg.py:83" *) 1'h1;
  assign \$65  = valid_right == (* src = "./migen_src/vbits_to_cbits_reg.py:83" *) 1'h1;
  assign \$67  = \$63  & (* src = "./migen_src/vbits_to_cbits_reg.py:83" *) \$65 ;
  assign \$69  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:87" *) 1'h0;
  assign \$71  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:87" *) 1'h0;
  assign \$7  = o_busy == (* src = "./migen_src/vbits_to_cbits_reg.py:81" *) 1'h0;
  always @(posedge clk)
      end_reg <= \$next\end_reg ;
  always @(posedge clk)
      data_reg <= \$next\data_reg ;
  always @(posedge clk)
      data_out_valid <= \$next\data_out_valid ;
  always @(posedge clk)
      o_busy <= \$next\o_busy ;
  always @(posedge clk)
      valid_right <= \$next\valid_right ;
  always @(posedge clk)
      end_right <= \$next\end_right ;
  always @(posedge clk)
      data_right <= \$next\data_right ;
  always @* begin
    \$next\data_right  = data_right;
    casez ({ \$9 , \$3 , \$1  })
      3'bzz1:
          casez (\$11 )
            1'h1:
                \$next\data_right  = data_left;
            1'hz:
                \$next\data_right  = data_reg;
          endcase
      3'bz1z:
          \$next\data_right  = data_left;
    endcase
    casez (rst)
      1'h1:
          \$next\data_right  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\end_right  = end_right;
    casez ({ \$21 , \$15 , \$13  })
      3'bzz1:
          casez (\$23 )
            1'h1:
                \$next\end_right  = end_left;
            1'hz:
                \$next\end_right  = end_reg;
          endcase
      3'bz1z:
          \$next\end_right  = end_left;
    endcase
    casez (rst)
      1'h1:
          \$next\end_right  = 1'h0;
    endcase
  end
  always @* begin
    \$next\valid_right  = valid_right;
    casez ({ \$33 , \$27 , \$25  })
      3'bzz1:
          casez (\$35 )
            1'h1:
                \$next\valid_right  = valid_left;
            1'hz:
                \$next\valid_right  = 1'h1;
          endcase
      3'bz1z:
          \$next\valid_right  = valid_left;
    endcase
    casez (rst)
      1'h1:
          \$next\valid_right  = 1'h0;
    endcase
  end
  always @* begin
    \$next\o_busy  = o_busy;
    casez ({ \$45 , \$39 , \$37  })
      3'bzz1:
          \$next\o_busy  = 1'h0;
      3'bz1z:
          \$next\o_busy  = 1'h0;
      3'b1zz:
          \$next\o_busy  = \$51 ;
    endcase
    casez (rst)
      1'h1:
          \$next\o_busy  = 1'h0;
    endcase
  end
  always @* begin
    \$next\data_out_valid  = data_out_valid;
    casez ({ \$61 , \$55 , \$53  })
      3'bzz1:
          \$next\data_out_valid  = 1'h0;
      3'bz1z:
          \$next\data_out_valid  = 1'h0;
      3'b1zz:
          \$next\data_out_valid  = \$67 ;
    endcase
    casez (rst)
      1'h1:
          \$next\data_out_valid  = 1'h0;
    endcase
  end
  always @* begin
    \$next\data_reg  = data_reg;
    casez (\$69 )
      1'h1:
          \$next\data_reg  = data_left;
    endcase
    casez (rst)
      1'h1:
          \$next\data_reg  = 16'h0000;
    endcase
  end
  always @* begin
    \$next\end_reg  = end_reg;
    casez (\$71 )
      1'h1:
          \$next\end_reg  = end_left;
    endcase
    casez (rst)
      1'h1:
          \$next\end_reg  = 1'h0;
    endcase
  end
endmodule

