
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_3456:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffff8; valaddr_reg:x3; val_offset:10368*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10368*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3457:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffffc; valaddr_reg:x3; val_offset:10371*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10371*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3458:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7fffffe; valaddr_reg:x3; val_offset:10374*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10374*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3459:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2b0d70 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dab0d70; op2val:0x0;
op3val:0x7ffffff; valaddr_reg:x3; val_offset:10377*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10377*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3460:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800000; valaddr_reg:x3; val_offset:10380*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10380*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3461:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800001; valaddr_reg:x3; val_offset:10383*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10383*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3462:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800003; valaddr_reg:x3; val_offset:10386*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10386*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3463:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800007; valaddr_reg:x3; val_offset:10389*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10389*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3464:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980000f; valaddr_reg:x3; val_offset:10392*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10392*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3465:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980001f; valaddr_reg:x3; val_offset:10395*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10395*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3466:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980003f; valaddr_reg:x3; val_offset:10398*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10398*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3467:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980007f; valaddr_reg:x3; val_offset:10401*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10401*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3468:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98000ff; valaddr_reg:x3; val_offset:10404*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10404*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3469:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98001ff; valaddr_reg:x3; val_offset:10407*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10407*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3470:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98003ff; valaddr_reg:x3; val_offset:10410*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10410*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3471:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98007ff; valaddr_reg:x3; val_offset:10413*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10413*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3472:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9800fff; valaddr_reg:x3; val_offset:10416*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10416*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3473:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9801fff; valaddr_reg:x3; val_offset:10419*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10419*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3474:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9803fff; valaddr_reg:x3; val_offset:10422*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10422*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3475:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9807fff; valaddr_reg:x3; val_offset:10425*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10425*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3476:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb980ffff; valaddr_reg:x3; val_offset:10428*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10428*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3477:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb981ffff; valaddr_reg:x3; val_offset:10431*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10431*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3478:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb983ffff; valaddr_reg:x3; val_offset:10434*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10434*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3479:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb987ffff; valaddr_reg:x3; val_offset:10437*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10437*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3480:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb98fffff; valaddr_reg:x3; val_offset:10440*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10440*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3481:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb99fffff; valaddr_reg:x3; val_offset:10443*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10443*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3482:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9bfffff; valaddr_reg:x3; val_offset:10446*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10446*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3483:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9c00000; valaddr_reg:x3; val_offset:10449*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10449*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3484:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9e00000; valaddr_reg:x3; val_offset:10452*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10452*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3485:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9f00000; valaddr_reg:x3; val_offset:10455*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10455*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3486:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9f80000; valaddr_reg:x3; val_offset:10458*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10458*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3487:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fc0000; valaddr_reg:x3; val_offset:10461*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10461*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3488:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fe0000; valaddr_reg:x3; val_offset:10464*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10464*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3489:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ff0000; valaddr_reg:x3; val_offset:10467*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10467*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3490:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ff8000; valaddr_reg:x3; val_offset:10470*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10470*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3491:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffc000; valaddr_reg:x3; val_offset:10473*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10473*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3492:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffe000; valaddr_reg:x3; val_offset:10476*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10476*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3493:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fff000; valaddr_reg:x3; val_offset:10479*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10479*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3494:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fff800; valaddr_reg:x3; val_offset:10482*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10482*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3495:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffc00; valaddr_reg:x3; val_offset:10485*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10485*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3496:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffe00; valaddr_reg:x3; val_offset:10488*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10488*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3497:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffff00; valaddr_reg:x3; val_offset:10491*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10491*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3498:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffff80; valaddr_reg:x3; val_offset:10494*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10494*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3499:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffffc0; valaddr_reg:x3; val_offset:10497*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10497*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3500:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffffe0; valaddr_reg:x3; val_offset:10500*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10500*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3501:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffff0; valaddr_reg:x3; val_offset:10503*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10503*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3502:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffff8; valaddr_reg:x3; val_offset:10506*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10506*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3503:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffffc; valaddr_reg:x3; val_offset:10509*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10509*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3504:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9fffffe; valaddr_reg:x3; val_offset:10512*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10512*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3505:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x73 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xb9ffffff; valaddr_reg:x3; val_offset:10515*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10515*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3506:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf800001; valaddr_reg:x3; val_offset:10518*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10518*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3507:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf800003; valaddr_reg:x3; val_offset:10521*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10521*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3508:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf800007; valaddr_reg:x3; val_offset:10524*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10524*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3509:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbf999999; valaddr_reg:x3; val_offset:10527*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10527*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3510:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:10530*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10530*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3511:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:10533*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10533*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3512:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:10536*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10536*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3513:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:10539*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10539*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3514:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:10542*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10542*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3515:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:10545*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10545*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3516:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:10548*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10548*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3517:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:10551*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10551*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3518:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:10554*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10554*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3519:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:10557*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10557*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3520:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:10560*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10560*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3521:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2ef860 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3b470f and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daef860; op2val:0x813b470f;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:10563*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10563*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3522:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800000; valaddr_reg:x3; val_offset:10566*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10566*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3523:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800001; valaddr_reg:x3; val_offset:10569*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10569*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3524:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800003; valaddr_reg:x3; val_offset:10572*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10572*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3525:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800007; valaddr_reg:x3; val_offset:10575*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10575*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3526:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80000f; valaddr_reg:x3; val_offset:10578*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10578*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3527:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80001f; valaddr_reg:x3; val_offset:10581*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10581*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3528:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80003f; valaddr_reg:x3; val_offset:10584*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10584*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3529:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80007f; valaddr_reg:x3; val_offset:10587*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10587*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3530:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8000ff; valaddr_reg:x3; val_offset:10590*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10590*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3531:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8001ff; valaddr_reg:x3; val_offset:10593*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10593*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3532:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8003ff; valaddr_reg:x3; val_offset:10596*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10596*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3533:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8007ff; valaddr_reg:x3; val_offset:10599*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10599*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3534:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f800fff; valaddr_reg:x3; val_offset:10602*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10602*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3535:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f801fff; valaddr_reg:x3; val_offset:10605*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10605*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3536:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f803fff; valaddr_reg:x3; val_offset:10608*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10608*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3537:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f807fff; valaddr_reg:x3; val_offset:10611*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10611*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3538:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f80ffff; valaddr_reg:x3; val_offset:10614*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10614*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3539:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f81ffff; valaddr_reg:x3; val_offset:10617*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10617*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3540:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f83ffff; valaddr_reg:x3; val_offset:10620*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10620*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3541:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f87ffff; valaddr_reg:x3; val_offset:10623*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10623*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3542:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f8fffff; valaddr_reg:x3; val_offset:10626*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10626*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3543:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f999999; valaddr_reg:x3; val_offset:10629*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10629*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3544:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3f9fffff; valaddr_reg:x3; val_offset:10632*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10632*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3545:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:10635*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10635*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3546:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:10638*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10638*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3547:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:10641*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10641*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3548:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:10644*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10644*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3549:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fbfffff; valaddr_reg:x3; val_offset:10647*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10647*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3550:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fc00000; valaddr_reg:x3; val_offset:10650*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10650*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3551:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:10653*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10653*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3552:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:10656*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10656*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3553:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:10659*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10659*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3554:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fe00000; valaddr_reg:x3; val_offset:10662*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10662*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3555:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:10665*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10665*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3556:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:10668*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10668*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3557:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ff00000; valaddr_reg:x3; val_offset:10671*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10671*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3558:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ff80000; valaddr_reg:x3; val_offset:10674*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10674*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3559:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffc0000; valaddr_reg:x3; val_offset:10677*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10677*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3560:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffe0000; valaddr_reg:x3; val_offset:10680*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10680*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3561:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fff0000; valaddr_reg:x3; val_offset:10683*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10683*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3562:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fff8000; valaddr_reg:x3; val_offset:10686*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10686*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3563:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffc000; valaddr_reg:x3; val_offset:10689*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10689*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3564:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffe000; valaddr_reg:x3; val_offset:10692*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10692*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3565:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffff000; valaddr_reg:x3; val_offset:10695*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10695*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3566:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffff800; valaddr_reg:x3; val_offset:10698*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10698*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3567:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffc00; valaddr_reg:x3; val_offset:10701*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10701*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3568:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffe00; valaddr_reg:x3; val_offset:10704*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10704*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3569:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffff00; valaddr_reg:x3; val_offset:10707*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10707*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3570:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffff80; valaddr_reg:x3; val_offset:10710*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10710*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3571:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffffc0; valaddr_reg:x3; val_offset:10713*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10713*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3572:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffffe0; valaddr_reg:x3; val_offset:10716*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10716*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3573:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffff0; valaddr_reg:x3; val_offset:10719*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10719*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3574:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:10722*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10722*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3575:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:10725*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10725*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3576:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:10728*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10728*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3577:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f6596 and fs2 == 0 and fe2 == 0x02 and fm2 == 0x3ad273 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf6596; op2val:0x13ad273;
op3val:0x3fffffff; valaddr_reg:x3; val_offset:10731*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10731*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3578:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf800001; valaddr_reg:x3; val_offset:10734*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10734*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3579:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf800003; valaddr_reg:x3; val_offset:10737*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10737*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3580:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf800007; valaddr_reg:x3; val_offset:10740*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10740*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3581:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbf999999; valaddr_reg:x3; val_offset:10743*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10743*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3582:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:10746*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10746*0 + 3*27*FLEN/8, x4, x1, x2)

inst_3583:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x2f96eb and fs2 == 1 and fe2 == 0x02 and fm2 == 0x3a9df7 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7daf96eb; op2val:0x813a9df7;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:10749*0 + 3*27*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 10749*0 + 3*27*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217720,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217724,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217726,32,FLEN)
NAN_BOXED(2108362096,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(134217727,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173568,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173569,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173571,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173575,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173583,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173599,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173631,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173695,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112173823,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112174079,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112174591,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112175615,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112177663,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112181759,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112189951,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112206335,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112239103,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112304639,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112435711,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3112697855,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3113222143,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3114270719,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3116367871,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3116367872,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3118465024,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3119513600,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120037888,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120300032,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120431104,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120496640,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120529408,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120545792,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120553984,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120558080,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120560128,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120561152,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120561664,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120561920,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562048,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562112,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562144,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562160,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562168,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562172,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562174,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3120562175,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2108618848,32,FLEN)
NAN_BOXED(2168145679,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353216,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353231,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353247,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353279,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353343,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353471,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065353727,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065354239,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065355263,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065357311,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065361407,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065369599,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065385983,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065418751,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065484287,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065615359,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1065877503,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1066401791,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1067450367,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069547519,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069547520,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1071644672,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1072693248,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073217536,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073479680,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073610752,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073676288,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073709056,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073725440,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073733632,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073737728,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073739776,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073740800,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741312,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741568,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741696,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741760,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741792,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741808,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2108646806,32,FLEN)
NAN_BOXED(20632179,32,FLEN)
NAN_BOXED(1073741823,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2108659435,32,FLEN)
NAN_BOXED(2168102391,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
