// Seed: 1520007634
module module_0;
  always @(posedge 1'b0) begin
    id_1 = id_1;
  end
endmodule
module module_1 (
    input wire id_0,
    output wand id_1
    , id_35,
    input tri id_2,
    input tri id_3,
    input wire id_4,
    output uwire id_5,
    output wor id_6,
    input wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    output uwire id_19,
    input tri0 id_20,
    output wor id_21,
    input tri1 id_22,
    output supply1 id_23,
    output uwire id_24,
    input wor id_25,
    input wor id_26,
    input wand id_27,
    input supply1 id_28,
    input wor id_29,
    input supply1 id_30,
    input tri0 id_31,
    output wor id_32,
    input tri0 id_33
);
  wire id_36;
  assign id_23 = 1 << 1;
  module_0();
endmodule
