#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun 19 08:05:19 2019
# Process ID: 6780
# Current directory: E:/lab0502
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1324 E:\lab0502\lab5.xpr
# Log file: E:/lab0502/vivado.log
# Journal file: E:/lab0502\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab0502/lab5.xpr
INFO: [Project 1-313] Project file moved from 'D:/cs145/lab0502' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 722.727 ; gain = 146.586
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 733.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File E:mem_data.txt referenced on E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 756.910 ; gain = 23.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 758.215 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 758.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 786.203 ; gain = 27.988
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 08:16:48 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 787.930 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Wed Jun 19 08:18:25 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 787.930 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1728.836 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1728.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1728.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1904.957 ; gain = 1117.027
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 08:36:37 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.734 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Wed Jun 19 08:38:00 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2010.734 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2016.906 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 2016.906 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2087.375 ; gain = 76.641
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/2102599A1838
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 08:44:26 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3581.566 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 08:48:47 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4080.629 ; gain = 1.625
launch_runs impl_1 -jobs 4
[Wed Jun 19 08:50:02 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 4081.102 ; gain = 0.473
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 08:53:33 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4081.344 ; gain = 0.078
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 08:58:33 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4161.090 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 09:00:42 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4161.090 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 09:04:20 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 09:04:20 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4230.367 ; gain = 0.699
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4230.367 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Jun 19 09:12:03 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4230.465 ; gain = 0.098
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 09:14:00 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 1.066
launch_runs impl_1 -jobs 4
[Wed Jun 19 09:28:50 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 09:31:39 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 09:37:28 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 09:37:28 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4231.531 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Jun 19 09:50:50 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4231.531 ; gain = 0.000
INFO: [Common 17-344] 'launch_runs' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 09:51:15 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Wed Jun 19 09:52:25 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 10:07:40 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 10:11:09 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 10:13:28 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 10:13:28 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4231.531 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 10:25:07 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 10:28:49 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4231.531 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4231.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4231.531 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4231.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4231.531 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jun 19 10:44:06 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 10:48:24 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4231.531 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 11:00:22 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 11:00:22 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 11:06:53 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 11:06:53 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4231.531 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 11:17:24 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 11:17:24 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 11:52:43 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 11:52:43 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 11:57:19 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 11:57:19 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 12:03:24 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 12:03:24 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4231.531 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 12:19:56 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 12:19:56 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4297.262 ; gain = 0.590
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 12:24:44 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 12:24:44 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4297.434 ; gain = 0.172
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4297.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'Clkin' is not permitted [E:/lab0502/lab5.srcs/sim_1/new/assembly.v:45]
ERROR: [VRFC 10-3525] mixed concurrent and procedural assignment on 'Clkin' [E:/lab0502/lab5.srcs/sim_1/new/assembly.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab0502/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/lab0502/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
ERROR: [VRFC 10-1280] procedural assignment to a non-register Clkin is not permitted, left-hand side should be reg/integer/time/genvar [E:/lab0502/lab5.srcs/sim_1/new/assembly.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Clkin is not permitted, left-hand side should be reg/integer/time/genvar [E:/lab0502/lab5.srcs/sim_1/new/assembly.v:61]
ERROR: [VRFC 10-2865] module 'assembly' ignored due to previous errors [E:/lab0502/lab5.srcs/sim_1/new/assembly.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/lab0502/lab5.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/lab0502/lab5.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4297.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4297.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4297.574 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4297.574 ; gain = 0.000
run 100000000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4297.574 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 4297.574 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4297.574 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 12:44:22 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 12:44:22 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4297.574 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {E:/lab0502/lab5.runs/impl_1/Top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4297.574 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'assembly' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj assembly_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0303/lab0303.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab030201/lab030201.srcs/sources_1/new/ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0401/lab0401.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/lab0403/lab0403.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sources_1/new/time_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/lab0502/lab5.srcs/sim_1/new/assembly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module assembly
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1369337ea1584077a1a2f6ac373e2f54 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot assembly_behav xil_defaultlib.assembly xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.time_divider
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.assembly
Compiling module xil_defaultlib.glbl
Built simulation snapshot assembly_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4297.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/lab0502/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "assembly_behav -key {Behavioral:sim_1:Functional:assembly} -tclbatch {assembly.tcl} -view {E:/lab0502/assembly_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config E:/lab0502/assembly_behav.wcfg
source assembly.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'assembly_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 4297.574 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4297.574 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/lab0502/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 13:07:16 2019] Launched synth_1...
Run output will be captured here: E:/lab0502/lab5.runs/synth_1/runme.log
[Wed Jun 19 13:07:16 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 4297.574 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/2102599A1838
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4297.574 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/2102599A1838
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/2102599A1838.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/2102599A1838
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/2102599A1838
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/2102599A1838
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/2102599A1838
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/2102599A1838.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 19 13:15:25 2019] Launched impl_1...
Run output will be captured here: E:/lab0502/lab5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 4297.574 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/2102599A1838
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4297.574 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 13:22:26 2019...
