INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/ex_5/ex_5.srcs/sources_1/new/reg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/ex_5/ex_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_8/ex_5/ex_5.srcs/sim_1/new/reg8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8_tb
