

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   9          clk_cnt1[7]             
@K:CKID0002       I_phy2_rxc          port                   5          genblk4\[3\]\.U_IDDR_dq2
@K:CKID0003       I_phy1_rxc          port                   5          genblk2\[3\]\.U_IDDR_dq1
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

