Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 22 16:50:01 2023
| Host         : EED0966 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: aud_in_indv/clk20kHz/C0_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: aud_in_indv/my_audio_unit/sclk_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: aud_out_indv/aud/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: aud_out_indv/clk50M/C0_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_dig_indv/clk625/C0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 542 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.308        0.000                      0                  469        0.115        0.000                      0                  469        4.500        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.308        0.000                      0                  469        0.115        0.000                      0                  469        4.500        0.000                       0                   242  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 aud_in_indv/my_audio_unit/count2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_in_indv/my_audio_unit/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.430ns (30.333%)  route 3.284ns (69.667%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.613     5.134    aud_in_indv/my_audio_unit/clock_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  aud_in_indv/my_audio_unit/count2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  aud_in_indv/my_audio_unit/count2_reg[1]/Q
                         net (fo=16, routed)          1.027     6.617    aud_in_indv/my_audio_unit/count2_reg[1]
    SLICE_X59Y80         LUT5 (Prop_lut5_I2_O)        0.152     6.769 f  aud_in_indv/my_audio_unit/sclk_i_36/O
                         net (fo=1, routed)           0.486     7.255    aud_in_indv/my_audio_unit/sclk_i_36_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.326     7.581 r  aud_in_indv/my_audio_unit/sclk_i_34/O
                         net (fo=1, routed)           0.343     7.924    aud_in_indv/my_audio_unit/sclk_i_34_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.048 r  aud_in_indv/my_audio_unit/sclk_i_25/O
                         net (fo=1, routed)           0.263     8.311    aud_in_indv/my_audio_unit/sclk_i_25_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.435 r  aud_in_indv/my_audio_unit/sclk_i_10/O
                         net (fo=1, routed)           0.436     8.871    aud_in_indv/my_audio_unit/sclk_i_10_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.995 r  aud_in_indv/my_audio_unit/sclk_i_2/O
                         net (fo=1, routed)           0.729     9.724    aud_in_indv/my_audio_unit/sclk_i_2_n_0
    SLICE_X64Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.848 r  aud_in_indv/my_audio_unit/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.848    aud_in_indv/my_audio_unit/sclk_i_1_n_0
    SLICE_X64Y80         FDRE                                         r  aud_in_indv/my_audio_unit/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.498    14.839    aud_in_indv/my_audio_unit/clock_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  aud_in_indv/my_audio_unit/sclk_reg/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X64Y80         FDRE (Setup_fdre_C_D)        0.081    15.157    aud_in_indv/my_audio_unit/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 2.278ns (54.911%)  route 1.871ns (45.089%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.565     5.086    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.901     6.505    aud_out_indv/moduleButtonC/debouncer/COUNT[4]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.030 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.030    aud_out_indv/moduleButtonC/debouncer/COUNT2_carry_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.144 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.145    aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.259 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.373 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.487 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.487    aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__3_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.601    aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__4_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.935 r  aud_out_indv/moduleButtonC/debouncer/COUNT2_carry__5/O[1]
                         net (fo=1, routed)           0.969     8.904    aud_out_indv/moduleButtonC/debouncer/data0[26]
    SLICE_X33Y52         LUT4 (Prop_lut4_I3_O)        0.331     9.235 r  aud_out_indv/moduleButtonC/debouncer/COUNT[26]_i_1/O
                         net (fo=1, routed)           0.000     9.235    aud_out_indv/moduleButtonC/debouncer/p_0_in[26]
    SLICE_X33Y52         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.436    14.777    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.075    14.996    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk2f/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk2f/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.401ns (41.488%)  route 1.976ns (58.512%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.554     5.075    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  aud_out_indv/clk2f/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.253     6.784    aud_out_indv/clk2f/COUNT_reg[15]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  aud_out_indv/clk2f/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.000     6.908    aud_out_indv/clk2f/COUNT[0]_i_9__2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  aud_out_indv/clk2f/COUNT_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.458    aud_out_indv/clk2f/COUNT_reg[0]_i_3__2_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.729 r  aud_out_indv/clk2f/COUNT_reg[0]_i_1__2/CO[0]
                         net (fo=27, routed)          0.723     8.452    aud_out_indv/clk2f/clear
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[0]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.678    14.338    aud_out_indv/clk2f/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk2f/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk2f/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.401ns (41.488%)  route 1.976ns (58.512%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.554     5.075    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  aud_out_indv/clk2f/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.253     6.784    aud_out_indv/clk2f/COUNT_reg[15]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  aud_out_indv/clk2f/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.000     6.908    aud_out_indv/clk2f/COUNT[0]_i_9__2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  aud_out_indv/clk2f/COUNT_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.458    aud_out_indv/clk2f/COUNT_reg[0]_i_3__2_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.729 r  aud_out_indv/clk2f/COUNT_reg[0]_i_1__2/CO[0]
                         net (fo=27, routed)          0.723     8.452    aud_out_indv/clk2f/clear
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[1]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.678    14.338    aud_out_indv/clk2f/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk2f/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk2f/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.401ns (41.488%)  route 1.976ns (58.512%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.554     5.075    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  aud_out_indv/clk2f/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.253     6.784    aud_out_indv/clk2f/COUNT_reg[15]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  aud_out_indv/clk2f/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.000     6.908    aud_out_indv/clk2f/COUNT[0]_i_9__2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  aud_out_indv/clk2f/COUNT_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.458    aud_out_indv/clk2f/COUNT_reg[0]_i_3__2_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.729 r  aud_out_indv/clk2f/COUNT_reg[0]_i_1__2/CO[0]
                         net (fo=27, routed)          0.723     8.452    aud_out_indv/clk2f/clear
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[2]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.678    14.338    aud_out_indv/clk2f/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk2f/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk2f/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.401ns (41.488%)  route 1.976ns (58.512%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.554     5.075    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  aud_out_indv/clk2f/COUNT_reg[15]/Q
                         net (fo=3, routed)           1.253     6.784    aud_out_indv/clk2f/COUNT_reg[15]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124     6.908 r  aud_out_indv/clk2f/COUNT[0]_i_9__2/O
                         net (fo=1, routed)           0.000     6.908    aud_out_indv/clk2f/COUNT[0]_i_9__2_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.458 r  aud_out_indv/clk2f/COUNT_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.458    aud_out_indv/clk2f/COUNT_reg[0]_i_3__2_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.729 r  aud_out_indv/clk2f/COUNT_reg[0]_i_1__2/CO[0]
                         net (fo=27, routed)          0.723     8.452    aud_out_indv/clk2f/clear
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[3]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.678    14.338    aud_out_indv/clk2f/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk20k/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk20k/COUNT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.463ns (44.597%)  route 1.817ns (55.403%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.555     5.076    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  aud_out_indv/clk20k/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.150     6.744    aud_out_indv/clk20k/COUNT_reg[17]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.868 r  aud_out_indv/clk20k/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.000     6.868    aud_out_indv/clk20k/COUNT[0]_i_9__0_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  aud_out_indv/clk20k/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.418    aud_out_indv/clk20k/COUNT_reg[0]_i_3_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.689 r  aud_out_indv/clk20k/COUNT_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.668     8.356    aud_out_indv/clk20k/clear
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[12]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y54         FDRE (Setup_fdre_C_R)       -0.773    14.243    aud_out_indv/clk20k/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk20k/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk20k/COUNT_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.463ns (44.597%)  route 1.817ns (55.403%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.555     5.076    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  aud_out_indv/clk20k/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.150     6.744    aud_out_indv/clk20k/COUNT_reg[17]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.868 r  aud_out_indv/clk20k/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.000     6.868    aud_out_indv/clk20k/COUNT[0]_i_9__0_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  aud_out_indv/clk20k/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.418    aud_out_indv/clk20k/COUNT_reg[0]_i_3_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.689 r  aud_out_indv/clk20k/COUNT_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.668     8.356    aud_out_indv/clk20k/clear
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[13]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y54         FDRE (Setup_fdre_C_R)       -0.773    14.243    aud_out_indv/clk20k/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk20k/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk20k/COUNT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.463ns (44.597%)  route 1.817ns (55.403%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.555     5.076    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  aud_out_indv/clk20k/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.150     6.744    aud_out_indv/clk20k/COUNT_reg[17]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.868 r  aud_out_indv/clk20k/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.000     6.868    aud_out_indv/clk20k/COUNT[0]_i_9__0_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  aud_out_indv/clk20k/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.418    aud_out_indv/clk20k/COUNT_reg[0]_i_3_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.689 r  aud_out_indv/clk20k/COUNT_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.668     8.356    aud_out_indv/clk20k/clear
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[14]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y54         FDRE (Setup_fdre_C_R)       -0.773    14.243    aud_out_indv/clk20k/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 aud_out_indv/clk20k/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk20k/COUNT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 1.463ns (44.597%)  route 1.817ns (55.403%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.555     5.076    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  aud_out_indv/clk20k/COUNT_reg[17]/Q
                         net (fo=3, routed)           1.150     6.744    aud_out_indv/clk20k/COUNT_reg[17]
    SLICE_X47Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.868 r  aud_out_indv/clk20k/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.000     6.868    aud_out_indv/clk20k/COUNT[0]_i_9__0_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.418 r  aud_out_indv/clk20k/COUNT_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.418    aud_out_indv/clk20k/COUNT_reg[0]_i_3_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.689 r  aud_out_indv/clk20k/COUNT_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.668     8.356    aud_out_indv/clk20k/clear
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         1.438    14.779    aud_out_indv/clk20k/clock_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  aud_out_indv/clk20k/COUNT_reg[15]/C
                         clock pessimism              0.272    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X46Y54         FDRE (Setup_fdre_C_R)       -0.773    14.243    aud_out_indv/clk20k/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  5.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 aud_out_indv/ringerCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/COUNT_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.367%)  route 0.197ns (54.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    aud_out_indv/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/ringerCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  aud_out_indv/ringerCommand_reg/Q
                         net (fo=28, routed)          0.197     1.806    aud_out_indv/ringer/SR[0]
    SLICE_X37Y51         FDSE                                         r  aud_out_indv/ringer/COUNT_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X37Y51         FDSE                                         r  aud_out_indv/ringer/COUNT_reg[0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDSE (Hold_fdse_C_S)        -0.018     1.691    aud_out_indv/ringer/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 aud_out_indv/ringerCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.367%)  route 0.197ns (54.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    aud_out_indv/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/ringerCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  aud_out_indv/ringerCommand_reg/Q
                         net (fo=28, routed)          0.197     1.806    aud_out_indv/ringer/SR[0]
    SLICE_X37Y51         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y51         FDRE (Hold_fdre_C_R)        -0.018     1.691    aud_out_indv/ringer/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.241%)  route 0.324ns (60.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.563     1.446    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[4]/Q
                         net (fo=3, routed)           0.324     1.934    aud_out_indv/moduleButtonC/debouncer/COUNT[4]
    SLICE_X34Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.979 r  aud_out_indv/moduleButtonC/debouncer/C0_i_1__3/O
                         net (fo=1, routed)           0.000     1.979    aud_out_indv/moduleButtonC/debouncer/C0_i_1__3_n_0
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.829     1.957    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/C0_reg/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120     1.833    aud_out_indv/moduleButtonC/debouncer/C0_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 aud_out_indv/ringerCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.730%)  route 0.271ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    aud_out_indv/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/ringerCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  aud_out_indv/ringerCommand_reg/Q
                         net (fo=28, routed)          0.271     1.879    aud_out_indv/ringer/SR[0]
    SLICE_X37Y52         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[10]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_R)        -0.018     1.691    aud_out_indv/ringer/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 aud_out_indv/ringerCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.730%)  route 0.271ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    aud_out_indv/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/ringerCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  aud_out_indv/ringerCommand_reg/Q
                         net (fo=28, routed)          0.271     1.879    aud_out_indv/ringer/SR[0]
    SLICE_X37Y52         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_R)        -0.018     1.691    aud_out_indv/ringer/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 aud_out_indv/ringerCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.730%)  route 0.271ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    aud_out_indv/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/ringerCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  aud_out_indv/ringerCommand_reg/Q
                         net (fo=28, routed)          0.271     1.879    aud_out_indv/ringer/SR[0]
    SLICE_X37Y52         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  aud_out_indv/ringer/COUNT_reg[9]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_R)        -0.018     1.691    aud_out_indv/ringer/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 aud_out_indv/ringer/COUNT_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/ringer/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.964%)  route 0.129ns (41.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.562     1.445    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X37Y51         FDSE                                         r  aud_out_indv/ringer/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  aud_out_indv/ringer/COUNT_reg[0]/Q
                         net (fo=4, routed)           0.129     1.716    aud_out_indv/ringer/COUNT[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  aud_out_indv/ringer/C0_i_1__4/O
                         net (fo=1, routed)           0.000     1.761    aud_out_indv/ringer/C0_i_1__4_n_0
    SLICE_X39Y51         FDRE                                         r  aud_out_indv/ringer/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.830     1.958    aud_out_indv/ringer/clock_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  aud_out_indv/ringer/C0_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.091     1.552    aud_out_indv/ringer/C0_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 aud_out_indv/clk2f/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk2f/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.840%)  route 0.125ns (35.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.562     1.445    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  aud_out_indv/clk2f/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  aud_out_indv/clk2f/COUNT_reg[5]/Q
                         net (fo=3, routed)           0.074     1.660    aud_out_indv/clk2f/COUNT_reg[5]
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.705 r  aud_out_indv/clk2f/C0_i_5__2/O
                         net (fo=1, routed)           0.051     1.756    aud_out_indv/clk2f/C0_i_5__2_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  aud_out_indv/clk2f/C0_i_1__2/O
                         net (fo=1, routed)           0.000     1.801    aud_out_indv/clk2f/C0_i_1__2_n_0
    SLICE_X41Y51         FDRE                                         r  aud_out_indv/clk2f/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.832     1.959    aud_out_indv/clk2f/clock_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  aud_out_indv/clk2f/C0_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.091     1.549    aud_out_indv/clk2f/C0_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 oled_dig_indv/clk625/COUNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dig_indv/clk625/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.231ns (64.140%)  route 0.129ns (35.860%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.563     1.446    oled_dig_indv/clk625/clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  oled_dig_indv/clk625/COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  oled_dig_indv/clk625/COUNT_reg[5]/Q
                         net (fo=3, routed)           0.070     1.658    oled_dig_indv/clk625/COUNT_reg[5]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.703 r  oled_dig_indv/clk625/C0_i_5__4/O
                         net (fo=1, routed)           0.059     1.761    oled_dig_indv/clk625/C0_i_5__4_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  oled_dig_indv/clk625/C0_i_1__6/O
                         net (fo=1, routed)           0.000     1.806    oled_dig_indv/clk625/C0_i_1__6_n_0
    SLICE_X36Y44         FDRE                                         r  oled_dig_indv/clk625/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.832     1.959    oled_dig_indv/clk625/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  oled_dig_indv/clk625/C0_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.091     1.550    oled_dig_indv/clk625/C0_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 aud_out_indv/moduleButtonC/dbCommand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.148ns (32.442%)  route 0.308ns (67.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.561     1.444    aud_out_indv/moduleButtonC/clock_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  aud_out_indv/moduleButtonC/dbCommand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  aud_out_indv/moduleButtonC/dbCommand_reg/Q
                         net (fo=29, routed)          0.308     1.900    aud_out_indv/moduleButtonC/debouncer/SR[0]
    SLICE_X33Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=241, routed)         0.833     1.960    aud_out_indv/moduleButtonC/debouncer/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDRE (Hold_fdre_C_R)        -0.072     1.644    aud_out_indv/moduleButtonC/debouncer/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   aud_in_indv/clk20kHz/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   aud_in_indv/clk20kHz/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   aud_in_indv/clk20kHz/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   aud_in_indv/clk20kHz/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   aud_in_indv/clk20kHz/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   aud_in_indv/clk20kHz/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   aud_out_indv/clk20k/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y57   aud_out_indv/clk20k/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   aud_out_indv/clk20k/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y53   aud_out_indv/clk20k/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   aud_out_indv/clkf/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   aud_out_indv/clkf/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y53   aud_out_indv/clkf/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   aud_out_indv/clkf/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   aud_out_indv/clkf/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y54   aud_out_indv/clkf/COUNT_reg[18]/C



