#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 24 10:52:35 2019
# Process ID: 7896
# Current directory: E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/cnn/xsim_script.tcl}
# Log file: E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog/xsim.log
# Journal file: E:/MyPYNQ/HLS/CNN_HLS/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/cnn/xsim_script.tcl
# xsim {cnn} -autoloadwcfg -tclbatch {cnn.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source cnn.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "110000"
// RTL Simulation : 1 / 5 [0.00%] @ "810000"
// RTL Simulation : 2 / 5 [0.00%] @ "19314000"
// RTL Simulation : 3 / 5 [0.00%] @ "609230000"
// RTL Simulation : 4 / 5 [0.00%] @ "614442000"
