# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../cascading_registers.srcs/sources_1/new/cascade_reg.vhd" \

# Do not sort compile order
nosort
