Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  1 22:07:48 2021
| Host         : SD-20201210FKAA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flash_led_timing_summary_routed.rpt -pb flash_led_timing_summary_routed.pb -rpx flash_led_timing_summary_routed.rpx -warn_on_violation
| Design       : flash_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.881        0.000                      0                   89        0.193        0.000                      0                   89        9.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                14.881        0.000                      0                   89        0.193        0.000                      0                   89        9.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.890ns (19.626%)  route 3.645ns (80.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.860     9.958    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[16]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y4          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[16]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.890ns (19.626%)  route 3.645ns (80.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.860     9.958    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[17]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y4          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[17]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.890ns (19.626%)  route 3.645ns (80.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.860     9.958    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[18]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y4          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[18]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             14.881ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.890ns (19.626%)  route 3.645ns (80.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.860     9.958    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[19]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y4          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[19]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 14.881    

Slack (MET) :             14.939ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.890ns (19.879%)  route 3.587ns (80.121%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.802     9.900    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[24]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[24]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 14.939    

Slack (MET) :             14.939ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.890ns (19.879%)  route 3.587ns (80.121%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.802     9.900    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[25]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[25]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 14.939    

Slack (MET) :             14.939ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.890ns (19.879%)  route 3.587ns (80.121%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 24.969 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.802     9.900    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.576    24.969    inst_flash_led/inst/ap_clk
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[26]/C
                         clock pessimism              0.429    25.398    
                         clock uncertainty           -0.035    25.363    
    SLICE_X42Y6          FDRE (Setup_fdre_C_R)       -0.524    24.839    inst_flash_led/inst/t_V_reg_51_reg[26]
  -------------------------------------------------------------------
                         required time                         24.839    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 14.939    

Slack (MET) :             14.946ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.890ns (19.909%)  route 3.580ns (80.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.795     9.893    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y0          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.577    24.970    inst_flash_led/inst/ap_clk
    SLICE_X42Y0          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[0]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X42Y0          FDRE (Setup_fdre_C_R)       -0.524    24.840    inst_flash_led/inst/t_V_reg_51_reg[0]
  -------------------------------------------------------------------
                         required time                         24.840    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.946    

Slack (MET) :             14.946ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.890ns (19.909%)  route 3.580ns (80.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.795     9.893    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y0          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.577    24.970    inst_flash_led/inst/ap_clk
    SLICE_X42Y0          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[1]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X42Y0          FDRE (Setup_fdre_C_R)       -0.524    24.840    inst_flash_led/inst/t_V_reg_51_reg[1]
  -------------------------------------------------------------------
                         required time                         24.840    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.946    

Slack (MET) :             14.946ns  (required time - arrival time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.890ns (19.909%)  route 3.580ns (80.091%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 24.970 - 20.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.754     5.423    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.518     5.941 f  inst_flash_led/inst/t_V_reg_51_reg[12]/Q
                         net (fo=2, routed)           0.819     6.760    inst_flash_led/inst/t_V_reg_51_reg[12]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.124     6.884 f  inst_flash_led/inst/ap_ready_INST_0_i_4/O
                         net (fo=1, routed)           1.117     8.002    inst_flash_led/inst/ap_ready_INST_0_i_4_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     8.126 f  inst_flash_led/inst/ap_ready_INST_0_i_2/O
                         net (fo=5, routed)           0.848     8.974    inst_flash_led/inst/ap_ready_INST_0_i_2_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I3_O)        0.124     9.098 r  inst_flash_led/inst/t_V_reg_51[0]_i_1/O
                         net (fo=27, routed)          0.795     9.893    inst_flash_led/inst/t_V_reg_51
    SLICE_X42Y0          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.577    24.970    inst_flash_led/inst/ap_clk
    SLICE_X42Y0          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[2]/C
                         clock pessimism              0.429    25.399    
                         clock uncertainty           -0.035    25.364    
    SLICE_X42Y0          FDRE (Setup_fdre_C_R)       -0.524    24.840    inst_flash_led/inst/t_V_reg_51_reg[2]
  -------------------------------------------------------------------
                         required time                         24.840    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 14.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 led_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/r_V_reg_86_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.849%)  route 0.115ns (38.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  led_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  led_i_reg/Q
                         net (fo=3, routed)           0.115     1.761    inst_flash_led/inst/led_i_V[0]
    SLICE_X43Y2          LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  inst_flash_led/inst/r_V_reg_86[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    inst_flash_led/inst/r_V_reg_86[0]_i_1_n_0
    SLICE_X43Y2          FDRE                                         r  inst_flash_led/inst/r_V_reg_86_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.022    inst_flash_led/inst/ap_clk
    SLICE_X43Y2          FDRE                                         r  inst_flash_led/inst/r_V_reg_86_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.092     1.613    inst_flash_led/inst/r_V_reg_86_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/r_V_reg_86_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.647%)  route 0.116ns (38.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.506    inst_flash_led/inst/ap_clk
    SLICE_X43Y2          FDRE                                         r  inst_flash_led/inst/r_V_reg_86_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  inst_flash_led/inst/r_V_reg_86_reg[0]/Q
                         net (fo=3, routed)           0.116     1.762    led_o_OBUF
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  led_i_i_1/O
                         net (fo=1, routed)           0.000     1.807    led_i_i_1_n_0
    SLICE_X41Y1          FDRE                                         r  led_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.022    clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  led_i_reg/C
                         clock pessimism             -0.500     1.521    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.092     1.613    led_i_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 led_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/led_i_V_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.644%)  route 0.116ns (38.356%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  led_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  led_i_reg/Q
                         net (fo=3, routed)           0.116     1.762    inst_flash_led/inst/led_i_V[0]
    SLICE_X43Y2          LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  inst_flash_led/inst/led_i_V_preg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    inst_flash_led/inst/led_i_V_preg[0]_i_1_n_0
    SLICE_X43Y2          FDRE                                         r  inst_flash_led/inst/led_i_V_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.022    inst_flash_led/inst/ap_clk
    SLICE_X43Y2          FDRE                                         r  inst_flash_led/inst/led_i_V_preg_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.091     1.612    inst_flash_led/inst/led_i_V_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  ap_start_reg/Q
                         net (fo=6, routed)           0.168     1.815    led_i_vld
    SLICE_X41Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  ap_start_i_1/O
                         net (fo=1, routed)           0.000     1.860    ap_start_i_1_n_0
    SLICE_X41Y1          FDRE                                         r  ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.022    clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  ap_start_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.091     1.596    ap_start_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.506    inst_flash_led/inst/ap_clk
    SLICE_X42Y2          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inst_flash_led/inst/t_V_reg_51_reg[10]/Q
                         net (fo=2, routed)           0.125     1.795    inst_flash_led/inst/t_V_reg_51_reg[10]
    SLICE_X42Y2          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  inst_flash_led/inst/t_V_reg_51_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    inst_flash_led/inst/t_V_reg_51_reg[8]_i_1_n_5
    SLICE_X42Y2          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.022    inst_flash_led/inst/ap_clk
    SLICE_X42Y2          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[10]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.134     1.639    inst_flash_led/inst/t_V_reg_51_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.505    inst_flash_led/inst/ap_clk
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  inst_flash_led/inst/t_V_reg_51_reg[18]/Q
                         net (fo=2, routed)           0.125     1.794    inst_flash_led/inst/t_V_reg_51_reg[18]
    SLICE_X42Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  inst_flash_led/inst/t_V_reg_51_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    inst_flash_led/inst/t_V_reg_51_reg[16]_i_1_n_5
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.021    inst_flash_led/inst/ap_clk
    SLICE_X42Y4          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[18]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y4          FDRE (Hold_fdre_C_D)         0.134     1.638    inst_flash_led/inst/t_V_reg_51_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.505    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  inst_flash_led/inst/t_V_reg_51_reg[14]/Q
                         net (fo=2, routed)           0.126     1.794    inst_flash_led/inst/t_V_reg_51_reg[14]
    SLICE_X42Y3          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  inst_flash_led/inst/t_V_reg_51_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    inst_flash_led/inst/t_V_reg_51_reg[12]_i_1_n_5
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.021    inst_flash_led/inst/ap_clk
    SLICE_X42Y3          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[14]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y3          FDRE (Hold_fdre_C_D)         0.134     1.638    inst_flash_led/inst/t_V_reg_51_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.505    inst_flash_led/inst/ap_clk
    SLICE_X42Y5          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  inst_flash_led/inst/t_V_reg_51_reg[22]/Q
                         net (fo=2, routed)           0.126     1.794    inst_flash_led/inst/t_V_reg_51_reg[22]
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  inst_flash_led/inst/t_V_reg_51_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    inst_flash_led/inst/t_V_reg_51_reg[20]_i_1_n_5
    SLICE_X42Y5          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.021    inst_flash_led/inst/ap_clk
    SLICE_X42Y5          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[22]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.134     1.638    inst_flash_led/inst/t_V_reg_51_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.593     1.506    inst_flash_led/inst/ap_clk
    SLICE_X42Y1          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inst_flash_led/inst/t_V_reg_51_reg[6]/Q
                         net (fo=3, routed)           0.127     1.796    inst_flash_led/inst/t_V_reg_51_reg[6]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  inst_flash_led/inst/t_V_reg_51_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    inst_flash_led/inst/t_V_reg_51_reg[4]_i_1_n_5
    SLICE_X42Y1          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.022    inst_flash_led/inst/ap_clk
    SLICE_X42Y1          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[6]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.134     1.639    inst_flash_led/inst/t_V_reg_51_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_flash_led/inst/t_V_reg_51_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_flash_led/inst/t_V_reg_51_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.505    inst_flash_led/inst/ap_clk
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  inst_flash_led/inst/t_V_reg_51_reg[26]/Q
                         net (fo=2, routed)           0.127     1.795    inst_flash_led/inst/t_V_reg_51_reg[26]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  inst_flash_led/inst/t_V_reg_51_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    inst_flash_led/inst/t_V_reg_51_reg[24]_i_1_n_5
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.021    inst_flash_led/inst/ap_clk
    SLICE_X42Y6          FDRE                                         r  inst_flash_led/inst/t_V_reg_51_reg[26]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.134     1.638    inst_flash_led/inst/t_V_reg_51_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y1    ap_start_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y1    delay_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y1    delay_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y1    inst_flash_led/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y1    inst_flash_led/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y2    inst_flash_led/inst/led_i_V_preg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y2    inst_flash_led/inst/r_V_reg_86_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y0    inst_flash_led/inst/t_V_reg_51_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y2    inst_flash_led/inst/t_V_reg_51_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y1    ap_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y1    delay_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y1    delay_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y1    inst_flash_led/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y1    inst_flash_led/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y2    inst_flash_led/inst/led_i_V_preg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y2    inst_flash_led/inst/r_V_reg_86_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y0    inst_flash_led/inst/t_V_reg_51_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y2    inst_flash_led/inst/t_V_reg_51_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y2    inst_flash_led/inst/t_V_reg_51_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y1    ap_start_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y1    delay_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y1    delay_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y1    inst_flash_led/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y1    inst_flash_led/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y2    inst_flash_led/inst/led_i_V_preg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y2    inst_flash_led/inst/r_V_reg_86_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y0    inst_flash_led/inst/t_V_reg_51_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y2    inst_flash_led/inst/t_V_reg_51_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y2    inst_flash_led/inst/t_V_reg_51_reg[11]/C



