$date
	Thu Sep 22 03:26:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module moore $end
$var wire 1 ! clk $end
$upscope $end
$scope module moore $end
$var wire 1 " reset $end
$upscope $end
$scope module moore $end
$var wire 1 # a $end
$upscope $end
$scope module moore $end
$var wire 1 $ y $end
$upscope $end
$scope module moore $end
$var reg 2 % state [1:0] $end
$upscope $end
$scope module moore $end
$var reg 2 & nextstate [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
0$
z#
z"
1!
$end
#5000000
1"
0!
#10000000
1!
#15000000
b0 &
1#
0"
0!
#20000000
1!
#25000000
0!
#30000000
1!
#35000000
0!
#40000000
1!
#45000000
b1 &
0#
0!
#50000000
b1 %
1!
#55000000
b10 &
1#
0!
#60000000
b0 &
1$
b10 %
1!
#65000000
0!
#70000000
0$
b0 %
1!
#75000000
b1 &
0#
0!
#80000000
b1 %
1!
#85000000
0!
#90000000
1!
#95000000
0!
#100000000
1!
#105000000
0!
#110000000
1!
#115000000
0!
#120000000
1!
#125000000
0!
#130000000
1!
#135000000
0!
#140000000
1!
#145000000
0!
#150000000
1!
#155000000
0!
#160000000
1!
#165000000
0!
#170000000
1!
#175000000
0!
#180000000
1!
#185000000
b10 &
1#
0!
#190000000
b0 &
1$
b10 %
1!
#195000000
0!
#200000000
0$
b0 %
1!
#205000000
b1 &
0#
0!
#210000000
b1 %
1!
#215000000
b10 &
1#
0!
#220000000
b0 &
1$
b10 %
1!
#225000000
0!
#230000000
0$
b0 %
1!
#235000000
b1 &
0#
0!
#240000000
b1 %
1!
#245000000
b10 &
1#
0!
#250000000
b0 &
1$
b10 %
1!
#255000000
b1 &
0#
0!
#260000000
0$
b1 %
1!
#265000000
b10 &
1#
0!
#270000000
b0 &
1$
b10 %
1!
#275000000
0!
#280000000
0$
b0 %
1!
#285000000
0!
#290000000
1!
#295000000
0!
#300000000
1!
#305000000
b1 &
0#
0!
#310000000
b1 %
1!
#315000000
0!
#320000000
1!
#325000000
0!
#325000001
