<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: I2S_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_i2_s___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_i2_s___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">I2S_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s__structs___g_r_o_u_p.html">I2S struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7">TCSR</a></td></tr>
<tr class="memdesc:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: SAI Transmit Control Register  <a href="#ac267d105f56a5a51a2f96ca821c3e4a7">More...</a><br /></td></tr>
<tr class="separator:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402dc49c093c976d36ae655ab62d0df5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a402dc49c093c976d36ae655ab62d0df5">TCR1</a></td></tr>
<tr class="memdesc:a402dc49c093c976d36ae655ab62d0df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: SAI Transmit Configuration 1 Register  <a href="#a402dc49c093c976d36ae655ab62d0df5">More...</a><br /></td></tr>
<tr class="separator:a402dc49c093c976d36ae655ab62d0df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca">TCR2</a></td></tr>
<tr class="memdesc:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: SAI Transmit Configuration 2 Register  <a href="#a4134a86cc4b66d8d7e59fed43bf833ca">More...</a><br /></td></tr>
<tr class="separator:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79413b288cefdce2291865b42c6a31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31">TCR3</a></td></tr>
<tr class="memdesc:a3a79413b288cefdce2291865b42c6a31"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: SAI Transmit Configuration 3 Register  <a href="#a3a79413b288cefdce2291865b42c6a31">More...</a><br /></td></tr>
<tr class="separator:a3a79413b288cefdce2291865b42c6a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01402cc631b47ce8128465aa287e6df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df">TCR4</a></td></tr>
<tr class="memdesc:ae01402cc631b47ce8128465aa287e6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: SAI Transmit Configuration 4 Register  <a href="#ae01402cc631b47ce8128465aa287e6df">More...</a><br /></td></tr>
<tr class="separator:ae01402cc631b47ce8128465aa287e6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91337041fca47b36ff4f31f29cb273bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf">TCR5</a></td></tr>
<tr class="memdesc:a91337041fca47b36ff4f31f29cb273bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: SAI Transmit Configuration 5 Register  <a href="#a91337041fca47b36ff4f31f29cb273bf">More...</a><br /></td></tr>
<tr class="separator:a91337041fca47b36ff4f31f29cb273bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837e44aff192048eacec505bc9739a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a837e44aff192048eacec505bc9739a0c">RESERVED0</a> [2]</td></tr>
<tr class="separator:a837e44aff192048eacec505bc9739a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eae12b8b4c377a3adf820f320a0a4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a9eae12b8b4c377a3adf820f320a0a4c0">TDR</a> [1]</td></tr>
<tr class="memdesc:a9eae12b8b4c377a3adf820f320a0a4c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0020: Transmit Data Register  <a href="#a9eae12b8b4c377a3adf820f320a0a4c0">More...</a><br /></td></tr>
<tr class="separator:a9eae12b8b4c377a3adf820f320a0a4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7098367cf60a43327da6edc9d555daa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a7098367cf60a43327da6edc9d555daa9">RESERVED1</a> [7]</td></tr>
<tr class="separator:a7098367cf60a43327da6edc9d555daa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18992027f9fbea5481975781ffbbe81d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a18992027f9fbea5481975781ffbbe81d">TFR</a> [1]</td></tr>
<tr class="memdesc:a18992027f9fbea5481975781ffbbe81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0040: SAI Transmit FIFO Register  <a href="#a18992027f9fbea5481975781ffbbe81d">More...</a><br /></td></tr>
<tr class="separator:a18992027f9fbea5481975781ffbbe81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d72a898d17d24808821a7e286b0a90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a72d72a898d17d24808821a7e286b0a90">RESERVED2</a> [7]</td></tr>
<tr class="separator:a72d72a898d17d24808821a7e286b0a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1">TMR</a></td></tr>
<tr class="memdesc:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0060: SAI Transmit Mask Register  <a href="#a2ddc0ba302f2eeb23c02a94fabab1af1">More...</a><br /></td></tr>
<tr class="separator:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8fa75174ba047dc33febe59778088e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a5a8fa75174ba047dc33febe59778088e">RESERVED3</a> [7]</td></tr>
<tr class="separator:a5a8fa75174ba047dc33febe59778088e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">RCSR</a></td></tr>
<tr class="memdesc:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">0080: SAI Receive Control Register  <a href="#a3e9f96292f8fdc9b1b74b67e4f9f2b96">More...</a><br /></td></tr>
<tr class="separator:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ddbd77c8641790f011e95f040dc221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a77ddbd77c8641790f011e95f040dc221">RCR1</a></td></tr>
<tr class="memdesc:a77ddbd77c8641790f011e95f040dc221"><td class="mdescLeft">&#160;</td><td class="mdescRight">0084: SAI Receive Configuration 1 Register  <a href="#a77ddbd77c8641790f011e95f040dc221">More...</a><br /></td></tr>
<tr class="separator:a77ddbd77c8641790f011e95f040dc221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bdbdf0882c75715cd446c6d677ace2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2">RCR2</a></td></tr>
<tr class="memdesc:ac0bdbdf0882c75715cd446c6d677ace2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0088: SAI Receive Configuration 2 Register  <a href="#ac0bdbdf0882c75715cd446c6d677ace2">More...</a><br /></td></tr>
<tr class="separator:ac0bdbdf0882c75715cd446c6d677ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d721096f492566c33c2354f7630624f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f">RCR3</a></td></tr>
<tr class="memdesc:a4d721096f492566c33c2354f7630624f"><td class="mdescLeft">&#160;</td><td class="mdescRight">008C: SAI Receive Configuration 3 Register  <a href="#a4d721096f492566c33c2354f7630624f">More...</a><br /></td></tr>
<tr class="separator:a4d721096f492566c33c2354f7630624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f97512ded526be9f3672d7db6793ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac">RCR4</a></td></tr>
<tr class="memdesc:a29f97512ded526be9f3672d7db6793ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">0090: SAI Receive Configuration 4 Register  <a href="#a29f97512ded526be9f3672d7db6793ac">More...</a><br /></td></tr>
<tr class="separator:a29f97512ded526be9f3672d7db6793ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd777b7e9dafd3fd7185f034aab4b50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50">RCR5</a></td></tr>
<tr class="memdesc:affd777b7e9dafd3fd7185f034aab4b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">0094: SAI Receive Configuration 5 Register  <a href="#affd777b7e9dafd3fd7185f034aab4b50">More...</a><br /></td></tr>
<tr class="separator:affd777b7e9dafd3fd7185f034aab4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8666b76f6a272595765e0dda169a61f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#af8666b76f6a272595765e0dda169a61f">RESERVED4</a> [2]</td></tr>
<tr class="separator:af8666b76f6a272595765e0dda169a61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383a8dc5709d2e59678f84347ae95a23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a383a8dc5709d2e59678f84347ae95a23">RDR</a> [1]</td></tr>
<tr class="memdesc:a383a8dc5709d2e59678f84347ae95a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">00A0: SAI Receive Data Register  <a href="#a383a8dc5709d2e59678f84347ae95a23">More...</a><br /></td></tr>
<tr class="separator:a383a8dc5709d2e59678f84347ae95a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9844431e1ea9d7a0d4c0a7b4bd613cf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a9844431e1ea9d7a0d4c0a7b4bd613cf3">RESERVED5</a> [7]</td></tr>
<tr class="separator:a9844431e1ea9d7a0d4c0a7b4bd613cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73318c4d5114724ef201e45f24f0fd8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a73318c4d5114724ef201e45f24f0fd8b">RFR</a> [1]</td></tr>
<tr class="memdesc:a73318c4d5114724ef201e45f24f0fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">00C0: SAI Receive FIFO Register  <a href="#a73318c4d5114724ef201e45f24f0fd8b">More...</a><br /></td></tr>
<tr class="separator:a73318c4d5114724ef201e45f24f0fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793742bba6c5c3190c354c4304bb5140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a793742bba6c5c3190c354c4304bb5140">RESERVED6</a> [7]</td></tr>
<tr class="separator:a793742bba6c5c3190c354c4304bb5140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b55d0a250082bacc98cb3845769560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560">RMR</a></td></tr>
<tr class="memdesc:ab2b55d0a250082bacc98cb3845769560"><td class="mdescLeft">&#160;</td><td class="mdescRight">00E0: SAI Receive Mask Register  <a href="#ab2b55d0a250082bacc98cb3845769560">More...</a><br /></td></tr>
<tr class="separator:ab2b55d0a250082bacc98cb3845769560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792d043a478571a126936ce76dd04511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a792d043a478571a126936ce76dd04511">RESERVED7</a> [7]</td></tr>
<tr class="separator:a792d043a478571a126936ce76dd04511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1120f8317764b1cd8d7b624175c13a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15">MCR</a></td></tr>
<tr class="memdesc:a1120f8317764b1cd8d7b624175c13a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">0100: SAI MCLK Control Register  <a href="#a1120f8317764b1cd8d7b624175c13a15">More...</a><br /></td></tr>
<tr class="separator:a1120f8317764b1cd8d7b624175c13a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec34525af6f820dc003963ede5542ef1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1">MDR</a></td></tr>
<tr class="memdesc:aec34525af6f820dc003963ede5542ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0104: SAI MCLK Divide Register  <a href="#aec34525af6f820dc003963ede5542ef1">More...</a><br /></td></tr>
<tr class="separator:aec34525af6f820dc003963ede5542ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a1120f8317764b1cd8d7b624175c13a15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0100: SAI MCLK Control Register </p>

</div>
</div>
<a class="anchor" id="aec34525af6f820dc003963ede5542ef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::MDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0104: SAI MCLK Divide Register </p>

</div>
</div>
<a class="anchor" id="a77ddbd77c8641790f011e95f040dc221"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0084: SAI Receive Configuration 1 Register </p>

</div>
</div>
<a class="anchor" id="ac0bdbdf0882c75715cd446c6d677ace2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0088: SAI Receive Configuration 2 Register </p>

</div>
</div>
<a class="anchor" id="a4d721096f492566c33c2354f7630624f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>008C: SAI Receive Configuration 3 Register </p>

</div>
</div>
<a class="anchor" id="a29f97512ded526be9f3672d7db6793ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0090: SAI Receive Configuration 4 Register </p>

</div>
</div>
<a class="anchor" id="affd777b7e9dafd3fd7185f034aab4b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0094: SAI Receive Configuration 5 Register </p>

</div>
</div>
<a class="anchor" id="a3e9f96292f8fdc9b1b74b67e4f9f2b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0080: SAI Receive Control Register </p>

</div>
</div>
<a class="anchor" id="a383a8dc5709d2e59678f84347ae95a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RDR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00A0: SAI Receive Data Register </p>

</div>
</div>
<a class="anchor" id="a837e44aff192048eacec505bc9739a0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7098367cf60a43327da6edc9d555daa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED1[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a72d72a898d17d24808821a7e286b0a90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED2[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a8fa75174ba047dc33febe59778088e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED3[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8666b76f6a272595765e0dda169a61f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9844431e1ea9d7a0d4c0a7b4bd613cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a793742bba6c5c3190c354c4304bb5140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED6[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a792d043a478571a126936ce76dd04511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RESERVED7[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a73318c4d5114724ef201e45f24f0fd8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RFR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00C0: SAI Receive FIFO Register </p>

</div>
</div>
<a class="anchor" id="ab2b55d0a250082bacc98cb3845769560"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00E0: SAI Receive Mask Register </p>

</div>
</div>
<a class="anchor" id="a402dc49c093c976d36ae655ab62d0df5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: SAI Transmit Configuration 1 Register </p>

</div>
</div>
<a class="anchor" id="a4134a86cc4b66d8d7e59fed43bf833ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: SAI Transmit Configuration 2 Register </p>

</div>
</div>
<a class="anchor" id="a3a79413b288cefdce2291865b42c6a31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: SAI Transmit Configuration 3 Register </p>

</div>
</div>
<a class="anchor" id="ae01402cc631b47ce8128465aa287e6df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: SAI Transmit Configuration 4 Register </p>

</div>
</div>
<a class="anchor" id="a91337041fca47b36ff4f31f29cb273bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: SAI Transmit Configuration 5 Register </p>

</div>
</div>
<a class="anchor" id="ac267d105f56a5a51a2f96ca821c3e4a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: SAI Transmit Control Register </p>

</div>
</div>
<a class="anchor" id="a9eae12b8b4c377a3adf820f320a0a4c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2S_Type::TDR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0020: Transmit Data Register </p>

</div>
</div>
<a class="anchor" id="a18992027f9fbea5481975781ffbbe81d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::TFR[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0040: SAI Transmit FIFO Register </p>

</div>
</div>
<a class="anchor" id="a2ddc0ba302f2eeb23c02a94fabab1af1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0060: SAI Transmit Mask Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_i2_s___type.html">I2S_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:30 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
