--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml system_top.twx system_top.ncd -o system_top.twr
system_top.pcf -ucf system_top.ucf

Design file:              system_top.ncd
Physical constraint file: system_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<7>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y131.AQ                   IODELAY_X0Y262.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<6>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<6>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y130.AQ                   IODELAY_X0Y260.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<5>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y128.AQ                   IODELAY_X0Y256.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<4>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y51.AQ                    IODELAY_X0Y102.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<3>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<3>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y50.AQ                    IODELAY_X0Y100.DATAIN                 0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<2>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.522ns.
--------------------------------------------------------------------------------
Slack:                  0.078ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
Report:    0.522ns delay meets   0.600ns timing constraint by 0.078ns
From                              To                                Delay(ns)
SLICE_X0Y31.AQ                    IODELAY_X0Y62.DATAIN                  0.522  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<1>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.528ns.
--------------------------------------------------------------------------------
Slack:                  0.072ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
Report:    0.528ns delay meets   0.600ns timing constraint by 0.072ns
From                              To                                Delay(ns)
SLICE_X0Y29.AQ                    IODELAY_X0Y58.DATAIN                  0.528  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/en_dqs<0>"         MAXDELAY = 0.6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.531ns.
--------------------------------------------------------------------------------
Slack:                  0.069ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
Report:    0.531ns delay meets   0.600ns timing constraint by 0.069ns
From                              To                                Delay(ns)
SLICE_X0Y48.AQ                    IODELAY_X0Y96.DATAIN                  0.531  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.SR                      0.805  
IODELAY_X0Y256.DATAOUT            ILOGIC_X0Y256.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.SR                      0.803  
IODELAY_X0Y102.DATAOUT            ILOGIC_X0Y102.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.SR                      0.803  
IODELAY_X0Y100.DATAOUT            ILOGIC_X0Y100.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.SR                       0.838  
IODELAY_X0Y62.DATAOUT             ILOGIC_X0Y62.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.SR                       0.835  
IODELAY_X0Y58.DATAOUT             ILOGIC_X0Y58.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/
u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.805ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.805ns delay meets   0.850ns timing constraint by 0.045ns
From                              To                                Delay(ns)
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.SR                       0.805  
IODELAY_X0Y96.DATAOUT             ILOGIC_X0Y96.DDLY                     0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fpga_0_clk_1_sys_clk_pin_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.780ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120 (SLICE_X5Y115.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.380ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (3.553 - 3.742)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X5Y123.B4      net (fanout=32)       2.319   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X5Y123.B       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<119>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/rd_data_fall1
    SLICE_X5Y115.AX      net (fanout=2)        1.504   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<120>
    SLICE_X5Y115.CLK     Tdick                -0.008   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<123>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_120
    -------------------------------------------------  ---------------------------
    Total                                      4.380ns (0.557ns logic, 3.823ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121 (SLICE_X5Y115.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.189ns (3.553 - 3.742)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X5Y125.A4      net (fanout=32)       1.803   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<7>
    SLICE_X5Y125.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq/rd_data_fall1
    SLICE_X5Y115.BX      net (fanout=2)        1.605   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<121>
    SLICE_X5Y115.CLK     Tdick                -0.011   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<123>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_121
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (0.554ns logic, 3.408ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11 (SLICE_X13Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.614 - 0.729)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[1].u_ff_rd_data_sel
    SLICE_X9Y36.D2       net (fanout=32)       2.267   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<1>
    SLICE_X9Y36.D        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wdf_data_r<71>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq/rd_data_rise1
    SLICE_X13Y51.DX      net (fanout=2)        1.339   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_rd_data_tmp<11>
    SLICE_X13Y51.CLK     Tdick                 0.002   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_rise_1x_r_11
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (0.546ns logic, 3.606ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66 (SLICE_X6Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.758ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.260ns (3.820 - 3.560)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.AQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[0].u_ff_rd_data_sel
    SLICE_X6Y49.C5       net (fanout=32)       0.539   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<0>
    SLICE_X6Y49.CLK      Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<67>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_66_mux00001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_66
    -------------------------------------------------  ---------------------------
    Total                                      0.758ns (0.219ns logic, 0.539ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30 (SLICE_X7Y52.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.807 - 3.560)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.DQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X7Y52.C5       net (fanout=32)       0.530   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
    SLICE_X7Y52.CLK      Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<31>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_30_mux00001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_30
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.219ns logic, 0.530ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31 (SLICE_X7Y52.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.807 - 3.560)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.DQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rd_data_sel[3].u_ff_rd_data_sel
    SLICE_X7Y52.D5       net (fanout=32)       0.534   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/rd_data_sel<3>
    SLICE_X7Y52.CLK      Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r<31>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/Data_Out_31_mux00001
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PushData_r_31
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.219ns logic, 0.534ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.548ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8 (SLICE_X33Y78.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (3.327 - 3.779)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X28Y88.C6      net (fanout=28)       1.844   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X28Y88.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X33Y78.CE      net (fanout=34)       1.247   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X33Y78.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr<9>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.794ns logic, 3.091ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9 (SLICE_X33Y78.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.452ns (3.327 - 3.779)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X28Y88.C6      net (fanout=28)       1.844   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X28Y88.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00021
    SLICE_X33Y78.CE      net (fanout=34)       1.247   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0002
    SLICE_X33Y78.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr<9>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[1].gen_fifos.mpmc_write_fifo_0/popaddr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.794ns logic, 3.091ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (SLICE_X31Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.423ns (3.356 - 3.779)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X35Y87.A6      net (fanout=28)       2.299   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X35Y87.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline.gen_write.Pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and00001
    SLICE_X31Y83.CE      net (fanout=34)       0.641   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000
    SLICE_X31Y83.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/popaddr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.794ns logic, 2.940ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6 (SLICE_X18Y108.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.872ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.267ns (3.782 - 3.515)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X18Y108.C6     net (fanout=28)       0.634   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X18Y108.CLK    Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<6>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_6
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (0.238ns logic, 0.634ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (SLICE_X18Y108.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.267ns (3.782 - 3.515)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X18Y108.D6     net (fanout=28)       0.635   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X18Y108.CLK    Tah         (-Th)     0.195   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<7>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_7
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.238ns logic, 0.635ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (SLICE_X18Y111.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.267ns (3.782 - 3.515)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y103.DQ     Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/u_ff_phy_init_data_sel
    SLICE_X18Y111.B4     net (fanout=28)       0.989   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/phy_init_data_sel
    SLICE_X18Y111.CLK    Tah         (-Th)     0.196   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux<12>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_mux0000<12>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/addr_mux_12
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.237ns logic, 0.989ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.993ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (SLICE_X0Y128.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.139ns (3.629 - 3.768)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y97.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[25].u_ff_gate_dly
    SLICE_X0Y128.A2      net (fanout=1)        2.186   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<25>
    SLICE_X0Y128.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_gate_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (0.457ns logic, 2.186ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (SLICE_X0Y131.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.193ns (3.630 - 3.823)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.DQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<35>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[35].u_ff_gate_dly
    SLICE_X0Y131.A2      net (fanout=1)        1.960   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<35>
    SLICE_X0Y131.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_gate_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.478ns logic, 1.960ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (SLICE_X0Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    2.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.209ns (3.559 - 3.768)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y97.AQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<27>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[24].u_ff_gate_dly
    SLICE_X0Y51.A6       net (fanout=1)        1.959   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<24>
    SLICE_X0Y51.CLK      Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_gate_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.457ns logic, 1.959ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (SLICE_X0Y48.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.291ns (3.826 - 3.535)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y48.DQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[3].u_ff_gate_dly
    SLICE_X0Y48.A5       net (fanout=1)        0.408   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<3>
    SLICE_X0Y48.CLK      Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_gate_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.195ns logic, 0.408ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff (SLICE_X0Y29.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[8].u_ff_gate_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.275ns (3.884 - 3.609)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[8].u_ff_gate_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.AQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[8].u_ff_gate_dly
    SLICE_X0Y29.A5       net (fanout=1)        0.526   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<8>
    SLICE_X0Y29.CLK      Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_gate_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.195ns logic, 0.526ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (SLICE_X0Y31.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.286ns (3.895 - 3.609)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y31.DQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<11>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate_dly[11].u_ff_gate_dly
    SLICE_X0Y31.A3       net (fanout=1)        0.555   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_r<11>
    SLICE_X0Y31.CLK      Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs<2>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_gate_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.195ns logic, 0.555ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.898ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (3.401 - 3.676)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X20Y66.A2      net (fanout=1)        0.955   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<0>
    SLICE_X20Y66.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.457ns logic, 0.955ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.255ns (3.401 - 3.656)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y66.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X20Y66.A6      net (fanout=1)        0.805   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<4>
    SLICE_X20Y66.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.457ns logic, 0.805ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.275ns (3.401 - 3.676)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.BQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X20Y66.A3      net (fanout=1)        0.781   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<1>
    SLICE_X20Y66.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.457ns logic, 0.781ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.238ns (3.657 - 3.419)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.DQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X20Y66.A5      net (fanout=1)        0.366   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
    SLICE_X20Y66.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.195ns logic, 0.366ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.238ns (3.657 - 3.419)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X20Y66.A4      net (fanout=1)        0.637   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<2>
    SLICE_X20Y66.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.195ns logic, 0.637ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (SLICE_X20Y66.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.238ns (3.657 - 3.419)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y66.BQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X20Y66.A3      net (fanout=1)        0.718   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_r<1>
    SLICE_X20Y66.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy_PhyIF_DP_RdFIFO_Push_tmp2<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.195ns logic, 0.718ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.916ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.415 - 3.678)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X12Y67.A2      net (fanout=1)        0.964   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<0>
    SLICE_X12Y67.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.478ns logic, 0.964ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.415 - 3.678)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.BQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X12Y67.A3      net (fanout=1)        0.772   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<1>
    SLICE_X12Y67.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.478ns logic, 0.772ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 1)
  Clock Path Skew:      -0.263ns (3.415 - 3.678)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.DQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X12Y67.A5      net (fanout=1)        0.568   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
    SLICE_X12Y67.CLK     Tas                   0.007   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.478ns logic, 0.568ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_sys_clk_pin * 2;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.249ns (3.672 - 3.423)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y66.AQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X12Y67.A6      net (fanout=1)        0.423   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<4>
    SLICE_X12Y67.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.195ns logic, 0.423ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.251ns (3.672 - 3.421)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.CQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X12Y67.A4      net (fanout=1)        0.490   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<2>
    SLICE_X12Y67.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (SLICE_X12Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.251ns (3.672 - 3.421)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.DQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X12Y67.A5      net (fanout=1)        0.523   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_a_r<3>
    SLICE_X12Y67.CLK     Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.214ns logic, 0.523ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.676ns.
 Maximum delay is   1.862ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y241.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y241.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y241.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y240.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (1.098ns logic, 0.807ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.301 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y256.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y240.CE1    net (fanout=8)        0.807   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>
    ILOGIC_X0Y240.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (1.074ns logic, 0.807ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y117.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y117.CLK    Tice1ck               0.581   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.885ns (1.098ns logic, 0.787ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.296 - 0.223)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y102.Q1     Tickq                 0.517   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y117.CE1    net (fanout=8)        0.787   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>
    ILOGIC_X0Y117.CLKB   Tice1ck               0.557   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (1.074ns logic, 0.787ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y107.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.737ns logic, 0.342ns route)
                                                       (68.3% logic, 31.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y100.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y107.CE1    net (fanout=8)        0.342   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>
    ILOGIC_X0Y107.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.763ns logic, 0.342ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y267.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y267.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y267.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLKB   Tickce1     (-Th)    -0.261   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y266.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Destination Clock:    system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y260.Q1     Tickq                 0.476   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y266.CE1    net (fanout=8)        0.348   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>
    ILOGIC_X0Y266.CLK    Tickce1     (-Th)    -0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/stg1_out_fall_sg1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_writecopimage_0 = MAXDELAY 
FROM TIMEGRP         "microblaze_0_to_writecopimage_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 57 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.021ns.
--------------------------------------------------------------------------------

Paths for end point system_i/writecopimage_0/writecopimage_0/DATA_MB_9 (SLICE_X11Y82.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA (RAM)
  Destination:          system_i/writecopimage_0/writecopimage_0/DATA_MB_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA to system_i/writecopimage_0/writecopimage_0/DATA_MB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y83.AMUX    Tshcko                1.640   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMA
    SLICE_X11Y82.D2      net (fanout=2)        1.353   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<14>
    SLICE_X11Y82.CLK     Tas                   0.028   system_i/writecopimage_0_XIL_NPI_WrFIFO_Data<41>
                                                       system_i/writecopimage_0/writecopimage_0/DATA_MB_9_rstpot
                                                       system_i/writecopimage_0/writecopimage_0/DATA_MB_9
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.668ns logic, 1.353ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point system_i/writecopimage_0/writecopimage_0/ADDR_MB_11 (SLICE_X28Y91.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA (RAM)
  Destination:          system_i/writecopimage_0/writecopimage_0/ADDR_MB_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA to system_i/writecopimage_0/writecopimage_0/ADDR_MB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y82.AMUX    Tshcko                1.640   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMA
    SLICE_X28Y91.A1      net (fanout=2)        1.347   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<20>
    SLICE_X28Y91.CLK     Tas                   0.007   system_i/writecopimage_0_XIL_NPI_Addr<14>
                                                       system_i/writecopimage_0/writecopimage_0/ADDR_MB_11_rstpot
                                                       system_i/writecopimage_0/writecopimage_0/ADDR_MB_11
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.647ns logic, 1.347ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/writecopimage_0/writecopimage_0/DATA_MB_23 (SLICE_X16Y81.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC (RAM)
  Destination:          system_i/writecopimage_0/writecopimage_0/DATA_MB_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC to system_i/writecopimage_0/writecopimage_0/DATA_MB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y82.CMUX    Tshcko                1.668   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC
    SLICE_X16Y81.A2      net (fanout=2)        1.289   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<16>
    SLICE_X16Y81.CLK     Tas                   0.007   system_i/writecopimage_0_XIL_NPI_WrFIFO_Data<26>
                                                       system_i/writecopimage_0/writecopimage_0/DATA_MB_23_rstpot
                                                       system_i/writecopimage_0/writecopimage_0/DATA_MB_23
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (1.675ns logic, 1.289ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_writecopimage_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_writecopimage_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/writecopimage_0/writecopimage_0/ADDR_MB_5 (SLICE_X25Y82.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA (RAM)
  Destination:          system_i/writecopimage_0/writecopimage_0/ADDR_MB_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA to system_i/writecopimage_0/writecopimage_0/ADDR_MB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y82.AMUX    Tshcko                1.509   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA
    SLICE_X25Y82.C6      net (fanout=2)        0.287   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<26>
    SLICE_X25Y82.CLK     Tah         (-Th)     0.195   system_i/writecopimage_0_XIL_NPI_Addr<6>
                                                       system_i/writecopimage_0/writecopimage_0/ADDR_MB_5_rstpot
                                                       system_i/writecopimage_0/writecopimage_0/ADDR_MB_5
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (1.314ns logic, 0.287ns route)
                                                       (82.1% logic, 17.9% route)
--------------------------------------------------------------------------------

Paths for end point system_i/writecopimage_0/writecopimage_0/ADDR_MB_26 (SLICE_X32Y88.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 (RAM)
  Destination:          system_i/writecopimage_0/writecopimage_0/ADDR_MB_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 to system_i/writecopimage_0/writecopimage_0/ADDR_MB_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.B       Tshcko                1.405   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<3>
                                                       system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1
    SLICE_X32Y88.D6      net (fanout=2)        0.491   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<5>
    SLICE_X32Y88.CLK     Tah         (-Th)     0.216   system_i/writecopimage_0_XIL_NPI_Addr<26>
                                                       system_i/writecopimage_0/writecopimage_0/ADDR_MB_26_rstpot
                                                       system_i/writecopimage_0/writecopimage_0/ADDR_MB_26
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.189ns logic, 0.491ns route)
                                                       (70.8% logic, 29.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/writecopimage_0/writecopimage_0/DATA_MB_31 (SLICE_X16Y82.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB (RAM)
  Destination:          system_i/writecopimage_0/writecopimage_0/DATA_MB_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB to system_i/writecopimage_0/writecopimage_0/DATA_MB_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y82.BMUX    Tshcko                1.527   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_writecopimage_0/microblaze_0_to_writecopimage_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB
    SLICE_X16Y82.A5      net (fanout=2)        0.379   system_i/microblaze_0_to_writecopimage_0_FSL_S_Data<24>
    SLICE_X16Y82.CLK     Tah         (-Th)     0.219   system_i/writecopimage_0_XIL_NPI_WrFIFO_Data<37>
                                                       system_i/writecopimage_0/writecopimage_0/DATA_MB_31_rstpot
                                                       system_i/writecopimage_0/writecopimage_0/DATA_MB_31
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (1.308ns logic, 0.379ns route)
                                                       (77.5% logic, 22.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_readfgcop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.360ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_27 (SLICE_X42Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC to system_i/readfgcop_0/readfgcop_0/ADDR_MB_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.CMUX    Tshcko                1.668   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<5>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC
    SLICE_X42Y99.DX      net (fanout=1)        0.690   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<4>
    SLICE_X42Y99.CLK     Tdick                 0.002   system_i/readfgcop_0_XIL_NPI_Addr<27>
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_27
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.670ns logic, 0.690ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_9 (SLICE_X43Y90.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC to system_i/readfgcop_0/readfgcop_0/ADDR_MB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.CMUX    Tshcko                1.668   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC
    SLICE_X43Y90.CX      net (fanout=1)        0.648   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<22>
    SLICE_X43Y90.CLK     Tdick                 0.004   system_i/readfgcop_0_XIL_NPI_Addr<10>
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_9
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.672ns logic, 0.648ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_25 (SLICE_X44Y98.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB to system_i/readfgcop_0/readfgcop_0/ADDR_MB_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y94.BMUX    Tshcko                1.660   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<5>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB
    SLICE_X44Y98.CX      net (fanout=1)        0.605   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<6>
    SLICE_X44Y98.CLK     Tdick                -0.005   system_i/readfgcop_0_XIL_NPI_Addr<26>
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_25
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (1.655ns logic, 0.605ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_readfgcop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_readfgcop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_8 (SLICE_X43Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.B       Tshcko                1.405   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB_D1
    SLICE_X43Y90.BX      net (fanout=1)        0.286   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<23>
    SLICE_X43Y90.CLK     Tckdi       (-Th)     0.231   system_i/readfgcop_0_XIL_NPI_Addr<10>
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_8
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (1.174ns logic, 0.286ns route)
                                                       (80.4% logic, 19.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_14 (SLICE_X43Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.474ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y95.B       Tshcko                1.405   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1
    SLICE_X43Y95.DX      net (fanout=1)        0.288   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<17>
    SLICE_X43Y95.CLK     Tckdi       (-Th)     0.219   system_i/readfgcop_0_XIL_NPI_Addr<14>
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_14
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (1.186ns logic, 0.288ns route)
                                                       (80.5% logic, 19.5% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readfgcop_0/readfgcop_0/ADDR_MB_10 (SLICE_X43Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1 (RAM)
  Destination:          system_i/readfgcop_0/readfgcop_0/ADDR_MB_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1 to system_i/readfgcop_0/readfgcop_0/ADDR_MB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y90.C       Tshcko                1.414   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<21>
                                                       system_i/microblaze_0_to_readfgcop_0/microblaze_0_to_readfgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMC_D1
    SLICE_X43Y90.DX      net (fanout=1)        0.288   system_i/microblaze_0_to_readfgcop_0_FSL_S_Data<21>
    SLICE_X43Y90.CLK     Tckdi       (-Th)     0.219   system_i/readfgcop_0_XIL_NPI_Addr<10>
                                                       system_i/readfgcop_0/readfgcop_0/ADDR_MB_10
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (1.195ns logic, 0.288ns route)
                                                       (80.6% logic, 19.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM 
TIMEGRP         "readfgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.329ns.
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7 (SLICE_X48Y79.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.329ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y48.A       Tshcko                1.515   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1
    SLICE_X41Y63.A1      net (fanout=1)        1.613   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<7>
    SLICE_X41Y63.A       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<7>1
    SLICE_X45Y78.D1      net (fanout=1)        1.646   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<7>
    SLICE_X45Y78.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<7>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X48Y79.D2      net (fanout=3)        1.209   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X48Y79.CLK     Tas                   0.158   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<7>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<7>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[7].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.329ns (1.861ns logic, 4.468ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (SLICE_X51Y80.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y48.A       Tshcko                1.515   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1
    SLICE_X41Y63.A1      net (fanout=1)        1.613   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<7>
    SLICE_X41Y63.A       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<7>1
    SLICE_X45Y78.D1      net (fanout=1)        1.646   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<7>
    SLICE_X45Y78.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<7>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X51Y80.D2      net (fanout=3)        1.311   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<7>
    SLICE_X51Y80.CLK     Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3<7>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_op3<7>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (1.731ns logic, 4.570ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (SLICE_X50Y78.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.294ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y48.C       Tshcko                1.537   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1
    SLICE_X40Y63.A5      net (fanout=1)        1.189   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<3>
    SLICE_X40Y63.A       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<6>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<3>1
    SLICE_X44Y78.D1      net (fanout=1)        1.817   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<3>
    SLICE_X44Y78.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<3>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<3>
    SLICE_X50Y78.D2      net (fanout=3)        1.379   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<3>
    SLICE_X50Y78.CLK     Tas                   0.184   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<3>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<3>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[3].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.294ns (1.909ns logic, 4.385ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_readfgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         "readfgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst (SLICE_X48Y57.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y55.CMUX    Tshcko                1.535   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC
    SLICE_X48Y57.C5      net (fanout=1)        0.363   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<28>
    SLICE_X48Y57.CLK     Tah         (-Th)     0.217   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<29>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<28>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (1.318ns logic, 0.363ns route)
                                                       (78.4% logic, 21.6% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst (SLICE_X48Y57.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.687ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y55.B       Tshcko                1.405   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMB_D1
    SLICE_X48Y57.D5      net (fanout=1)        0.498   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<29>
    SLICE_X48Y57.CLK     Tah         (-Th)     0.216   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<29>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<29>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.687ns (1.189ns logic, 0.498ns route)
                                                       (70.5% logic, 29.5% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst (SLICE_X48Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.716ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y55.C       Tshcko                1.414   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
                                                       system_i/readfgcop_0_to_microblaze_0/readfgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory1_RAMC_D1
    SLICE_X48Y57.B5      net (fanout=1)        0.524   system_i/readfgcop_0_to_microblaze_0_FSL_S_Data<27>
    SLICE_X48Y57.CLK     Tah         (-Th)     0.222   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<29>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<27>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (1.192ns logic, 0.524ns route)
                                                       (69.5% logic, 30.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM 
TIMEGRP         "microblaze_0_to_readbgcop_0_fsl" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.443ns.
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_19 (SLICE_X36Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB to system_i/readbgcop_0/readbgcop_0/ADDR_MB_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y96.BMUX    Tshcko                1.660   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMB
    SLICE_X36Y97.AX      net (fanout=1)        0.795   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<12>
    SLICE_X36Y97.CLK     Tdick                -0.012   system_i/readbgcop_0_XIL_NPI_Addr<22>
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_19
    -------------------------------------------------  ---------------------------
    Total                                      2.443ns (1.648ns logic, 0.795ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_23 (SLICE_X40Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA to system_i/readbgcop_0/readbgcop_0/ADDR_MB_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.AMUX    Tshcko                1.640   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<5>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA
    SLICE_X40Y97.AX      net (fanout=1)        0.774   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<8>
    SLICE_X40Y97.CLK     Tdick                -0.012   system_i/readbgcop_0_XIL_NPI_Addr<26>
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_23
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (1.628ns logic, 0.774ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_14 (SLICE_X34Y96.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y95.B       Tshcko                1.527   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<15>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMB_D1
    SLICE_X34Y96.DX      net (fanout=1)        0.773   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<17>
    SLICE_X34Y96.CLK     Tdick                 0.002   system_i/readbgcop_0_XIL_NPI_Addr<14>
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_14
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (1.529ns logic, 0.773ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_microblaze_0_to_readbgcop_0 = MAXDELAY FROM TIMEGRP         "microblaze_0_to_readbgcop_0_fsl" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_24 (SLICE_X40Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.A       Tshcko                1.394   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<5>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1
    SLICE_X40Y97.BX      net (fanout=1)        0.292   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<7>
    SLICE_X40Y97.CLK     Tckdi       (-Th)     0.242   system_i/readbgcop_0_XIL_NPI_Addr<26>
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_24
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (1.152ns logic, 0.292ns route)
                                                       (79.8% logic, 20.2% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_26 (SLICE_X40Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.B       Tshcko                1.405   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<5>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMB_D1
    SLICE_X40Y97.DX      net (fanout=1)        0.277   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<5>
    SLICE_X40Y97.CLK     Tckdi       (-Th)     0.230   system_i/readbgcop_0_XIL_NPI_Addr<26>
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_26
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (1.175ns logic, 0.277ns route)
                                                       (80.9% logic, 19.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/readbgcop_0/readbgcop_0/ADDR_MB_22 (SLICE_X36Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1 (RAM)
  Destination:          system_i/readbgcop_0/readbgcop_0/ADDR_MB_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1 to system_i/readbgcop_0/readbgcop_0/ADDR_MB_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y96.C       Tshcko                1.414   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<9>
                                                       system_i/microblaze_0_to_readbgcop_0/microblaze_0_to_readbgcop_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory4_RAMC_D1
    SLICE_X36Y97.DX      net (fanout=1)        0.277   system_i/microblaze_0_to_readbgcop_0_FSL_S_Data<9>
    SLICE_X36Y97.CLK     Tckdi       (-Th)     0.230   system_i/readbgcop_0_XIL_NPI_Addr<22>
                                                       system_i/readbgcop_0/readbgcop_0/ADDR_MB_22
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.184ns logic, 0.277ns route)
                                                       (81.0% logic, 19.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM 
TIMEGRP         "readbgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 196 paths analyzed, 196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.025ns.
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (SLICE_X51Y75.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16 (FF)
  Requirement:          16.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.CMUX    Tshcko                1.668   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC
    SLICE_X36Y61.B1      net (fanout=1)        2.088   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<16>
    SLICE_X36Y61.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<16>1
    SLICE_X37Y71.B3      net (fanout=1)        0.969   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<16>
    SLICE_X37Y71.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<16>
    SLICE_X51Y75.D1      net (fanout=3)        1.928   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<16>
    SLICE_X51Y75.CLK     Tas                   0.184   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<16>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<16>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[16].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (2.040ns logic, 4.985ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16 (SLICE_X51Y75.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y52.CMUX    Tshcko                1.668   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<15>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory3_RAMC
    SLICE_X36Y61.B1      net (fanout=1)        2.088   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<16>
    SLICE_X36Y61.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<16>1
    SLICE_X37Y71.B3      net (fanout=1)        0.969   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<16>
    SLICE_X37Y71.B       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<17>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<16>
    SLICE_X51Y75.D1      net (fanout=3)        1.928   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<16>
    SLICE_X51Y75.CLK     Tas                   0.028   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<16>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<16>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.884ns logic, 4.985ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (SLICE_X50Y78.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.739ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.C       Tshcko                1.537   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMC_D1
    SLICE_X40Y63.A1      net (fanout=1)        1.634   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<3>
    SLICE_X40Y63.A       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<6>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<3>1
    SLICE_X44Y78.D1      net (fanout=1)        1.817   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/FSL_Get_Data<3>
    SLICE_X44Y78.D       Tilo                  0.094   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_ex_result_i<3>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<3>
    SLICE_X50Y78.D2      net (fanout=3)        1.379   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd<3>
    SLICE_X50Y78.CLK     Tas                   0.184   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<3>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<3>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Using_FPGA_LUT6.Gen_Bit[3].MUXF7_I1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.739ns (1.909ns logic, 4.830ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ASYNC_FIFO_readbgcop_0_to_microblaze_0 = MAXDELAY FROM TIMEGRP         "readbgcop_0_to_microblaze_0_fsl" 16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst (SLICE_X45Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.819ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.A       Tshcko                1.394   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMA_D1
    SLICE_X45Y60.D6      net (fanout=1)        0.620   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<25>
    SLICE_X45Y60.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<25>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (1.199ns logic, 0.620ns route)
                                                       (65.9% logic, 34.1% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst (SLICE_X41Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1 to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.A       Tshcko                1.394   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<3>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory5_RAMA_D1
    SLICE_X41Y63.A6      net (fanout=1)        0.782   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<7>
    SLICE_X41Y63.CLK     Tah         (-Th)     0.197   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<10>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<7>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (1.197ns logic, 0.782ns route)
                                                       (60.5% logic, 39.5% route)
--------------------------------------------------------------------------------

Paths for end point system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst (SLICE_X45Y60.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB (RAM)
  Destination:          system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB to system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y55.BMUX    Tshcko                1.527   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<21>
                                                       system_i/readbgcop_0_to_microblaze_0/readbgcop_0_to_microblaze_0/Using_FIFO.Async_FIFO_Gen.Use_Control.Use_DPRAM1.Async_FIFO_I1/Mram_Memory2_RAMB
    SLICE_X45Y60.C5      net (fanout=1)        0.766   system_i/readbgcop_0_to_microblaze_0_FSL_S_Data<24>
    SLICE_X45Y60.CLK     Tah         (-Th)     0.195   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/MEM_FSL_Result<25>
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FIFO_Data<24>1
                                                       system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/Read_FSL_Performance.Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.332ns logic, 0.766ns route)
                                                       (63.5% logic, 36.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"         
TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 898 paths analyzed, 764 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.424ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (SLICE_X2Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Skew:      -0.281ns (3.473 - 3.754)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y110.CQ     Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X5Y98.D4       net (fanout=3)        1.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_wren
    SLICE_X5Y98.D        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X2Y87.SR       net (fanout=4)        0.870   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X2Y87.CLK      Tsrck                 0.552   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.096ns logic, 2.320ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 1)
  Clock Path Skew:      -0.320ns (3.473 - 3.793)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Clock Uncertainty:    0.202ns

  Clock Uncertainty:          0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y100.AQ     Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X5Y98.D1       net (fanout=6)        1.177   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_phyif.gen_noecc_skip.ctrl_phyif_dqs_o_d1
    SLICE_X5Y98.D        Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages_0_mux00001
    SLICE_X2Y87.SR       net (fanout=4)        0.870   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>
    SLICE_X2Y87.CLK      Tsrck                 0.552   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.117ns logic, 2.047ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0 (SLICE_X2Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.166 - 0.129)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y91.AQ       Tcko                  0.445   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_0
    SLICE_X2Y82.SR       net (fanout=1)        0.868   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<0>
    SLICE_X2Y82.CLK      Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.990ns logic, 0.868ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (SLICE_X3Y82.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.659ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.141 - 0.129)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 6.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y91.BQ       Tcko                  0.445   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1
    SLICE_X3Y82.SR       net (fanout=2)        0.669   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>
    SLICE_X3Y82.CLK      Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1<1>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.990ns logic, 0.669ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (SLICE_X8Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.434 - 1.342)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.BQ       Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_1
    SLICE_X8Y79.A6       net (fanout=7)        0.312   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X8Y79.CLK      Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_mux0000<11>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.214ns logic, 0.312ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (SLICE_X5Y86.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/clk_125_0000MHz90PLL0 falling at 14.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 falling at 14.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y86.AQ       Tcko                  0.409   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X5Y86.BX       net (fanout=2)        0.290   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r1
    SLICE_X5Y86.CLK      Tckdi       (-Th)     0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dm_ce_r2
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.183ns logic, 0.290ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (SLICE_X8Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (1.434 - 1.342)
  Source Clock:         system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Destination Clock:    system_i/clk_125_0000MHz90PLL0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y81.DQ       Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r_3
    SLICE_X8Y79.A5       net (fanout=5)        0.384   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<3>
    SLICE_X8Y79.CLK      Tah         (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f<0>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_mux0000<11>1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_f_0
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.214ns logic, 0.384ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0"
        TS_sys_clk_pin * 1.25 PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y84.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y86.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y91.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst90_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"         
TS_sys_clk_pin * 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19693 paths analyzed, 8953 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.476ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1 (SLICE_X50Y31.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.223ns (1.284 - 1.507)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4
    SLICE_X23Y44.C3      net (fanout=1)        0.753   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<4>
    SLICE_X23Y44.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D5      net (fanout=1)        0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X51Y31.A1      net (fanout=30)       3.139   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X51Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv1_INV_0
    SLICE_X50Y31.SR      net (fanout=1)        0.449   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv
    SLICE_X50Y31.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (1.467ns logic, 5.704ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 5)
  Clock Path Skew:      -0.247ns (1.284 - 1.531)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_7
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4
    SLICE_X23Y44.C4      net (fanout=7)        0.674   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4
    SLICE_X23Y44.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D5      net (fanout=1)        0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X51Y31.A1      net (fanout=30)       3.139   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X51Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv1_INV_0
    SLICE_X50Y31.SR      net (fanout=1)        0.449   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv
    SLICE_X50Y31.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.467ns logic, 5.625ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.245ns (1.284 - 1.529)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.BQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_10
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9
    SLICE_X23Y44.D3      net (fanout=6)        0.783   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X51Y31.A1      net (fanout=30)       3.139   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X51Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv1_INV_0
    SLICE_X50Y31.SR      net (fanout=1)        0.449   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Pop_inv
    SLICE_X50Y31.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
    -------------------------------------------------  ---------------------------
    Total                                      6.881ns (1.373ns logic, 5.508ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1 (SLICE_X49Y31.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.251ns (1.256 - 1.507)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4
    SLICE_X23Y44.C3      net (fanout=1)        0.753   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<4>
    SLICE_X23Y44.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D5      net (fanout=1)        0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X50Y31.A1      net (fanout=30)       3.176   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X50Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121
    SLICE_X49Y31.CE      net (fanout=2)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001
    SLICE_X49Y31.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.149ns logic, 5.722ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.275ns (1.256 - 1.531)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_7
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4
    SLICE_X23Y44.C4      net (fanout=7)        0.674   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4
    SLICE_X23Y44.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D5      net (fanout=1)        0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X50Y31.A1      net (fanout=30)       3.176   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X50Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121
    SLICE_X49Y31.CE      net (fanout=2)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001
    SLICE_X49Y31.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (1.149ns logic, 5.643ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.273ns (1.256 - 1.529)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.BQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_10
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9
    SLICE_X23Y44.D3      net (fanout=6)        0.783   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X50Y31.A1      net (fanout=30)       3.176   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X50Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121
    SLICE_X49Y31.CE      net (fanout=2)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001
    SLICE_X49Y31.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_1
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (1.055ns logic, 5.526ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2 (SLICE_X49Y31.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.251ns (1.256 - 1.507)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r_4
    SLICE_X23Y44.C3      net (fanout=1)        0.753   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/pushaddr_r<4>
    SLICE_X23Y44.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D5      net (fanout=1)        0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X50Y31.A1      net (fanout=30)       3.176   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X50Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121
    SLICE_X49Y31.CE      net (fanout=2)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001
    SLICE_X49Y31.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (1.149ns logic, 5.722ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 5)
  Clock Path Skew:      -0.275ns (1.256 - 1.531)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y41.AQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_7
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4
    SLICE_X23Y44.C4      net (fanout=7)        0.674   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_4
    SLICE_X23Y44.C       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D5      net (fanout=1)        0.226   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty94
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X50Y31.A1      net (fanout=30)       3.176   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X50Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121
    SLICE_X49Y31.CE      net (fanout=2)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001
    SLICE_X49Y31.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (1.149ns logic, 5.643ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 4)
  Clock Path Skew:      -0.273ns (1.256 - 1.529)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.BQ      Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_10
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9
    SLICE_X23Y44.D3      net (fanout=6)        0.783   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/gen_popaddr_special_case.popaddr_i_9
    SLICE_X23Y44.D       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B1      net (fanout=1)        0.885   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty118
    SLICE_X24Y44.B       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/Empty136
    SLICE_X24Y44.A5      net (fanout=8)        0.252   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
    SLICE_X24Y44.A       Tilo                  0.094   system_i/readbgcop_0_XIL_NPI_RdFIFO_Empty
                                                       system_i/readbgcop_0/readbgcop_0/latency_counter_mux0000<0>111
    SLICE_X50Y31.A1      net (fanout=30)       3.176   system_i/readbgcop_0_XIL_NPI_RdFIFO_Pop
    SLICE_X50Y31.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/last_pop_d1
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not000121
    SLICE_X49Y31.CE      net (fanout=2)        0.430   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001
    SLICE_X49Y31.CLK     Tceck                 0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<3>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_2
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (1.055ns logic, 5.526ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39 (SLICE_X26Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (3.663 - 3.380)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.DQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<39>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39
    SLICE_X26Y71.DX      net (fanout=2)        0.301   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<39>
    SLICE_X26Y71.CLK     Tckdi       (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<39>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_39
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.195ns logic, 0.301ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7 (SLICE_X25Y64.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_7 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.267ns (3.664 - 3.397)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_7 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y64.CQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<8>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_7
    SLICE_X25Y64.DX      net (fanout=2)        0.287   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<7>
    SLICE_X25Y64.CLK     Tckdi       (-Th)     0.219   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.195ns logic, 0.287ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36 (SLICE_X26Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_36 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.283ns (3.663 - 3.380)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    system_i/clk_125_0000MHzPLL0 rising at 0.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_36 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.AQ      Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<39>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_36
    SLICE_X26Y71.AX      net (fanout=2)        0.318   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly<36>
    SLICE_X26Y71.CLK     Tckdi       (-Th)     0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1<39>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_delay_d1_36
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.185ns logic, 0.318ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1"
        TS_sys_clk_pin * 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_0_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y231.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: fpga_0_DDR2_SDRAM_DDR2_CS_n_pin_1_OBUF/REV
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y234.REV
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_oddr_dqs/N2/SR
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/N0/SR
  Location pin: OLOGIC_X0Y96.SR
  Clock network: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Logical resource: system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"         
TS_sys_clk_pin * 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 403805 paths analyzed, 17497 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.460ns.
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5 (SLICE_X1Y140.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (3.689 - 3.660)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[3].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X2Y131.A3      net (fanout=212)      4.454   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X2Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001
    SLICE_X1Y140.SR      net (fanout=2)        0.982   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
    SLICE_X1Y140.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    -------------------------------------------------  ---------------------------
    Total                                      6.548ns (1.112ns logic, 5.436ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (1.585 - 1.473)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyinc_gate
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_1
    SLICE_X2Y131.A5      net (fanout=75)       4.123   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate<1>
    SLICE_X2Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001
    SLICE_X1Y140.SR      net (fanout=2)        0.982   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
    SLICE_X1Y140.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.091ns logic, 5.105ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.112ns (1.585 - 1.473)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y75.AQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyinc_gate
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate_0
    SLICE_X2Y131.A1      net (fanout=73)       4.016   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_gate<0>
    SLICE_X2Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or00001
    SLICE_X1Y140.SR      net (fanout=2)        0.982   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000
    SLICE_X1Y140.CLK     Tsrck                 0.547   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate<5>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5
    -------------------------------------------------  ---------------------------
    Total                                      6.089ns (1.091ns logic, 4.998ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (SLICE_X4Y138.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.037ns (3.623 - 3.660)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[3].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X4Y131.A3      net (fanout=212)      4.464   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X4Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X4Y138.SR      net (fanout=2)        0.754   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X4Y138.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      6.328ns (1.110ns logic, 5.218ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.519 - 1.485)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.DQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
    SLICE_X4Y131.A1      net (fanout=44)       3.919   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
    SLICE_X4Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X4Y138.SR      net (fanout=2)        0.754   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X4Y138.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      5.762ns (1.089ns logic, 4.673ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (1.519 - 1.485)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1
    SLICE_X4Y131.A2      net (fanout=66)       3.322   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs<1>
    SLICE_X4Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X4Y138.SR      net (fanout=2)        0.754   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X4Y138.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      5.165ns (1.089ns logic, 4.076ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7 (SLICE_X5Y135.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (3.617 - 3.660)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 8.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.AQ      Tcko                  0.471   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[3].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode/data_d2
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X4Y131.A3      net (fanout=212)      4.464   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i
    SLICE_X4Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X5Y135.SR      net (fanout=2)        0.608   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X5Y135.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (1.110ns logic, 5.072ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.513 - 1.485)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.DQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
    SLICE_X4Y131.A1      net (fanout=44)       3.919   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
    SLICE_X4Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X5Y135.SR      net (fanout=2)        0.608   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X5Y135.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      5.616ns (1.089ns logic, 4.527ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.513 - 1.485)
  Source Clock:         clockgoing_pin_OBUF rising at 0.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y85.BQ       Tcko                  0.450   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs_1
    SLICE_X4Y131.A2      net (fanout=66)       3.322   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/count_dqs<1>
    SLICE_X4Y131.A       Tilo                  0.094   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<6>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or00001
    SLICE_X5Y135.SR      net (fanout=2)        0.608   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000
    SLICE_X5Y135.CLK     Tsrck                 0.545   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyinc_dqs_7
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.089ns logic, 3.930ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4 (SLICE_X4Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96 (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (3.728 - 3.436)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96 to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y70.AQ       Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<99>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1_96
    SLICE_X4Y75.AX       net (fanout=2)        0.469   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/data_in_d1<96>
    SLICE_X4Y75.CLK      Tckdi       (-Th)     0.236   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1<7>
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rd_data_fall_1x_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.178ns logic, 0.469ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r (SLICE_X38Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.293ns (3.729 - 3.436)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y131.DQ     Tcko                  0.414   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r
    SLICE_X38Y131.AX     net (fanout=1)        0.477   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ctrl_ref_flag_r
    SLICE_X38Y131.CLK    Tckdi       (-Th)     0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.185ns logic, 0.477ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid (SLICE_X9Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r (FF)
  Destination:          system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 0)
  Clock Path Skew:      0.273ns (3.688 - 3.415)
  Source Clock:         system_i/clk_125_0000MHzPLL0 rising at 16.000ns
  Destination Clock:    clockgoing_pin_OBUF rising at 16.000ns
  Clock Uncertainty:    0.211ns

  Clock Uncertainty:          0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r to system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y67.AQ      Tcko                  0.433   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/u_calib_rden_srl_out_r
    SLICE_X9Y67.AX       net (fanout=2)        0.461   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_srl_out_r
    SLICE_X9Y67.CLK      Tckdi       (-Th)     0.229   system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid
                                                       system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_valid
    -------------------------------------------------  ---------------------------
    Total                                      0.665ns (0.204ns logic, 0.461ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3"
        TS_sys_clk_pin * 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clockgoing_pin_OBUF
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y58.C
  Clock network: clockgoing_pin_OBUF
--------------------------------------------------------------------------------
Slack: 12.001ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Logical resource: system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y57.C
  Clock network: clockgoing_pin_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD       
  TIMEGRP         
"system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"         
TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 891 paths analyzed, 500 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.485ns.
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X3Y8.ENBWRENL), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.295ns (3.602 - 3.897)
  Source Clock:         clockgoing_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X90Y18.CQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
                                                         dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X90Y19.B5        net (fanout=2)        0.404   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X90Y19.B         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    SLICE_X91Y28.C6        net (fanout=9)        0.884   video_ready1
    SLICE_X91Y28.C         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X3Y8.ENBWRENL   net (fanout=8)        1.047   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X3Y8.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.387ns (1.052ns logic, 2.335ns route)
                                                         (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.364ns (Levels of Logic = 2)
  Clock Path Skew:      -0.269ns (3.602 - 3.871)
  Source Clock:         clockgoing_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X91Y19.AQ        Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                         dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X90Y19.B4        net (fanout=2)        0.381   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X90Y19.B         Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                         dvi/DVIData/PixCnt/PixelActive1
    SLICE_X91Y28.C6        net (fanout=9)        0.884   video_ready1
    SLICE_X91Y28.C         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X3Y8.ENBWRENL   net (fanout=8)        1.047   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X3Y8.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.364ns (1.052ns logic, 2.312ns route)
                                                         (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (1.498 - 1.492)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X85Y29.AQ        Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0
    SLICE_X91Y28.C2        net (fanout=24)       1.274   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]
    SLICE_X91Y28.C         Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en1
    RAMB36_X3Y8.ENBWRENL   net (fanout=8)        1.047   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/tmp_ram_rd_en
    RAMB36_X3Y8.CLKBWRCLKL Trcck_ENB             0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ---------------------------------------------------  ---------------------------
    Total                                        3.279ns (0.958ns logic, 2.321ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0 (SLICE_X94Y29.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.326ns (3.571 - 3.897)
  Source Clock:         clockgoing_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.CQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X90Y19.B5      net (fanout=2)        0.404   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X90Y19.B       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    SLICE_X91Y27.A6      net (fanout=9)        1.061   video_ready1
    SLICE_X91Y27.A       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X94Y29.CE      net (fanout=6)        0.887   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X94Y29.CLK     Tceck                 0.229   pixelfeed/feeder_dout<3>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.867ns logic, 2.352ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (3.571 - 3.871)
  Source Clock:         clockgoing_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y19.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X90Y19.B4      net (fanout=2)        0.381   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X90Y19.B       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    SLICE_X91Y27.A6      net (fanout=9)        1.061   video_ready1
    SLICE_X91Y27.A       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X94Y29.CE      net (fanout=6)        0.887   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X94Y29.CLK     Tceck                 0.229   pixelfeed/feeder_dout<3>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.867ns logic, 2.329ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.617 - 0.630)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y23.BQ      Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1
    SLICE_X91Y27.A4      net (fanout=8)        0.846   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
    SLICE_X91Y27.A       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X94Y29.CE      net (fanout=6)        0.887   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X94Y29.CLK     Tceck                 0.229   pixelfeed/feeder_dout<3>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (0.773ns logic, 1.733ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1 (SLICE_X94Y29.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.326ns (3.571 - 3.897)
  Source Clock:         clockgoing_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y18.CQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
                                                       dvi/DVIData/PixCnt/RgnAY/FSM.State/Out_1
    SLICE_X90Y19.B5      net (fanout=2)        0.404   dvi/DVIData/PixCnt/RgnAY/FSM.State/Out<1>
    SLICE_X90Y19.B       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    SLICE_X91Y27.A6      net (fanout=9)        1.061   video_ready1
    SLICE_X91Y27.A       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X94Y29.CE      net (fanout=6)        0.887   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X94Y29.CLK     Tceck                 0.229   pixelfeed/feeder_dout<3>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.219ns (0.867ns logic, 2.352ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.300ns (3.571 - 3.871)
  Source Clock:         clockgoing_pin_OBUF rising at 16.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y19.AQ      Tcko                  0.450   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<2>
                                                       dvi/DVIData/PixCnt/RgnAX/FSM.State/Out_1
    SLICE_X90Y19.B4      net (fanout=2)        0.381   dvi/DVIData/PixCnt/RgnAX/FSM.State/Out<1>
    SLICE_X90Y19.B       Tilo                  0.094   dvi/DVIData/SyncBuf/Out<2>
                                                       dvi/DVIData/PixCnt/PixelActive1
    SLICE_X91Y27.A6      net (fanout=9)        1.061   video_ready1
    SLICE_X91Y27.A       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X94Y29.CE      net (fanout=6)        0.887   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X94Y29.CLK     Tceck                 0.229   pixelfeed/feeder_dout<3>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.867ns logic, 2.329ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.617 - 0.630)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 0.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y23.BQ      Tcko                  0.450   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1
    SLICE_X91Y27.A4      net (fanout=8)        0.846   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state[1]
    SLICE_X91Y27.A       Tilo                  0.094   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X94Y29.CE      net (fanout=6)        0.887   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X94Y29.CLK     Tceck                 0.229   pixelfeed/feeder_dout<3>
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/dout_i_1
    -------------------------------------------------  ---------------------------
    Total                                      2.506ns (0.773ns logic, 1.733ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12 (SLICE_X89Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_12 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.138 - 0.129)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_12 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y27.AQ      Tcko                  0.433   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count[12]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_12
    SLICE_X89Y27.BX      net (fanout=3)        0.164   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count[12]
    SLICE_X89Y27.CLK     Tckdi       (-Th)     0.231   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[12]
                                                       pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.202ns logic, 0.164ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y4.ADDRBL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.197ns (0.781 - 0.584)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X89Y24.CQ        Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2
    RAMB36_X3Y4.ADDRBL5    net (fanout=17)       0.463   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[2]
    RAMB36_X3Y4.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.583ns (0.120ns logic, 0.463ns route)
                                                         (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X3Y4.ADDRBU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2 (FF)
  Destination:          pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.777 - 0.584)
  Source Clock:         clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Destination Clock:    clock_generator_0_CLKOUT4_pin_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2 to pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X89Y24.CQ        Tcko                  0.414   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[3]
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1_2
    RAMB36_X3Y4.ADDRBU5    net (fanout=17)       0.463   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/gl0.rd/rpntr/count_d1[2]
    RAMB36_X3Y4.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.583ns (0.120ns logic, 0.463ns route)
                                                         (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4 = PERIOD
        TIMEGRP
        "system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT4"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Logical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKBL
  Location pin: RAMB36_X3Y8.REGCLKBWRRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: pixelfeed/feeder_fifo/BU2/U0/gconvfifo.rf/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X3Y2.CLKBWRCLKL
  Clock network: clock_generator_0_CLKOUT4_pin_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.742ns|            0|            0|            0|       425778|
| TS_MC_RD_DATA_SEL             |      5.000ns|      4.780ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |      5.000ns|      4.548ns|          N/A|            0|            0|           57|            0|
| TS_MC_GATE_DLY                |      5.000ns|      2.993ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |      5.000ns|      1.898ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |      5.000ns|      1.916ns|          N/A|            0|            0|            5|            0|
| TS_system_i_clock_generator_0_|      8.000ns|      5.424ns|          N/A|            0|            0|          898|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT0                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      8.000ns|      7.476ns|          N/A|            0|            0|        19693|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT1                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT2                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     16.000ns|     13.460ns|          N/A|            0|            0|       403805|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT3                          |             |             |             |             |             |             |             |
| TS_system_i_clock_generator_0_|     20.000ns|     19.485ns|          N/A|            0|            0|          891|            0|
| clock_generator_0_SIG_PLL0_CLK|             |             |             |             |             |             |             |
| OUT4                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.805|         |    1.829|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.805|         |    1.829|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.809|         |    1.833|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.809|         |    1.833|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.667|         |    1.691|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.667|         |    1.691|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0>|         |    1.805|         |    1.829|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  |         |    1.805|         |    1.829|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1>|         |    1.764|         |    1.788|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  |         |    1.764|         |    1.788|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2>|         |    1.809|         |    1.833|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  |         |    1.809|         |    1.833|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3>|         |    1.667|         |    1.691|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  |         |    1.667|         |    1.691|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4>|         |    1.823|         |    1.847|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  |         |    1.823|         |    1.847|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5>|         |    1.838|         |    1.862|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  |         |    1.838|         |    1.862|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6>|         |    1.792|         |    1.816|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  |         |    1.792|         |    1.816|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>|         |    1.817|         |    1.841|
fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  |         |    1.817|         |    1.841|
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_pin
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_pin|   10.969|    3.115|    3.908|    4.211|
------------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 426405 paths, 16 nets, and 34508 connections

Design statistics:
   Minimum period:  19.485ns{1}   (Maximum frequency:  51.322MHz)
   Maximum path delay from/to any node:   7.025ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 28 14:20:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 765 MB



