
---------- Begin Simulation Statistics ----------
final_tick                                33379953500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189040                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481940                       # Number of bytes of host memory used
host_op_rate                                   367121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.04                       # Real time elapsed on the host
host_tick_rate                              383521687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16453175                       # Number of instructions simulated
sim_ops                                      31952505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033380                       # Number of seconds simulated
sim_ticks                                 33379953500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.675991                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503191                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32907                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1230                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34261982                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149791                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366308                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          230                       # TLB misses on write requests
system.cpu0.numCycles                        66759907                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32497925                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               86                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              279                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                13                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             96                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              83                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    279                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6453175                       # Number of instructions committed
system.cpu1.committedOps                     13036125                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             10.345213                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3462800                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1588113                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        21742                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     937141                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          513                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       42003370                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.096663                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3264658                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          613                       # TLB misses on write requests
system.cpu1.numCycles                        66759468                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             364539      2.80%      2.80% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               10166070     77.98%     80.78% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   962      0.01%     80.79% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  92736      0.71%     81.50% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                14726      0.11%     81.61% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.61% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.63% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 14500      0.11%     81.74% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.74% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 50231      0.39%     82.12% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  2952      0.02%     82.15% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 50290      0.39%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                47135      0.36%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.89% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                3611      0.03%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.92% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              639      0.00%     82.93% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.93% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.93% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             4529      0.03%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1241844      9.53%     92.49% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               851796      6.53%     99.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            88511      0.68%     99.70% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38876      0.30%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                13036125                       # Class of committed instruction
system.cpu1.tickCycles                       24756098                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       276274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        553576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3203451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6406967                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21060                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             222367                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64310                       # Transaction distribution
system.membus.trans_dist::CleanEvict           211964                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54934                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54934                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222368                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       830877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       830877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 830877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21863104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21863104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21863104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277302                       # Request fanout histogram
system.membus.reqLayer4.occupancy           872682500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1493164500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730512                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730512                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730512                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730512                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635743                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635743                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635743                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635743                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21564220500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21564220500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21564220500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21564220500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366255                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366255                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366255                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366255                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485924                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485924                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485924                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485924                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13183.134820                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13183.134820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13183.134820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13183.134820                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635727                       # number of writebacks
system.cpu0.icache.writebacks::total          1635727                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635743                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635743                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635743                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635743                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19928477500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19928477500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19928477500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19928477500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485924                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485924                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485924                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485924                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12183.134820                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12183.134820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12183.134820                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12183.134820                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635727                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730512                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635743                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635743                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21564220500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21564220500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485924                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485924                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13183.134820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13183.134820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635743                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635743                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19928477500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19928477500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485924                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485924                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12183.134820                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12183.134820                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366255                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635743                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057936                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28565783                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28565783                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402046                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402046                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402046                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402046                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722634                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722634                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722634                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722634                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14184857500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14184857500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14184857500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14184857500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124680                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175198                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175198                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175198                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175198                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19629.380156                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19629.380156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19629.380156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19629.380156                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       418439                       # number of writebacks
system.cpu0.dcache.writebacks::total           418439                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85339                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85339                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637295                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637295                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11143981500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11143981500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11143981500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11143981500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154508                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154508                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154508                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154508                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17486.378365                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17486.378365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17486.378365                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17486.378365                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637279                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466728                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6991763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6991763500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430295                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14980.381507                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14980.381507                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18087                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6282535000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6282535000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14003.479397                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14003.479397                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438479                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438479                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255906                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255906                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7193094000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7193094000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28108.344470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28108.344470                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67252                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67252                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4861446500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4861446500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25769.114358                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25769.114358                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039341                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637295                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338259                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634735                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634735                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2613442                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2613442                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2613442                       # number of overall hits
system.cpu1.icache.overall_hits::total        2613442                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       651057                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        651057                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       651057                       # number of overall misses
system.cpu1.icache.overall_misses::total       651057                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  18166107500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  18166107500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  18166107500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  18166107500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3264499                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3264499                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3264499                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3264499                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.199436                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.199436                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.199436                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.199436                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27902.483961                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27902.483961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27902.483961                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27902.483961                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       651041                       # number of writebacks
system.cpu1.icache.writebacks::total           651041                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       651057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       651057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       651057                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       651057                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  17515050500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  17515050500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  17515050500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  17515050500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.199436                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.199436                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.199436                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.199436                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26902.483961                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26902.483961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26902.483961                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26902.483961                       # average overall mshr miss latency
system.cpu1.icache.replacements                651041                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2613442                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2613442                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       651057                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       651057                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  18166107500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  18166107500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3264499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3264499                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.199436                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.199436                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27902.483961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27902.483961                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       651057                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       651057                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  17515050500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  17515050500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.199436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.199436                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26902.483961                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26902.483961                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3264499                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           651057                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.014152                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26767049                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26767049                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2085943                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2085943                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2086848                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2086848                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       338011                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        338011                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       339160                       # number of overall misses
system.cpu1.dcache.overall_misses::total       339160                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  13186833000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13186833000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  13186833000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13186833000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2423954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2423954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2426008                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2426008                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.139446                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.139446                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.139802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.139802                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 39013.029162                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39013.029162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 38880.861540                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38880.861540                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       136763                       # number of writebacks
system.cpu1.dcache.writebacks::total           136763                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        59628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        59628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        59628                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        59628                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       278383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       278383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       279421                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       279421                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10707637500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10707637500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10775377500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10775377500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.114847                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.114847                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.115177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.115177                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 38463.690312                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38463.690312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 38563.234331                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38563.234331                       # average overall mshr miss latency
system.cpu1.dcache.replacements                279404                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1320562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1320562                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       212374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       212374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8957647500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8957647500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1532936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1532936                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 42178.644749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42178.644749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         8345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8345                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       204029                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       204029                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   8347912500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8347912500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.133097                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.133097                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 40915.323312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40915.323312                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       765381                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        765381                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       125637                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       125637                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4229185500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4229185500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       891018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       891018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.141004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.141004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 33661.942740                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33661.942740                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        51283                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        51283                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        74354                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        74354                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2359725000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2359725000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.083448                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.083448                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 31736.355811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31736.355811                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          905                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          905                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1149                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1149                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.559396                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.559396                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     67740000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     67740000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 65260.115607                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 65260.115607                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2366268                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           279420                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.468499                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         19687484                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        19687484                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1633400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595485                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              514737                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              182592                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2926214                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1633400                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595485                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             514737                       # number of overall hits
system.l2.overall_hits::.cpu1.data             182592                       # number of overall hits
system.l2.overall_hits::total                 2926214                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            136320                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             96829                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2343                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41810                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           136320                       # number of overall misses
system.l2.overall_misses::.cpu1.data            96829                       # number of overall misses
system.l2.overall_misses::total                277302                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    197035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3622277000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  10928622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   8371516500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23119451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    197035500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3622277000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  10928622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   8371516500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23119451000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635743                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          651057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          279421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3203516                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635743                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         651057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         279421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3203516                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.209383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.346534                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086562                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.209383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.346534                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086562                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84095.390525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86636.618034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80168.882042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86456.707185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83372.824574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84095.390525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86636.618034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80168.882042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86456.707185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83372.824574                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64310                       # number of writebacks
system.l2.writebacks::total                     64310                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       136320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        96829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       136320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        96829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    173605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3204177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   9565422000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   7403236500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20346441000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    173605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3204177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   9565422000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   7403236500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20346441000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.209383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.346534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.209383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.346534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086562                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74095.390525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76636.618034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70168.882042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76456.810460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73372.860636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74095.390525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76636.618034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70168.882042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76456.810460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73372.860636                       # average overall mshr miss latency
system.l2.replacements                         279179                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       555202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           555202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       555202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       555202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2286768                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2286768                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2286768                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2286768                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        18155                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18155                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            53132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                208105                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          21253                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54934                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2930399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1663928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4594327500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        74385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            263039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.285716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.208844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87004.512930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 78291.464734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83633.587578                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        21253                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2593589000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1451398500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4044987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.285716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.208844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77004.512930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 68291.464734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73633.587578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1633400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        514737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2148137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       136320                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    197035500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  10928622000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11125657500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       651057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2286800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.209383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.060636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84095.390525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80168.882042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80235.228576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       136320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       138663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    173605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   9565422000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9739027500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.209383                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.060636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74095.390525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70168.882042                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70235.228576                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       129460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            569972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         8129                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        75576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           83705                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    691878000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   6707588000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7399466000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       205036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        653677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.018119                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.368599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.128053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85112.313938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88752.884514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88399.330984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         8129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        75576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        83705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    610588000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   5951838000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6562426000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.368599                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.128053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75112.313938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78753.016831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78399.450451                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.022807                       # Cycle average of tags in use
system.l2.tags.total_refs                     6388811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280203                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.800652                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.596160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.676014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      561.136182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       67.852439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       70.762012                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.150973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.547985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.066262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999046                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51535939                       # Number of tag accesses
system.l2.tags.data_accesses                 51535939                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2675840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       8724480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6196992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17747264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      8724480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8874432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4115840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4115840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         136320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          96828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              277301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64310                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4492277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         80163084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        261368848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        185650109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             531674318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4492277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    261368848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        265861125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123302748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123302748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123302748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4492277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        80163084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       261368848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       185650109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            654977066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    136320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     93607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000518940750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3827                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3827                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              610979                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58742                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64310                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277302                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3288                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1785                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3833763000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1370070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8971525500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13991.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32741.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   166717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48676                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277302                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  233842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.814942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.758323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.220690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57893     47.80%     47.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37287     30.79%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13141     10.85%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4365      3.60%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2420      2.00%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1336      1.10%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          984      0.81%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          728      0.60%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2965      2.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3827                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.528874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.456891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.278236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1067     27.88%     27.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           659     17.22%     45.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           954     24.93%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          796     20.80%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          266      6.95%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           44      1.15%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            9      0.24%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.18%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.13%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.08%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3827                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.313736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.776608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3203     83.69%     83.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      1.62%     85.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              487     12.73%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               69      1.80%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3827                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17536896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  210432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3999936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17747328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4115840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       525.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       119.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    531.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    123.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33379730500                       # Total gap between requests
system.mem_ctrls.avgGap                      97712.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       149952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2671616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      8724480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5990848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3999936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4492277.078816182911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 80036540.494282007217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 261368848.222032457590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 179474426.170186251402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 119830484.485246524215                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       136320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        96829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     77328250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1481486000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   3972652250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3440059000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 810892110000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33003.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35433.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29142.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35527.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12609113.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            489811140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            260340795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           878926860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169608240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2634961680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14158632990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        894842880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19487124585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.797236                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2197928000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1114620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30067405500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            374985660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199305810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1077533100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          156636540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2634961680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14484094440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        620770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19548287310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        585.629555                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1489806500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1114620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30775527000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2940476                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       619512                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2286768                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          576350                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           263039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          263039                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2286800                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       653677                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4907213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1953155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       838245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9610482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209374080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     67566976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     83334272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26635712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              386911040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          279179                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4115840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3482695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077527                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3461635     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21060      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3482695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6045453500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420873506                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         979190279                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956303776                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453809608                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33379953500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
