Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Apr 17 10:18:58 2025
| Host         : pikespeak running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 17
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 17     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on character[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on character[10] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on character[11] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on character[12] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on character[13] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on character[14] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on character[15] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on character[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on character[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on character[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on character[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on character[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on character[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on character[7] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on character[8] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on character[9] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on result relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>


