{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735511093554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735511093555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 14:24:53 2024 " "Processing started: Sun Dec 29 14:24:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735511093555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511093555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511093555 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511094322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735511094567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/extend.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_file.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALU.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUDecoder.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempreprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempreprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempreprocess " "Found entity 1: mempreprocess" {  } { { "mempreprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempreprocess.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mempostprocess.sv 1 1 " "Found 1 design units, including 1 entities, in source file mempostprocess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mempostprocess " "Found entity 1: mempostprocess" {  } { { "mempostprocess.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/mempostprocess.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gshare.sv 1 1 " "Found 1 design units, including 1 entities, in source file gshare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gshare " "Found entity 1: gshare" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndex.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndex " "Found entity 1: branchIndex" {  } { { "branchIndex.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndex.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTB.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB " "Found entity 1: BTB" {  } { { "BTB.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTB.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_status.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_status.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_status " "Found entity 1: register_status" {  } { { "register_status.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/register_status.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "infodecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file infodecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 infodecoder " "Found entity 1: infodecoder" {  } { { "infodecoder.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/infodecoder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodeextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decodeextend " "Found entity 1: decodeextend" {  } { { "decodeextend.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob instructionValues.sv(33) " "Verilog HDL Declaration information at instructionValues.sv(33): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionValues.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionValues.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionValues " "Found entity 1: instructionValues" {  } { { "instructionValues.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instructionValues.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROBrenamebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROBrenamebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROBrenamebuffer " "Found entity 1: ROBrenamebuffer" {  } { { "ROBrenamebuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ROBrenamebuffer.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBuffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file reorderBuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBuffer " "Found entity 1: reorderBuffer" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114695 ""} { "Info" "ISGN_ENTITY_NAME" "2 writeCommit " "Found entity 2: writeCommit" {  } { { "reorderBuffer.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchALU " "Found entity 1: branchALU" {  } { { "branchALU.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchALU.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob CDBArbiter.sv(48) " "Verilog HDL Declaration information at CDBArbiter.sv(48): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiter.sv 2 2 " "Found 2 design units, including 2 entities, in source file CDBArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 commonDataBus " "Found entity 1: commonDataBus" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114701 ""} { "Info" "ISGN_ENTITY_NAME" "2 CDBArbiter " "Found entity 2: CDBArbiter" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURStationEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURStationEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURStationEntry " "Found entity 1: ALURStationEntry" {  } { { "ALURStationEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRSEntry.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRSEntry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRSEntry " "Found entity 1: branchRSEntry" {  } { { "branchRSEntry.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRSEntry.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchTargetResolve.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchTargetResolve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchTargetResolve " "Found entity 1: branchTargetResolve" {  } { { "branchTargetResolve.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchTargetResolve.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUSelect.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUSelect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelect " "Found entity 1: ALUSelect" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchSelect.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchSelect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchSelect " "Found entity 1: branchSelect" {  } { { "branchSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchSelect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srcMux.sv 1 1 " "Found 1 design units, including 1 entities, in source file srcMux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srcMux " "Found entity 1: srcMux" {  } { { "srcMux.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/srcMux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imemTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file imemTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imemTest " "Found entity 1: imemTest" {  } { { "imemTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imemTest.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCSelectLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PCSelectLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCSelectLogic " "Found entity 1: PCSelectLogic" {  } { { "PCSelectLogic.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/PCSelectLogic.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSArbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSArbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSArbiter " "Found entity 1: RSArbiter" {  } { { "RSArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSArbiter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INDEX index instrFetchUnit.sv(17) " "Verilog HDL Declaration information at instrFetchUnit.sv(17): object \"INDEX\" differs only in case from object \"index\" in the same scope" {  } { { "instrFetchUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrFetchUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrFetchUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrFetchUnit " "Found entity 1: instrFetchUnit" {  } { { "instrFetchUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "instr_decode.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionalUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file functionalUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 functionalUnit " "Found entity 1: functionalUnit" {  } { { "functionalUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob ALURS.sv(5) " "Verilog HDL Declaration information at ALURS.sv(5): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "ALURS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALURS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALURS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALURS " "Found entity 1: ALURS" {  } { { "ALURS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob branchRS.sv(9) " "Verilog HDL Declaration information at branchRS.sv(9): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "branchRS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchRS " "Found entity 1: branchRS" {  } { { "branchRS.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renameStage.sv 1 1 " "Found 1 design units, including 1 entities, in source file renameStage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 renameStage " "Found entity 1: renameStage" {  } { { "renameStage.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfileTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfileTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileTest " "Found entity 1: regfileTest" {  } { { "regfileTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/regfileTest.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcSelectTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcSelectTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcSelectTest " "Found entity 1: pcSelectTest" {  } { { "pcSelectTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/pcSelectTest.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchIndexTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchIndexTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchIndexTest " "Found entity 1: branchIndexTest" {  } { { "branchIndexTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchIndexTest.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BTBTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file BTBTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTBTest " "Found entity 1: BTBTest" {  } { { "BTBTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/BTBTest.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regStatusTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file regStatusTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regStatusTest " "Found entity 1: regStatusTest" {  } { { "regStatusTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/regStatusTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerFileTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFileTest " "Found entity 1: registerFileTest" {  } { { "registerFileTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/registerFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSArbiterTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSArbiterTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSArbiterTest " "Found entity 1: RSArbiterTest" {  } { { "RSArbiterTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSArbiterTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file RSTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RSTest " "Found entity 1: RSTest" {  } { { "RSTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RSTest.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUSelectTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUSelectTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSelectTest " "Found entity 1: ALUSelectTest" {  } { { "ALUSelectTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelectTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CDBArbiterTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file CDBArbiterTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CDBArbiterTest " "Found entity 1: CDBArbiterTest" {  } { { "CDBArbiterTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiterTest.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob reorderBufferTest.sv(3) " "Verilog HDL Declaration information at reorderBufferTest.sv(3): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "reorderBufferTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reorderBufferTest.sv 1 1 " "Found 1 design units, including 1 entities, in source file reorderBufferTest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reorderBufferTest " "Found entity 1: reorderBufferTest" {  } { { "reorderBufferTest.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "robValue1 ROBValue1 RISCV.sv(106) " "Verilog HDL Declaration information at RISCV.sv(106): object \"robValue1\" differs only in case from object \"ROBValue1\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "robValue2 ROBValue2 RISCV.sv(106) " "Verilog HDL Declaration information at RISCV.sv(106): object \"robValue2\" differs only in case from object \"ROBValue2\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 106 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROB rob RISCV.sv(27) " "Verilog HDL Declaration information at RISCV.sv(27): object \"ROB\" differs only in case from object \"rob\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735511114763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV.sv 1 1 " "Found 1 design units, including 1 entities, in source file RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuSim.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpuSim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuSim " "Found entity 1: cpuSim" {  } { { "cpuSim.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/cpuSim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511114766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511114766 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735511115055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 RISCV.sv(184) " "Verilog HDL assignment warning at RISCV.sv(184): truncated value with size 8 to match size of target (6)" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735511115105 "|RISCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeCommit writeCommit:inputBus " "Elaborating entity \"writeCommit\" for hierarchy \"writeCommit:inputBus\"" {  } { { "RISCV.sv" "inputBus" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commonDataBus commonDataBus:dataBus " "Elaborating entity \"commonDataBus\" for hierarchy \"commonDataBus:dataBus\"" {  } { { "RISCV.sv" "dataBus" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrFetchUnit instrFetchUnit:fetchStage " "Elaborating entity \"instrFetchUnit\" for hierarchy \"instrFetchUnit:fetchStage\"" {  } { { "RISCV.sv" "fetchStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSelectLogic instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect " "Elaborating entity \"PCSelectLogic\" for hierarchy \"instrFetchUnit:fetchStage\|PCSelectLogic:pcSelect\"" {  } { { "instrFetchUnit.sv" "pcSelect" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB instrFetchUnit:fetchStage\|BTB:branchTargetBuffer " "Elaborating entity \"BTB\" for hierarchy \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\"" {  } { { "instrFetchUnit.sv" "branchTargetBuffer" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gshare instrFetchUnit:fetchStage\|gshare:predictor " "Elaborating entity \"gshare\" for hierarchy \"instrFetchUnit:fetchStage\|gshare:predictor\"" {  } { { "instrFetchUnit.sv" "predictor" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115369 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 255 gshare.sv(46) " "Verilog HDL warning at gshare.sv(46): number of words (32) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "gshare.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/gshare.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1735511115371 "|RISCV|instrFetchUnit:fetchStage|gshare:predictor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchIndex instrFetchUnit:fetchStage\|branchIndex:indexGen " "Elaborating entity \"branchIndex\" for hierarchy \"instrFetchUnit:fetchStage\|branchIndex:indexGen\"" {  } { { "instrFetchUnit.sv" "indexGen" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem instrFetchUnit:fetchStage\|imem:IMem " "Elaborating entity \"imem\" for hierarchy \"instrFetchUnit:fetchStage\|imem:IMem\"" {  } { { "instrFetchUnit.sv" "IMem" { Text "/home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115376 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 255 imem.sv(33) " "Verilog HDL warning at imem.sv(33): number of words (5) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1735511115383 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.data_a 0 imem.sv(31) " "Net \"iMem.data_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735511115401 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.waddr_a 0 imem.sv(31) " "Net \"iMem.waddr_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735511115401 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iMem.we_a 0 imem.sv(31) " "Net \"iMem.we_a\" at imem.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/imem.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735511115401 "|RISCV|instrFetchUnit:fetchStage|imem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decode instr_decode:decodeStage " "Elaborating entity \"instr_decode\" for hierarchy \"instr_decode:decodeStage\"" {  } { { "RISCV.sv" "decodeStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeextend instr_decode:decodeStage\|decodeextend:decodeExtender " "Elaborating entity \"decodeextend\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\"" {  } { { "instr_decode.sv" "decodeExtender" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infodecoder instr_decode:decodeStage\|decodeextend:decodeExtender\|infodecoder:maindecoder " "Elaborating entity \"infodecoder\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|infodecoder:maindecoder\"" {  } { { "decodeextend.sv" "maindecoder" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend instr_decode:decodeStage\|decodeextend:decodeExtender\|extend:extender " "Elaborating entity \"extend\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|extend:extender\"" {  } { { "decodeextend.sv" "extender" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder instr_decode:decodeStage\|decodeextend:decodeExtender\|ALUDecoder:ALUdecoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"instr_decode:decodeStage\|decodeextend:decodeExtender\|ALUDecoder:ALUdecoder\"" {  } { { "decodeextend.sv" "ALUdecoder" { Text "/home/voidknight/Downloads/CPU_Q/decodeextend.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file instr_decode:decodeStage\|register_file:regfile " "Elaborating entity \"register_file\" for hierarchy \"instr_decode:decodeStage\|register_file:regfile\"" {  } { { "instr_decode.sv" "regfile" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_status instr_decode:decodeStage\|register_status:regTable " "Elaborating entity \"register_status\" for hierarchy \"instr_decode:decodeStage\|register_status:regTable\"" {  } { { "instr_decode.sv" "regTable" { Text "/home/voidknight/Downloads/CPU_Q/instr_decode.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renameStage renameStage:instrRenameStage " "Elaborating entity \"renameStage\" for hierarchy \"renameStage:instrRenameStage\"" {  } { { "RISCV.sv" "instrRenameStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionValues renameStage:instrRenameStage\|instructionValues:valdet1 " "Elaborating entity \"instructionValues\" for hierarchy \"renameStage:instrRenameStage\|instructionValues:valdet1\"" {  } { { "renameStage.sv" "valdet1" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RSArbiter renameStage:instrRenameStage\|RSArbiter:arbiter " "Elaborating entity \"RSArbiter\" for hierarchy \"renameStage:instrRenameStage\|RSArbiter:arbiter\"" {  } { { "renameStage.sv" "arbiter" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchTargetResolve renameStage:instrRenameStage\|branchTargetResolve:targetResolver " "Elaborating entity \"branchTargetResolve\" for hierarchy \"renameStage:instrRenameStage\|branchTargetResolve:targetResolver\"" {  } { { "renameStage.sv" "targetResolver" { Text "/home/voidknight/Downloads/CPU_Q/renameStage.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURS ALURS:aluReservationStation " "Elaborating entity \"ALURS\" for hierarchy \"ALURS:aluReservationStation\"" {  } { { "RISCV.sv" "aluReservationStation" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALURStationEntry ALURS:aluReservationStation\|ALURStationEntry:entry1 " "Elaborating entity \"ALURStationEntry\" for hierarchy \"ALURS:aluReservationStation\|ALURStationEntry:entry1\"" {  } { { "ALURS.sv" "entry1" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSelect ALURS:aluReservationStation\|ALUSelect:selectLogic " "Elaborating entity \"ALUSelect\" for hierarchy \"ALURS:aluReservationStation\|ALUSelect:selectLogic\"" {  } { { "ALURS.sv" "selectLogic" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115512 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUSelect.sv(63) " "Verilog HDL Case Statement warning at ALUSelect.sv(63): incomplete case statement has no default case item" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 63 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1735511115514 "|RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALUSelect.sv(63) " "Verilog HDL Case Statement information at ALUSelect.sv(63): all case item expressions in this case statement are onehot" {  } { { "ALUSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/ALUSelect.sv" 63 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1735511115514 "|RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:op1 " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:op1\"" {  } { { "ALURS.sv" "op1" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:rob " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:rob\"" {  } { { "ALURS.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux ALURS:aluReservationStation\|srcMux:info " "Elaborating entity \"srcMux\" for hierarchy \"ALURS:aluReservationStation\|srcMux:info\"" {  } { { "ALURS.sv" "info" { Text "/home/voidknight/Downloads/CPU_Q/ALURS.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchRS branchRS:branchReservationStation " "Elaborating entity \"branchRS\" for hierarchy \"branchRS:branchReservationStation\"" {  } { { "RISCV.sv" "branchReservationStation" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchRSEntry branchRS:branchReservationStation\|branchRSEntry:entry1 " "Elaborating entity \"branchRSEntry\" for hierarchy \"branchRS:branchReservationStation\|branchRSEntry:entry1\"" {  } { { "branchRS.sv" "entry1" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchSelect branchRS:branchReservationStation\|branchSelect:selectLogic " "Elaborating entity \"branchSelect\" for hierarchy \"branchRS:branchReservationStation\|branchSelect:selectLogic\"" {  } { { "branchRS.sv" "selectLogic" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115556 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "branchSelect.sv(46) " "Verilog HDL Case Statement information at branchSelect.sv(46): all case item expressions in this case statement are onehot" {  } { { "branchSelect.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/branchSelect.sv" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1735511115558 "|RISCV|branchRS:branchReservationStation|branchSelect:selectLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:op1 " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:op1\"" {  } { { "branchRS.sv" "op1" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:rob " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:rob\"" {  } { { "branchRS.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srcMux branchRS:branchReservationStation\|srcMux:info " "Elaborating entity \"srcMux\" for hierarchy \"branchRS:branchReservationStation\|srcMux:info\"" {  } { { "branchRS.sv" "info" { Text "/home/voidknight/Downloads/CPU_Q/branchRS.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "functionalUnit functionalUnit:executeStage " "Elaborating entity \"functionalUnit\" for hierarchy \"functionalUnit:executeStage\"" {  } { { "RISCV.sv" "executeStage" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115574 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "request 0 functionalUnit.sv(25) " "Net \"request\" at functionalUnit.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "functionalUnit.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1735511115579 "|RISCV|functionalUnit:executeStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchALU functionalUnit:executeStage\|branchALU:branchUnit " "Elaborating entity \"branchALU\" for hierarchy \"functionalUnit:executeStage\|branchALU:branchUnit\"" {  } { { "functionalUnit.sv" "branchUnit" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU functionalUnit:executeStage\|ALU:computeUnit " "Elaborating entity \"ALU\" for hierarchy \"functionalUnit:executeStage\|ALU:computeUnit\"" {  } { { "functionalUnit.sv" "computeUnit" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDBArbiter functionalUnit:executeStage\|CDBArbiter:dataBusArbiter " "Elaborating entity \"CDBArbiter\" for hierarchy \"functionalUnit:executeStage\|CDBArbiter:dataBusArbiter\"" {  } { { "functionalUnit.sv" "dataBusArbiter" { Text "/home/voidknight/Downloads/CPU_Q/functionalUnit.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115592 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CDBArbiter.sv(109) " "Verilog HDL Case Statement information at CDBArbiter.sv(109): all case item expressions in this case statement are onehot" {  } { { "CDBArbiter.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/CDBArbiter.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1735511115598 "|RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorderBuffer reorderBuffer:rob " "Elaborating entity \"reorderBuffer\" for hierarchy \"reorderBuffer:rob\"" {  } { { "RISCV.sv" "rob" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROBrenamebuffer reorderBuffer:rob\|ROBrenamebuffer:renamebuffer " "Elaborating entity \"ROBrenamebuffer\" for hierarchy \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\"" {  } { { "reorderBuffer.sv" "renamebuffer" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511115625 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "instr_decode:decodeStage\|register_file:regfile\|regFile_rtl_0 " "Inferred dual-clock RAM node \"instr_decode:decodeStage\|register_file:regfile\|regFile_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1735511119124 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reorderBuffer:rob\|controlBuffer " "RAM logic \"reorderBuffer:rob\|controlBuffer\" is uninferred due to inappropriate RAM size" {  } { { "reorderBuffer.sv" "controlBuffer" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 54 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1735511119126 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reorderBuffer:rob\|updateBuffer " "RAM logic \"reorderBuffer:rob\|updateBuffer\" is uninferred due to inappropriate RAM size" {  } { { "reorderBuffer.sv" "updateBuffer" { Text "/home/voidknight/Downloads/CPU_Q/reorderBuffer.sv" 60 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1735511119126 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instr_decode:decodeStage\|register_file:regfile\|regFile " "RAM logic \"instr_decode:decodeStage\|register_file:regfile\|regFile\" is uninferred due to asynchronous read logic" {  } { { "register_file.sv" "regFile" { Text "/home/voidknight/Downloads/CPU_Q/register_file.sv" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1735511119126 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|validBuffer " "RAM logic \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|validBuffer\" is uninferred due to inappropriate RAM size" {  } { { "BTB.sv" "validBuffer" { Text "/home/voidknight/Downloads/CPU_Q/BTB.sv" 54 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1735511119126 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1735511119126 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|valueBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|valueBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|destinationBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|destinationBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram7_reorderBuffer_baf5ec2f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram7_reorderBuffer_baf5ec2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|addressBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|addressBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|regStatusBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|regStatusBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|oldPCBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|oldPCBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|previousIndexBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|previousIndexBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|valuebuffer1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|valuebuffer1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|valuebuffer2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|valuebuffer2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instr_decode:decodeStage\|register_status:regTable\|src1ROB_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instr_decode:decodeStage\|register_status:regTable\|src1ROB_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_register_status_56d9645f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_register_status_56d9645f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instr_decode:decodeStage\|register_status:regTable\|src2ROB_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instr_decode:decodeStage\|register_status:regTable\|src2ROB_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram1_register_status_56d9645f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram1_register_status_56d9645f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instr_decode:decodeStage\|register_status:regTable\|dependencyBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instr_decode:decodeStage\|register_status:regTable\|dependencyBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram2_register_status_56d9645f.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram2_register_status_56d9645f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instr_decode:decodeStage\|register_file:regfile\|regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instr_decode:decodeStage\|register_file:regfile\|regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instrFetchUnit:fetchStage\|imem:IMem\|iMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instrFetchUnit:fetchStage\|imem:IMem\|iMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_imem_37c714.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_imem_37c714.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instrFetchUnit:fetchStage\|gshare:predictor\|patternTable_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instrFetchUnit:fetchStage\|gshare:predictor\|patternTable_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_gshare_d55d801b.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_gshare_d55d801b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|targetBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|targetBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC-V.ram0_BTB_117dd.hdl.mif " "Parameter INIT_FILE set to db/RISC-V.ram0_BTB_117dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1735511123675 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735511123675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|altsyncram:valueBuffer_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|altsyncram:valueBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511123895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|altsyncram:valueBuffer_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|altsyncram:valueBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511123896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511123896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7s1 " "Found entity 1: altsyncram_k7s1" {  } { { "db/altsyncram_k7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_k7s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511124043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511124043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|altsyncram:destinationBuffer_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|altsyncram:destinationBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511124072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|altsyncram:destinationBuffer_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|altsyncram:destinationBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram7_reorderBuffer_baf5ec2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram7_reorderBuffer_baf5ec2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511124072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7s1 " "Found entity 1: altsyncram_r7s1" {  } { { "db/altsyncram_r7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_r7s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511124222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511124222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|altsyncram:addressBuffer_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|altsyncram:addressBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511124256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|altsyncram:addressBuffer_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|altsyncram:addressBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511124257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pir1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pir1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pir1 " "Found entity 1: altsyncram_pir1" {  } { { "db/altsyncram_pir1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_pir1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511124410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511124410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511124439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|altsyncram:regStatusBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124439 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511124439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7s1 " "Found entity 1: altsyncram_m7s1" {  } { { "db/altsyncram_m7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_m7s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511124583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511124583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511124614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124614 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511124614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7s1 " "Found entity 1: altsyncram_n7s1" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511124754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511124754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|altsyncram:previousIndexBuffer_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|altsyncram:previousIndexBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511124782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|altsyncram:previousIndexBuffer_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|altsyncram:previousIndexBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511124783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_05s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_05s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_05s1 " "Found entity 1: altsyncram_05s1" {  } { { "db/altsyncram_05s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_05s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511124909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511124909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer1_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511124938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer1_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511124939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511124939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sas1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sas1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sas1 " "Found entity 1: altsyncram_sas1" {  } { { "db/altsyncram_sas1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_sas1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer2_rtl_0 " "Elaborated megafunction instantiation \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511125105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer2_rtl_0 " "Instantiated megafunction \"reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|altsyncram:valuebuffer2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125105 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511125105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tas1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tas1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tas1 " "Found entity 1: altsyncram_tas1" {  } { { "db/altsyncram_tas1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_tas1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_decode:decodeStage\|register_status:regTable\|altsyncram:src1ROB_rtl_0 " "Elaborated megafunction instantiation \"instr_decode:decodeStage\|register_status:regTable\|altsyncram:src1ROB_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511125263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_decode:decodeStage\|register_status:regTable\|altsyncram:src1ROB_rtl_0 " "Instantiated megafunction \"instr_decode:decodeStage\|register_status:regTable\|altsyncram:src1ROB_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_register_status_56d9645f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_register_status_56d9645f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511125264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9s1 " "Found entity 1: altsyncram_o9s1" {  } { { "db/altsyncram_o9s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_o9s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_decode:decodeStage\|register_status:regTable\|altsyncram:src2ROB_rtl_0 " "Elaborated megafunction instantiation \"instr_decode:decodeStage\|register_status:regTable\|altsyncram:src2ROB_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511125407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_decode:decodeStage\|register_status:regTable\|altsyncram:src2ROB_rtl_0 " "Instantiated megafunction \"instr_decode:decodeStage\|register_status:regTable\|altsyncram:src2ROB_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram1_register_status_56d9645f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram1_register_status_56d9645f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125407 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511125407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p9s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p9s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p9s1 " "Found entity 1: altsyncram_p9s1" {  } { { "db/altsyncram_p9s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_p9s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_decode:decodeStage\|register_status:regTable\|altsyncram:dependencyBuffer_rtl_0 " "Elaborated megafunction instantiation \"instr_decode:decodeStage\|register_status:regTable\|altsyncram:dependencyBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511125550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_decode:decodeStage\|register_status:regTable\|altsyncram:dependencyBuffer_rtl_0 " "Instantiated megafunction \"instr_decode:decodeStage\|register_status:regTable\|altsyncram:dependencyBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram2_register_status_56d9645f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram2_register_status_56d9645f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125550 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511125550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9s1 " "Found entity 1: altsyncram_s9s1" {  } { { "db/altsyncram_s9s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_s9s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_decode:decodeStage\|register_file:regfile\|altsyncram:regFile_rtl_0 " "Elaborated megafunction instantiation \"instr_decode:decodeStage\|register_file:regfile\|altsyncram:regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511125687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_decode:decodeStage\|register_file:regfile\|altsyncram:regFile_rtl_0 " "Instantiated megafunction \"instr_decode:decodeStage\|register_file:regfile\|altsyncram:regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125687 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511125687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9o1 " "Found entity 1: altsyncram_g9o1" {  } { { "db/altsyncram_g9o1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_g9o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrFetchUnit:fetchStage\|imem:IMem\|altsyncram:iMem_rtl_0 " "Elaborated megafunction instantiation \"instrFetchUnit:fetchStage\|imem:IMem\|altsyncram:iMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511125828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrFetchUnit:fetchStage\|imem:IMem\|altsyncram:iMem_rtl_0 " "Instantiated megafunction \"instrFetchUnit:fetchStage\|imem:IMem\|altsyncram:iMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_imem_37c714.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_imem_37c714.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511125828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511125828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hc1 " "Found entity 1: altsyncram_8hc1" {  } { { "db/altsyncram_8hc1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_8hc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511125955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511125955 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1735511125974 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1735511125976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrFetchUnit:fetchStage\|gshare:predictor\|altsyncram:patternTable_rtl_0 " "Elaborated megafunction instantiation \"instrFetchUnit:fetchStage\|gshare:predictor\|altsyncram:patternTable_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511126056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrFetchUnit:fetchStage\|gshare:predictor\|altsyncram:patternTable_rtl_0 " "Instantiated megafunction \"instrFetchUnit:fetchStage\|gshare:predictor\|altsyncram:patternTable_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_gshare_d55d801b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_gshare_d55d801b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126057 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511126057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qq1 " "Found entity 1: altsyncram_2qq1" {  } { { "db/altsyncram_2qq1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_2qq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511126167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511126167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0 " "Elaborated megafunction instantiation \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511126187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0 " "Instantiated megafunction \"instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC-V.ram0_BTB_117dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC-V.ram0_BTB_117dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735511126188 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735511126188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auq1 " "Found entity 1: altsyncram_auq1" {  } { { "db/altsyncram_auq1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_auq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735511126303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511126303 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a8 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a9 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a10 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a11 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a12 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a13 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a14 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a15 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a16 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a17 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a18 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a19 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a20 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a21 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a22 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a23 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a24 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a25 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a26 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a27 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a28 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a29 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a30 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a31 " "Synthesized away node \"reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_n7s1.tdf" "" { Text "/home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511126813 "|RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1735511126813 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1735511126813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluAvailable VCC " "Pin \"aluAvailable\" is stuck at VCC" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735511140957 "|RISCV|aluAvailable"} { "Warning" "WMLS_MLS_STUCK_PIN" "branchAvailable VCC " "Pin \"branchAvailable\" is stuck at VCC" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735511140957 "|RISCV|branchAvailable"} { "Warning" "WMLS_MLS_STUCK_PIN" "cntrlFlow\[5\] GND " "Pin \"cntrlFlow\[5\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735511140957 "|RISCV|cntrlFlow[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735511140957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735511141984 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735511157588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg " "Generated suppressed messages file /home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511158254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735511159756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735511159756 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "224 " "Design contains 224 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[0\] " "Pin \"nextPC\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[1\] " "Pin \"nextPC\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[2\] " "Pin \"nextPC\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[3\] " "Pin \"nextPC\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[4\] " "Pin \"nextPC\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[5\] " "Pin \"nextPC\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[6\] " "Pin \"nextPC\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[7\] " "Pin \"nextPC\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[8\] " "Pin \"nextPC\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[9\] " "Pin \"nextPC\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[10\] " "Pin \"nextPC\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[11\] " "Pin \"nextPC\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[12\] " "Pin \"nextPC\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[13\] " "Pin \"nextPC\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[14\] " "Pin \"nextPC\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[15\] " "Pin \"nextPC\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[16\] " "Pin \"nextPC\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[17\] " "Pin \"nextPC\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[18\] " "Pin \"nextPC\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[19\] " "Pin \"nextPC\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[20\] " "Pin \"nextPC\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[21\] " "Pin \"nextPC\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[22\] " "Pin \"nextPC\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[23\] " "Pin \"nextPC\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[24\] " "Pin \"nextPC\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[25\] " "Pin \"nextPC\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[26\] " "Pin \"nextPC\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[27\] " "Pin \"nextPC\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[28\] " "Pin \"nextPC\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[29\] " "Pin \"nextPC\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[30\] " "Pin \"nextPC\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "nextPC\[31\] " "Pin \"nextPC\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[0\] " "Pin \"result\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[1\] " "Pin \"result\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[2\] " "Pin \"result\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[3\] " "Pin \"result\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[4\] " "Pin \"result\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[5\] " "Pin \"result\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[6\] " "Pin \"result\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[7\] " "Pin \"result\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[8\] " "Pin \"result\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[9\] " "Pin \"result\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[10\] " "Pin \"result\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[11\] " "Pin \"result\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[12\] " "Pin \"result\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[13\] " "Pin \"result\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[14\] " "Pin \"result\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[15\] " "Pin \"result\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[16\] " "Pin \"result\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[17\] " "Pin \"result\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[18\] " "Pin \"result\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[19\] " "Pin \"result\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[20\] " "Pin \"result\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[21\] " "Pin \"result\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[22\] " "Pin \"result\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[23\] " "Pin \"result\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[24\] " "Pin \"result\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[25\] " "Pin \"result\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[26\] " "Pin \"result\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[27\] " "Pin \"result\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[28\] " "Pin \"result\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[29\] " "Pin \"result\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[30\] " "Pin \"result\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "result\[31\] " "Pin \"result\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[0\] " "Pin \"regDest\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[1\] " "Pin \"regDest\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[2\] " "Pin \"regDest\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[3\] " "Pin \"regDest\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[4\] " "Pin \"regDest\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[5\] " "Pin \"regDest\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[6\] " "Pin \"regDest\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[7\] " "Pin \"regDest\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[8\] " "Pin \"regDest\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[9\] " "Pin \"regDest\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[10\] " "Pin \"regDest\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[11\] " "Pin \"regDest\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[12\] " "Pin \"regDest\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[13\] " "Pin \"regDest\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[14\] " "Pin \"regDest\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[15\] " "Pin \"regDest\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[16\] " "Pin \"regDest\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[17\] " "Pin \"regDest\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[18\] " "Pin \"regDest\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[19\] " "Pin \"regDest\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[20\] " "Pin \"regDest\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[21\] " "Pin \"regDest\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[22\] " "Pin \"regDest\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[23\] " "Pin \"regDest\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[24\] " "Pin \"regDest\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[25\] " "Pin \"regDest\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[26\] " "Pin \"regDest\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[27\] " "Pin \"regDest\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[28\] " "Pin \"regDest\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[29\] " "Pin \"regDest\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[30\] " "Pin \"regDest\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "regDest\[31\] " "Pin \"regDest\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[0\] " "Pin \"instrPC\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[1\] " "Pin \"instrPC\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[2\] " "Pin \"instrPC\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[3\] " "Pin \"instrPC\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[4\] " "Pin \"instrPC\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[5\] " "Pin \"instrPC\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[6\] " "Pin \"instrPC\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[7\] " "Pin \"instrPC\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[8\] " "Pin \"instrPC\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[9\] " "Pin \"instrPC\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[10\] " "Pin \"instrPC\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[11\] " "Pin \"instrPC\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[12\] " "Pin \"instrPC\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[13\] " "Pin \"instrPC\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[14\] " "Pin \"instrPC\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[15\] " "Pin \"instrPC\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[16\] " "Pin \"instrPC\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[17\] " "Pin \"instrPC\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[18\] " "Pin \"instrPC\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[19\] " "Pin \"instrPC\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[20\] " "Pin \"instrPC\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[21\] " "Pin \"instrPC\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[22\] " "Pin \"instrPC\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[23\] " "Pin \"instrPC\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[24\] " "Pin \"instrPC\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[25\] " "Pin \"instrPC\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[26\] " "Pin \"instrPC\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[27\] " "Pin \"instrPC\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[28\] " "Pin \"instrPC\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[29\] " "Pin \"instrPC\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[30\] " "Pin \"instrPC\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "instrPC\[31\] " "Pin \"instrPC\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 30 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[0\] " "Pin \"operand1\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[1\] " "Pin \"operand1\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[2\] " "Pin \"operand1\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[3\] " "Pin \"operand1\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[4\] " "Pin \"operand1\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[5\] " "Pin \"operand1\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[6\] " "Pin \"operand1\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[7\] " "Pin \"operand1\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[8\] " "Pin \"operand1\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[9\] " "Pin \"operand1\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[10\] " "Pin \"operand1\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[11\] " "Pin \"operand1\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[12\] " "Pin \"operand1\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[13\] " "Pin \"operand1\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[14\] " "Pin \"operand1\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[15\] " "Pin \"operand1\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[16\] " "Pin \"operand1\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[17\] " "Pin \"operand1\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[18\] " "Pin \"operand1\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[19\] " "Pin \"operand1\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[20\] " "Pin \"operand1\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[21\] " "Pin \"operand1\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[22\] " "Pin \"operand1\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[23\] " "Pin \"operand1\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[24\] " "Pin \"operand1\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[25\] " "Pin \"operand1\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[26\] " "Pin \"operand1\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[27\] " "Pin \"operand1\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[28\] " "Pin \"operand1\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[29\] " "Pin \"operand1\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[30\] " "Pin \"operand1\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand1\[31\] " "Pin \"operand1\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[0\] " "Pin \"operand2\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[1\] " "Pin \"operand2\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[2\] " "Pin \"operand2\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[3\] " "Pin \"operand2\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[4\] " "Pin \"operand2\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[5\] " "Pin \"operand2\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[6\] " "Pin \"operand2\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[7\] " "Pin \"operand2\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[8\] " "Pin \"operand2\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[9\] " "Pin \"operand2\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[10\] " "Pin \"operand2\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[11\] " "Pin \"operand2\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[12\] " "Pin \"operand2\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[13\] " "Pin \"operand2\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[14\] " "Pin \"operand2\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[15\] " "Pin \"operand2\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[16\] " "Pin \"operand2\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[17\] " "Pin \"operand2\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[18\] " "Pin \"operand2\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[19\] " "Pin \"operand2\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[20\] " "Pin \"operand2\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[21\] " "Pin \"operand2\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[22\] " "Pin \"operand2\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[23\] " "Pin \"operand2\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[24\] " "Pin \"operand2\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[25\] " "Pin \"operand2\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[26\] " "Pin \"operand2\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[27\] " "Pin \"operand2\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[28\] " "Pin \"operand2\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[29\] " "Pin \"operand2\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[30\] " "Pin \"operand2\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "operand2\[31\] " "Pin \"operand2\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[0\] " "Pin \"immExt\[0\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[1\] " "Pin \"immExt\[1\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[2\] " "Pin \"immExt\[2\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[3\] " "Pin \"immExt\[3\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[4\] " "Pin \"immExt\[4\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[5\] " "Pin \"immExt\[5\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[6\] " "Pin \"immExt\[6\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[7\] " "Pin \"immExt\[7\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[8\] " "Pin \"immExt\[8\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[9\] " "Pin \"immExt\[9\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[10\] " "Pin \"immExt\[10\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[11\] " "Pin \"immExt\[11\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[12\] " "Pin \"immExt\[12\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[13\] " "Pin \"immExt\[13\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[14\] " "Pin \"immExt\[14\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[15\] " "Pin \"immExt\[15\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[16\] " "Pin \"immExt\[16\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[17\] " "Pin \"immExt\[17\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[18\] " "Pin \"immExt\[18\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[19\] " "Pin \"immExt\[19\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[20\] " "Pin \"immExt\[20\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[21\] " "Pin \"immExt\[21\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[22\] " "Pin \"immExt\[22\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[23\] " "Pin \"immExt\[23\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[24\] " "Pin \"immExt\[24\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[25\] " "Pin \"immExt\[25\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[26\] " "Pin \"immExt\[26\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[27\] " "Pin \"immExt\[27\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[28\] " "Pin \"immExt\[28\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[29\] " "Pin \"immExt\[29\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[30\] " "Pin \"immExt\[30\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "immExt\[31\] " "Pin \"immExt\[31\]\" is virtual output pin" {  } { { "RISCV.sv" "" { Text "/home/voidknight/Downloads/CPU_Q/RISCV.sv" 31 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1735511160607 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1735511160607 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "89 " "Ignored 89 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.commitInfo\[3\] " "Ignored Virtual Pin assignment to node \"outputBus.commitInfo\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[0\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[1\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[2\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[3\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[4\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[5\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[6\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[7\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[8\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[9\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[10\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[11\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[12\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[13\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[14\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[15\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[16\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[16\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[17\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[17\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[18\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[18\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[19\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[19\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[20\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[20\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[21\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[21\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[22\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[22\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[23\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[23\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[24\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[24\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[25\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[25\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[26\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[26\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[27\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[27\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[28\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[28\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[29\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[29\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[30\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[30\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.targetAddress\[31\] " "Ignored Virtual Pin assignment to node \"outputBus.targetAddress\[31\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[0\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[1\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[2\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[3\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[4\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[5\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[6\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.previousIndex\[7\] " "Ignored Virtual Pin assignment to node \"outputBus.previousIndex\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[5\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[5\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[7\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[7\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[4\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[4\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[6\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[6\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[13\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[13\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[15\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[15\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[12\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[12\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[14\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[14\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[21\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[21\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[23\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[23\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[20\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[20\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[22\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[22\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[29\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[29\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[31\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[31\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[28\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[28\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[30\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[30\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[1\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[1\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[3\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[3\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[0\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[0\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[2\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[2\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[9\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[9\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[11\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[11\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[8\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[8\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[10\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[10\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[17\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[17\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[19\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[19\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[16\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[16\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[18\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[18\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[25\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[25\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[27\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[27\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[24\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[24\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_ATOM_NOT_PIN" "outputBus.statusSnap\[26\] " "Ignored Virtual Pin assignment to node \"outputBus.statusSnap\[26\]\"" {  } {  } 0 15720 "Ignored Virtual Pin assignment to node \"%1!s!\"" 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "address " "Ignored Virtual Pin assignment to \"address\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "dataBus.pcControl " "Ignored Virtual Pin assignment to \"dataBus.pcControl\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "inputBus.seqPCW " "Ignored Virtual Pin assignment to \"inputBus.seqPCW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "inputBus.instrInfo " "Ignored Virtual Pin assignment to \"inputBus.instrInfo\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "predictedAddress " "Ignored Virtual Pin assignment to \"predictedAddress\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "regStatusSnap " "Ignored Virtual Pin assignment to \"regStatusSnap\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "outputBus.regStatusC " "Ignored Virtual Pin assignment to \"outputBus.regStatusC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "inputBus.regStatusW " "Ignored Virtual Pin assignment to \"inputBus.regStatusW\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "dataBus.isControl " "Ignored Virtual Pin assignment to \"dataBus.isControl\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ROBValue2 " "Ignored Virtual Pin assignment to \"ROBValue2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "dataBus.result " "Ignored Virtual Pin assignment to \"dataBus.result\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "instruction " "Ignored Virtual Pin assignment to \"instruction\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "targetAddress " "Ignored Virtual Pin assignment to \"targetAddress\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "predictedPC " "Ignored Virtual Pin assignment to \"predictedPC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ROBValue1 " "Ignored Virtual Pin assignment to \"ROBValue1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "pc " "Ignored Virtual Pin assignment to \"pc\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1735511160685 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1735511160685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4824 " "Implemented 4824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735511161441 ""} { "Info" "ICUT_CUT_TM_OPINS" "200 " "Implemented 200 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735511161441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4302 " "Implemented 4302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735511161441 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1735511161441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735511161441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735511161574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 14:26:01 2024 " "Processing ended: Sun Dec 29 14:26:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735511161574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735511161574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735511161574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735511161574 ""}
