# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Mon Apr 18 12:27:09 2011
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: tethys, OS Version: WindowsNT 6.1.7600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Batch File Name: pasde.do
# Did File Name: E:/tdp4/trunk/circuit/final/allegro/specctra.did
# Current time = Mon Apr 18 12:27:14 2011
# PCB E:/tdp4/trunk/circuit/final/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2158.7500 ylo=-3136.7000 xhi=3533.7500 yhi=1344.8500
# Total 25 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 41, Images Processed 56, Padstacks Processed 20
# Nets Processed 48, Net Terminals 177
# PCB Area=20166975.000  EIC=24  Area/EIC=840290.625  SMDs=36
# Total Pin Count: 338
# Signal Connections Created 129
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 129
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 102605.4700 Horizontal 55011.2160 Vertical 47594.2540
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 102605.4700 Horizontal 54958.5900 Vertical 47646.8800
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# Loading Do File pasde.do ...
# Loading Do File E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Adraen/AppData/Local/Temp/#Taaaaad02760.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Mon Apr 18 12:27:31 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 129
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 102605.4700 Horizontal 55011.2160 Vertical 47594.2540
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 102605.4700 Horizontal 54958.5900 Vertical 47646.8800
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:02
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 129
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 102605.4700 Horizontal 55011.2160 Vertical 47594.2540
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 102605.4700 Horizontal 54958.5900 Vertical 47646.8800
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Mon Apr 18 12:27:33 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 129
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 102605.4700 Horizontal 55011.2160 Vertical 47594.2540
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 102605.4700 Horizontal 54958.5900 Vertical 47646.8800
# Start Route Pass 1 of 25
# Routing 123 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 95 (Cross: 39, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 123 Successes 123 Failures 0 Vias 15
# Cpu Time = 0:00:01  Elapsed Time = 0:00:08
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 179 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 77 (Cross: 24, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 162 Successes 162 Failures 0 Vias 20
# Cpu Time = 0:00:01  Elapsed Time = 0:00:05
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.1895
# End Pass 2 of 25
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 18 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 210 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 68 (Cross: 12, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 175 Successes 175 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:05
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.1169
# End Pass 3 of 25
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 15 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 213 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 51 (Cross: 2, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 179 Successes 178 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:05
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.2500
# End Pass 4 of 25
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 18 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 223 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 181 Successes 181 Failures 0 Vias 39
# Cpu Time = 0:00:01  Elapsed Time = 0:00:08
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.1373
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 17 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 50 (Cross: 0, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 23 Failures 0 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 23 Failures 0 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 23 Failures 0 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 0, Clear: 48, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 22 Failures 1 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 1, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 20 Failures 3 Vias 39
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 0, Clear: 48, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 20 Failures 2 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 52 (Cross: 0, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 23 Failures 0 Vias 39
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 52 (Cross: 0, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 22 Failures 1 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 19 Failures 2 Vias 39
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 50 (Cross: 3, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 21 Successes 19 Failures 2 Vias 35
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 45 (Cross: 0, Clear: 45, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 0, Clear: 48, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 59 (Cross: 2, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 20 Failures 2 Vias 41
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 50 (Cross: 0, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 39
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 53 (Cross: 0, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 20 Failures 2 Vias 41
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 53 (Cross: 0, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 39
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 35
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:25  Elapsed Time = 0:01:37
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:25
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 63, at vias 12 Total Vias 35
# Percent Connected   79.84
# Manhattan Length 105441.7300 Horizontal 56090.8140 Vertical 49350.9160
# Routed Length 75192.5873 Horizontal 39038.3400 Vertical 38415.6700
# Ratio Actual / Manhattan   0.7131
# Unconnected Length 32656.4000 Horizontal 18891.2500 Vertical 13765.1500
# Smart Route: Executing 2 clean passes.
# Current time = Mon Apr 18 12:29:10 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 63, at vias 12 Total Vias 35
# Percent Connected   79.84
# Manhattan Length 105441.7300 Horizontal 56090.8140 Vertical 49350.9160
# Routed Length 75192.5873 Horizontal 39038.3400 Vertical 38415.6700
# Ratio Actual / Manhattan   0.7131
# Unconnected Length 32656.4000 Horizontal 18891.2500 Vertical 13765.1500
# Start Clean Pass 1 of 2
# Routing 209 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 177 Successes 157 Failures 20 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:06
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 219 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 184 Successes 164 Failures 20 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:05
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:11
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:26
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 32
# Percent Connected   79.84
# Manhattan Length 105245.3500 Horizontal 55882.3580 Vertical 49362.9920
# Routed Length 74956.0619 Horizontal 38874.8600 Vertical 37951.7000
# Ratio Actual / Manhattan   0.7122
# Unconnected Length 32656.4000 Horizontal 18891.2500 Vertical 13765.1500
# Smart Route: Executing 50 route passes.
# Current time = Mon Apr 18 12:29:21 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 32
# Percent Connected   79.84
# Manhattan Length 105245.3500 Horizontal 55882.3580 Vertical 49362.9920
# Routed Length 74956.0619 Horizontal 38874.8600 Vertical 37951.7000
# Ratio Actual / Manhattan   0.7122
# Unconnected Length 32656.4000 Horizontal 18891.2500 Vertical 13765.1500
# Start Route Pass 1 of 50
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 58 (Cross: 1, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# Smart Route: Smart_route progressing normally after 26 passes.
# Start Route Pass 2 of 50
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 23 Successes 22 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 50
# Cpu Time = 0:00:02  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:28
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 63, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105135.6000 Horizontal 55258.1380 Vertical 49877.4620
# Routed Length 78187.2743 Horizontal 40464.2400 Vertical 39773.2400
# Ratio Actual / Manhattan   0.7437
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Mon Apr 18 12:29:28 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 63, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105135.6000 Horizontal 55258.1380 Vertical 49877.4620
# Routed Length 78187.2743 Horizontal 40464.2400 Vertical 39773.2400
# Ratio Actual / Manhattan   0.7437
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Start Route Pass 1 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 69 (Cross: 1, Clear: 68, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 46 (Cross: 0, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 52 (Cross: 0, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 52 (Cross: 0, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:33
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105196.6600 Horizontal 55064.8730 Vertical 50131.7870
# Routed Length 79567.0305 Horizontal 40480.6000 Vertical 40854.9900
# Ratio Actual / Manhattan   0.7564
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Current time = Mon Apr 18 12:29:43 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105196.6600 Horizontal 55064.8730 Vertical 50131.7870
# Routed Length 79567.0305 Horizontal 40480.6000 Vertical 40854.9900
# Ratio Actual / Manhattan   0.7564
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Start Route Pass 1 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 21 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 50 (Cross: 0, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 20 Failures 2 Vias 38
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 0, Clear: 48, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 20 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 51 (Cross: 0, Clear: 51, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 19 Failures 3 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:16
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:38
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 64, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105142.6900 Horizontal 55430.4050 Vertical 49712.2850
# Routed Length 76369.6989 Horizontal 39101.9300 Vertical 39117.7000
# Ratio Actual / Manhattan   0.7263
# Unconnected Length 32691.8300 Horizontal 18910.9300 Vertical 13780.9000
# Current time = Mon Apr 18 12:29:59 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 64, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105142.6900 Horizontal 55430.4050 Vertical 49712.2850
# Routed Length 76369.6989 Horizontal 39101.9300 Vertical 39117.7000
# Ratio Actual / Manhattan   0.7263
# Unconnected Length 32691.8300 Horizontal 18910.9300 Vertical 13780.9000
# Start Route Pass 1 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 19 Failures 3 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 20 Failures 2 Vias 38
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 2 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 0, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 20 Failures 1 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 0, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 3 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 46 (Cross: 0, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:43
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 36
# Percent Connected   79.84
# Manhattan Length 105016.8700 Horizontal 55396.8930 Vertical 49619.9770
# Routed Length 76778.8937 Horizontal 40169.7900 Vertical 38500.8600
# Ratio Actual / Manhattan   0.7311
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Current time = Mon Apr 18 12:30:14 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 36
# Percent Connected   79.84
# Manhattan Length 105016.8700 Horizontal 55396.8930 Vertical 49619.9770
# Routed Length 76778.8937 Horizontal 40169.7900 Vertical 38500.8600
# Ratio Actual / Manhattan   0.7311
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Start Route Pass 1 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 57 (Cross: 2, Clear: 55, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 45 (Cross: 0, Clear: 45, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 23 Successes 22 Failures 1 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 65 (Cross: 1, Clear: 64, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 70 (Cross: 1, Clear: 69, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 20 Failures 1 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 0, Clear: 48, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Route    | 45|     2|    55|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 46|     0|    45|   1|    7|   34|    0|   0| 21|  0:00:01|  0:00:45|
# Route    | 47|     1|    64|   1|    7|   33|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 48|     1|    69|   1|    6|   36|    0|   0|  0|  0:00:01|  0:00:47|
# Route    | 49|     0|    48|   0|    6|   34|    0|   0| 31|  0:00:00|  0:00:47|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:47
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105254.1800 Horizontal 55011.7680 Vertical 50242.4120
# Routed Length 79361.0450 Horizontal 40505.6000 Vertical 40823.9100
# Ratio Actual / Manhattan   0.7540
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Current time = Mon Apr 18 12:30:30 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105254.1800 Horizontal 55011.7680 Vertical 50242.4120
# Routed Length 79361.0450 Horizontal 40505.6000 Vertical 40823.9100
# Ratio Actual / Manhattan   0.7540
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Start Route Pass 1 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 39 (Cross: 0, Clear: 39, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 23 Successes 21 Failures 2 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 0, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 48 (Cross: 0, Clear: 48, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:04  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Route    | 45|     2|    55|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 46|     0|    45|   1|    7|   34|    0|   0| 21|  0:00:01|  0:00:45|
# Route    | 47|     1|    64|   1|    7|   33|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 48|     1|    69|   1|    6|   36|    0|   0|  0|  0:00:01|  0:00:47|
# Route    | 49|     0|    48|   0|    6|   34|    0|   0| 31|  0:00:00|  0:00:47|
# Route    | 50|     0|    39|   2|    8|   32|    0|   0| 18|  0:00:01|  0:00:48|
# Route    | 51|     0|    49|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:49|
# Route    | 52|     0|    47|   1|    7|   32|    0|   0|  4|  0:00:01|  0:00:50|
# Route    | 53|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 54|     0|    48|   0|    6|   34|    0|   0|  2|  0:00:00|  0:00:51|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:51
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105240.7200 Horizontal 55070.0880 Vertical 50170.6320
# Routed Length 79103.8173 Horizontal 40386.1600 Vertical 40505.8700
# Ratio Actual / Manhattan   0.7516
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Current time = Mon Apr 18 12:30:45 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105240.7200 Horizontal 55070.0880 Vertical 50170.6320
# Routed Length 79103.8173 Horizontal 40386.1600 Vertical 40505.8700
# Ratio Actual / Manhattan   0.7516
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Start Route Pass 1 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 38 (Cross: 0, Clear: 38, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 21 Successes 19 Failures 2 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Wiring Written to File E:/tdp4/trunk/circuit/final/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 46 (Cross: 0, Clear: 46, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 49 (Cross: 0, Clear: 49, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 45 (Cross: 0, Clear: 45, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 22 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 0, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 22 Successes 22 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Route    | 45|     2|    55|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 46|     0|    45|   1|    7|   34|    0|   0| 21|  0:00:01|  0:00:45|
# Route    | 47|     1|    64|   1|    7|   33|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 48|     1|    69|   1|    6|   36|    0|   0|  0|  0:00:01|  0:00:47|
# Route    | 49|     0|    48|   0|    6|   34|    0|   0| 31|  0:00:00|  0:00:47|
# Route    | 50|     0|    39|   2|    8|   32|    0|   0| 18|  0:00:01|  0:00:48|
# Route    | 51|     0|    49|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:49|
# Route    | 52|     0|    47|   1|    7|   32|    0|   0|  4|  0:00:01|  0:00:50|
# Route    | 53|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 54|     0|    48|   0|    6|   34|    0|   0|  2|  0:00:00|  0:00:51|
# Route    | 55|     0|    38|   2|    8|   32|    0|   0| 20|  0:00:01|  0:00:52|
# Route    | 56|     0|    46|   1|    7|   32|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 57|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:54|
# Route    | 58|     0|    45|   1|    7|   33|    0|   0|  8|  0:00:01|  0:00:55|
# Route    | 59|     0|    47|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:56|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:56
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105240.7200 Horizontal 55586.5680 Vertical 49654.1520
# Routed Length 76944.6277 Horizontal 40155.5400 Vertical 38761.2900
# Ratio Actual / Manhattan   0.7311
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Current time = Mon Apr 18 12:31:01 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 6
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 34
# Percent Connected   79.84
# Manhattan Length 105240.7200 Horizontal 55586.5680 Vertical 49654.1520
# Routed Length 76944.6277 Horizontal 40155.5400 Vertical 38761.2900
# Ratio Actual / Manhattan   0.7311
# Unconnected Length 31375.1700 Horizontal 17625.8200 Vertical 13749.3500
# Start Route Pass 1 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 43 (Cross: 0, Clear: 43, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 22 Successes 21 Failures 1 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 23 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 47 (Cross: 0, Clear: 47, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 42
# Cpu Time = 0:00:02  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 44 (Cross: 0, Clear: 44, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 21 Successes 20 Failures 1 Vias 39
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 50 (Cross: 0, Clear: 50, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 21 Successes 21 Failures 0 Vias 40
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 21 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 42 (Cross: 0, Clear: 42, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 21 Successes 19 Failures 2 Vias 35
# Cpu Time = 0:00:01  Elapsed Time = 0:00:03
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 5 of 5
# Cpu Time = 0:00:05  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Route    | 45|     2|    55|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 46|     0|    45|   1|    7|   34|    0|   0| 21|  0:00:01|  0:00:45|
# Route    | 47|     1|    64|   1|    7|   33|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 48|     1|    69|   1|    6|   36|    0|   0|  0|  0:00:01|  0:00:47|
# Route    | 49|     0|    48|   0|    6|   34|    0|   0| 31|  0:00:00|  0:00:47|
# Route    | 50|     0|    39|   2|    8|   32|    0|   0| 18|  0:00:01|  0:00:48|
# Route    | 51|     0|    49|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:49|
# Route    | 52|     0|    47|   1|    7|   32|    0|   0|  4|  0:00:01|  0:00:50|
# Route    | 53|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 54|     0|    48|   0|    6|   34|    0|   0|  2|  0:00:00|  0:00:51|
# Route    | 55|     0|    38|   2|    8|   32|    0|   0| 20|  0:00:01|  0:00:52|
# Route    | 56|     0|    46|   1|    7|   32|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 57|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:54|
# Route    | 58|     0|    45|   1|    7|   33|    0|   0|  8|  0:00:01|  0:00:55|
# Route    | 59|     0|    47|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|     0|    43|   1|    7|   32|    0|   0|  8|  0:00:00|  0:00:56|
# Route    | 61|     0|    47|   0|    6|   42|    0|   0|  0|  0:00:02|  0:00:58|
# Route    | 62|     0|    44|   1|    7|   39|    0|   0|  6|  0:00:01|  0:00:59|
# Route    | 63|     0|    50|   0|    6|   40|    0|   0|  0|  0:00:01|  0:01:00|
# Route    | 64|     0|    42|   2|    8|   35|    0|   0| 16|  0:00:01|  0:01:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:01:01
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 16 Total Vias 35
# Percent Connected   79.84
# Manhattan Length 105420.8300 Horizontal 56293.5070 Vertical 49127.3230
# Routed Length 73028.4821 Horizontal 37131.5200 Vertical 37946.5000
# Ratio Actual / Manhattan   0.6927
# Unconnected Length 35591.2900 Horizontal 21448.1400 Vertical 14143.1500
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Mon Apr 18 12:31:16 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 16 Total Vias 35
# Percent Connected   79.84
# Manhattan Length 105420.8300 Horizontal 56293.5070 Vertical 49127.3230
# Routed Length 73028.4821 Horizontal 37131.5200 Vertical 37946.5000
# Ratio Actual / Manhattan   0.6927
# Unconnected Length 35591.2900 Horizontal 21448.1400 Vertical 14143.1500
# Start Clean Pass 1 of 2
# Routing 207 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 42 (Cross: 0, Clear: 42, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 187 Successes 167 Failures 20 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:06
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 215 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 42 (Cross: 0, Clear: 42, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 188 Successes 168 Failures 20 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:05
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:11
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Route    | 45|     2|    55|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 46|     0|    45|   1|    7|   34|    0|   0| 21|  0:00:01|  0:00:45|
# Route    | 47|     1|    64|   1|    7|   33|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 48|     1|    69|   1|    6|   36|    0|   0|  0|  0:00:01|  0:00:47|
# Route    | 49|     0|    48|   0|    6|   34|    0|   0| 31|  0:00:00|  0:00:47|
# Route    | 50|     0|    39|   2|    8|   32|    0|   0| 18|  0:00:01|  0:00:48|
# Route    | 51|     0|    49|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:49|
# Route    | 52|     0|    47|   1|    7|   32|    0|   0|  4|  0:00:01|  0:00:50|
# Route    | 53|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 54|     0|    48|   0|    6|   34|    0|   0|  2|  0:00:00|  0:00:51|
# Route    | 55|     0|    38|   2|    8|   32|    0|   0| 20|  0:00:01|  0:00:52|
# Route    | 56|     0|    46|   1|    7|   32|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 57|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:54|
# Route    | 58|     0|    45|   1|    7|   33|    0|   0|  8|  0:00:01|  0:00:55|
# Route    | 59|     0|    47|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|     0|    43|   1|    7|   32|    0|   0|  8|  0:00:00|  0:00:56|
# Route    | 61|     0|    47|   0|    6|   42|    0|   0|  0|  0:00:02|  0:00:58|
# Route    | 62|     0|    44|   1|    7|   39|    0|   0|  6|  0:00:01|  0:00:59|
# Route    | 63|     0|    50|   0|    6|   40|    0|   0|  0|  0:00:01|  0:01:00|
# Route    | 64|     0|    42|   2|    8|   35|    0|   0| 16|  0:00:01|  0:01:01|
# Clean    | 65|     0|    42|  20|    8|   32|    0|   0|   |  0:00:01|  0:01:02|
# Clean    | 66|     0|    42|  20|    8|   32|    0|   0|   |  0:00:01|  0:01:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:01:03
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 64, at vias 12 Total Vias 32
# Percent Connected   79.84
# Manhattan Length 105158.5200 Horizontal 56162.2930 Vertical 48996.2270
# Routed Length 73132.0164 Horizontal 37098.9600 Vertical 37717.6200
# Ratio Actual / Manhattan   0.6954
# Unconnected Length 35591.2900 Horizontal 21448.1400 Vertical 14143.1500
# Smart Route: Executing 2 clean passes.
# Current time = Mon Apr 18 12:31:27 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 64, at vias 12 Total Vias 32
# Percent Connected   79.84
# Manhattan Length 105158.5200 Horizontal 56162.2930 Vertical 48996.2270
# Routed Length 73132.0164 Horizontal 37098.9600 Vertical 37717.6200
# Ratio Actual / Manhattan   0.6954
# Unconnected Length 35591.2900 Horizontal 21448.1400 Vertical 14143.1500
# Start Clean Pass 1 of 2
# Routing 207 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 42 (Cross: 0, Clear: 42, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 188 Successes 168 Failures 20 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:06
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 211 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 42 (Cross: 0, Clear: 42, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 188 Successes 168 Failures 20 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:05
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:11
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|  129|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    39|    56|   0|    6|   15|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    24|    53|   0|    6|   20|    0|   0| 18|  0:00:01|  0:00:02|
# Route    |  3|    12|    56|   0|    6|   28|    0|   0| 11|  0:00:01|  0:00:03|
# Route    |  4|     2|    49|   1|    6|   34|    0|   0| 25|  0:00:01|  0:00:04|
# Route    |  5|     0|    44|   0|    6|   39|    0|   0| 13|  0:00:01|  0:00:05|
# Route    |  6|     0|    50|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:06|
# Route    |  7|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:01|  0:00:07|
# Route    |  8|     0|    51|   0|    6|   37|    0|   0|  0|  0:00:00|  0:00:07|
# Route    |  9|     0|    49|   0|    6|   37|    0|   0|  3|  0:00:01|  0:00:08|
# Route    | 10|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:00|  0:00:08|
# Route    | 11|     1|    57|   3|    6|   39|    0|   0|  0|  0:00:02|  0:00:10|
# Route    | 12|     0|    48|   2|    6|   37|    0|   0| 17|  0:00:01|  0:00:11|
# Route    | 13|     0|    52|   0|    6|   39|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 14|     0|    52|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:13|
# Route    | 15|     0|    51|   1|    6|   37|    0|   0|  1|  0:00:01|  0:00:14|
# Route    | 16|     0|    49|   2|    6|   39|    0|   0|  3|  0:00:02|  0:00:16|
# Route    | 17|     3|    47|   2|    7|   35|    0|   0|  0|  0:00:01|  0:00:17|
# Route    | 18|     0|    45|   1|    7|   35|    0|   0| 10|  0:00:00|  0:00:17|
# Route    | 19|     0|    49|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 20|     0|    48|   1|    6|   37|    0|   0|  2|  0:00:01|  0:00:19|
# Route    | 21|     2|    57|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 22|     0|    50|   0|    6|   39|    0|   0| 15|  0:00:01|  0:00:21|
# Route    | 23|     0|    53|   2|    6|   41|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 24|     0|    53|   0|    6|   39|    0|   0|  0|  0:00:02|  0:00:24|
# Route    | 25|     0|    44|   1|    7|   35|    0|   0| 16|  0:00:01|  0:00:25|
# Clean    | 26|     0|    44|  20|    7|   34|    0|   0|   |  0:00:01|  0:00:26|
# Clean    | 27|     0|    44|  20|    7|   32|    0|   0|   |  0:00:00|  0:00:26|
# Route    | 28|     1|    57|   1|    6|   37|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 29|     0|    51|   1|    6|   34|    0|   0| 12|  0:00:01|  0:00:28|
# Route    | 30|     1|    68|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 31|     0|    46|   1|    7|   32|    0|   0| 33|  0:00:01|  0:00:30|
# Route    | 32|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 33|     0|    52|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 34|     0|    51|   1|    6|   34|    0|   0|  1|  0:00:01|  0:00:33|
# Route    | 35|     0|    51|   1|    6|   34|    0|   0|  0|  0:00:01|  0:00:34|
# Route    | 36|     0|    50|   2|    6|   38|    0|   0|  1|  0:00:01|  0:00:35|
# Route    | 37|     0|    48|   1|    6|   34|    0|   0|  4|  0:00:01|  0:00:36|
# Route    | 38|     0|    51|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:37|
# Route    | 39|     0|    44|   3|    7|   34|    0|   0| 13|  0:00:01|  0:00:38|
# Route    | 40|     0|    44|   3|    7|   34|    0|   0|  0|  0:00:01|  0:00:39|
# Route    | 41|     0|    49|   2|    6|   38|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 42|     0|    47|   1|    6|   36|    0|   0|  4|  0:00:01|  0:00:41|
# Route    | 43|     0|    47|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:42|
# Route    | 44|     0|    46|   0|    6|   36|    0|   0|  2|  0:00:01|  0:00:43|
# Route    | 45|     2|    55|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 46|     0|    45|   1|    7|   34|    0|   0| 21|  0:00:01|  0:00:45|
# Route    | 47|     1|    64|   1|    7|   33|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 48|     1|    69|   1|    6|   36|    0|   0|  0|  0:00:01|  0:00:47|
# Route    | 49|     0|    48|   0|    6|   34|    0|   0| 31|  0:00:00|  0:00:47|
# Route    | 50|     0|    39|   2|    8|   32|    0|   0| 18|  0:00:01|  0:00:48|
# Route    | 51|     0|    49|   0|    6|   36|    0|   0|  0|  0:00:01|  0:00:49|
# Route    | 52|     0|    47|   1|    7|   32|    0|   0|  4|  0:00:01|  0:00:50|
# Route    | 53|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 54|     0|    48|   0|    6|   34|    0|   0|  2|  0:00:00|  0:00:51|
# Route    | 55|     0|    38|   2|    8|   32|    0|   0| 20|  0:00:01|  0:00:52|
# Route    | 56|     0|    46|   1|    7|   32|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 57|     0|    49|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:54|
# Route    | 58|     0|    45|   1|    7|   33|    0|   0|  8|  0:00:01|  0:00:55|
# Route    | 59|     0|    47|   0|    6|   34|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|     0|    43|   1|    7|   32|    0|   0|  8|  0:00:00|  0:00:56|
# Route    | 61|     0|    47|   0|    6|   42|    0|   0|  0|  0:00:02|  0:00:58|
# Route    | 62|     0|    44|   1|    7|   39|    0|   0|  6|  0:00:01|  0:00:59|
# Route    | 63|     0|    50|   0|    6|   40|    0|   0|  0|  0:00:01|  0:01:00|
# Route    | 64|     0|    42|   2|    8|   35|    0|   0| 16|  0:00:01|  0:01:01|
# Clean    | 65|     0|    42|  20|    8|   32|    0|   0|   |  0:00:01|  0:01:02|
# Clean    | 66|     0|    42|  20|    8|   32|    0|   0|   |  0:00:01|  0:01:03|
# Clean    | 67|     0|    42|  20|    8|   33|    0|   0|   |  0:00:01|  0:01:04|
# Clean    | 68|     0|    42|  20|    8|   33|    0|   0|   |  0:00:01|  0:01:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:01:05
# 
# Wiring Statistics ----------------- E:/tdp4/trunk/circuit/final/allegro\gumstix_expansion_v2r4.dsn
# Nets 48 Connections 129 Unroutes 8
# Signal Layers 2 Power Layers 0
# Wire Junctions 65, at vias 12 Total Vias 33
# Percent Connected   79.84
# Manhattan Length 105087.6000 Horizontal 56169.7900 Vertical 48917.8100
# Routed Length 73428.7509 Horizontal 37123.4100 Vertical 37852.1100
# Ratio Actual / Manhattan   0.6987
# Unconnected Length 35591.2900 Horizontal 21448.1400 Vertical 14143.1500
# Smart Route: Smart_route finished, completion rate: 79.84.
write routes (changed_only) (reset_changed) C:/Users/Adraen/AppData/Local/Temp/#Taaaaae02760.tmp
# Routing Written to File C:/Users/Adraen/AppData/Local/Temp/#Taaaaae02760.tmp
quit
