module BUFER_MEM_WB(
input  [31:0] e1,e2,e3,e4,
input clk,
output reg[31:0] out1,out2,out3,out4
);

always@(posedge clk)
begin
	out1<=e1;
	out2<=e2;
	out3<=e3;
	out4<=e4;
end
endmodule 