// Seed: 2438865653
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    output id_4
);
  assign id_1 = 0;
  assign id_1 = id_0;
  type_7(
      1, 1, (id_2(id_2, {1, 1})), id_4, id_0
  );
endmodule
