#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 23 21:27:08 2020
# Process ID: 28840
# Current directory: C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/DAUN/Desktop/v1/project_v1_64/lab10_git/lab10_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5816 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 418.984 ; gain = 110.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30482' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 8192 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
	Parameter C_BRAM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28512]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11670]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11670]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23289]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12669]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27596' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:53711' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3971' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51699' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24481]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24759]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:23322]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29169]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
	Parameter C_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:16206]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:20111]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21452]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15714]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14962]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:28443]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29676]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/27fe/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30654]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (14#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_0' [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:455]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:1260]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (15#1) [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:1260]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3HM21E' [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:1518]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (16#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (17#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (18#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (19#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (20#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (21#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (21#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (22#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (23#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (24#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (24#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (24#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (25#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (26#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (26#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (26#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (26#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (27#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (28#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (29#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (30#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (31#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (32#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3HM21E' (33#1) [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:1518]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:1828]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' (33#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (34#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 79 connections, but only 77 given [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:2143]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (35#1) [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:1828]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000001111 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000000000111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000000000111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000000000111111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (36#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (37#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (37#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (38#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (39#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' (40#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' (41#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_arbiter_resp' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_arbiter_resp' (42#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (43#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor' (44#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_NUM_M_LOG bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000000000000111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 2'b11 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (44#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' (44#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (45#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_router' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 2 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' (45#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' (46#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_router' (47#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' (47#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized1' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized1' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_wdata_mux__parameterized0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux__parameterized0' (48#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (49#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter' (50#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar' (51#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (52#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (53#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_0' (54#1) [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:455]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/37c2/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (65#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:80]
WARNING: [Synth 8-350] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' requires 16 connections, but only 14 given [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:336]
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0.v:4]
	Parameter C_M00_BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_BRAM_WE_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter MSIZE bound to: 6 - type: integer 
	Parameter VSIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_S00_AXI' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0_S00_AXI.v:4]
	Parameter BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WE_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter MSIZE bound to: 6 - type: integer 
	Parameter VSIZE bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0_S00_AXI.v:234]
INFO: [Synth 8-226] default block is never used [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0_S00_AXI.v:375]
INFO: [Synth 8-6157] synthesizing module 'my_pearray' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pearray.v:3]
	Parameter BRAM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_WE_WIDTH bound to: 4 - type: integer 
	Parameter MSIZE bound to: 6 - type: integer 
	Parameter VSIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (66#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (67#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (68#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (69#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (70#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'pe_control' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:4]
	Parameter MSIZE bound to: 6 - type: integer 
	Parameter VSIZE bound to: 6 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter CALC bound to: 3'b010 
	Parameter DONE bound to: 3'b011 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:84]
INFO: [Synth 8-6157] synthesizing module 'my_pe' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pe.v:5]
	Parameter L_RAM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pe.v:25]
INFO: [Synth 8-6155] done synthesizing module 'my_pe' (71#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pe.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:158]
WARNING: [Synth 8-5788] Register wrdata1_reg in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register wrdata_reg in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:42]
WARNING: [Synth 8-5788] Register douti_reg[0] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[1] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[2] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[3] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[4] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[5] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[6] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[7] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[8] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[9] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[10] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[11] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[12] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[13] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[14] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[15] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[16] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[17] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[18] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[19] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[20] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[21] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[22] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[23] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[24] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[25] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[26] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[27] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[28] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[29] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[30] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[31] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[32] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[33] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[34] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[35] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[36] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[37] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[38] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[39] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[40] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[41] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[42] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[43] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[44] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[45] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[46] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[47] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[48] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[49] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[50] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[51] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[52] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[53] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[54] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[55] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[56] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[57] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[58] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[59] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[60] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[61] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[62] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
WARNING: [Synth 8-5788] Register douti_reg[63] in module pe_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:116]
INFO: [Synth 8-6155] done synthesizing module 'pe_control' (72#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:4]
WARNING: [Synth 8-689] width (9) of port connection 'raddr' does not match port width (13) of module 'pe_control' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pearray.v:175]
WARNING: [Synth 8-6014] Unused sequential element pe_start1_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pearray.v:87]
WARNING: [Synth 8-6014] Unused sequential element pe_start2_reg was removed.  [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pearray.v:108]
INFO: [Synth 8-6155] done synthesizing module 'my_pearray' (73#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pearray.v:3]
WARNING: [Synth 8-350] instance 'nolabel_line434' of module 'my_pearray' requires 10 connections, but only 9 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0_S00_AXI.v:434]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_S00_AXI' (74#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (75#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ca75/hdl/myip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_0' (76#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (77#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (78#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (79#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:329]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (80#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 68 connections, but only 63 given [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:382]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (81#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (82#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (83#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (84#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (85#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (86#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (87#1) [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:446]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (88#1) [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (89#1) [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 841.879 ; gain = 533.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 841.879 ; gain = 533.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 841.879 ; gain = 533.543
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst'
Finished Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 964.883 ; gain = 0.000
Parsing XDC File [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 964.883 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 964.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  FDR => FDRE: 13 instances
  MUXCY_L => MUXCY: 4 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 964.883 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 964.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 964.883 ; gain = 656.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 964.883 ; gain = 656.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst. (constraint file  C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 964.883 ; gain = 656.547
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5546] ROM "act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5544] ROM "reset5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "globalram" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resetdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "resetcal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ain" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ain0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "startload" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/pe_con.v:159]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 964.883 ; gain = 656.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 65    
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 42    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 4     
	               47 Bit    Registers := 8     
	               32 Bit    Registers := 334   
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 32    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 459   
+---Multipliers : 
	                32x32  Multipliers := 64    
+---RAMs : 
	             130K Bit         RAMs := 1     
	               2K Bit         RAMs := 64    
+---Muxes : 
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     47 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 144   
	   3 Input     32 Bit        Muxes := 64    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	   3 Input      4 Bit        Muxes := 17    
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 70    
	   2 Input      1 Bit        Muxes := 738   
	   3 Input      1 Bit        Muxes := 92    
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     13 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 7     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_19_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_17_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_2_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module my_pe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module pe_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 68    
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 70    
+---RAMs : 
	             130K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 81    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module my_pearray 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.srcs/sources_1/bd/project_v1_64.srcs/my_pe.v:107]
DSP Report: Generating DSP buff0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: A*B2.
DSP Report: register A is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: Generating DSP buff0, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
DSP Report: operator buff0 is absorbed into DSP buff0.
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/myip_v1_0_S00_AXI_inst/nolabel_line434/startload" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6849] Infeasible attribute ram_style = "block" set for RAM peram_reg,trying to implement using LUTRAM
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[3]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[0]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[1]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[11]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[8]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[9]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[19]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[16]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[17]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[27]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[24]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[25]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[35]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[32]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[33]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[43]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[40]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[41]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[51]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[48]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[49]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[59]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[56]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[57]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[3]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[0]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[1]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[11]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[8]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[9]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[19]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[16]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[17]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[27]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[24]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[25]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[35]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[32]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[32]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[33]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[33]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[43]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[40]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[41]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[51]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[48]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[48]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[49]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[49]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[59]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[56]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[57]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[56]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[60]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[74]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[61]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[62]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[56]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[60]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[60]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[74]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[61]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[61]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[62]' (FDRE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[0]' (FDE) to 'design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module design_1_xbar_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/\inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE /\n_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/i_14/\inst/myip_v1_0_S00_AXI_inst/nolabel_line434/addr1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/\inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/\inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/i_13/\inst/myip_v1_0_S00_AXI_inst/nolabel_line434/counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/myip_0/i_13/\inst/myip_v1_0_S00_AXI_inst/nolabel_line434/counter_reg[1] )
WARNING: [Synth 8-3332] Sequential element (n_state_reg[2]) is unused and will be removed from module pe_control.
WARNING: [Synth 8-3332] Sequential element (n_state_reg[1]) is unused and will be removed from module pe_control.
WARNING: [Synth 8-3332] Sequential element (n_state_reg[0]) is unused and will be removed from module pe_control.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 964.883 ; gain = 656.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pe_control: | globalram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+-----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------+-----------+----------------------+-----------------+
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|my_pe       | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|my_pe       | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 15     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/i_84/globalram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1' to pin 'design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1092.996 ; gain = 784.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:13 . Memory (MB): peak = 1199.434 ; gain = 891.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pe_control: | globalram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+-----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------+-----------+----------------------+-----------------+
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
|my_pe:      | peram_reg  | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:29 ; elapsed = 00:03:34 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-6064] Net n_0_9459 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:32 ; elapsed = 00:03:37 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:32 ; elapsed = 00:03:37 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:40 ; elapsed = 00:03:45 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:40 ; elapsed = 00:03:46 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:03:46 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:41 ; elapsed = 00:03:46 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_2 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |   854|
|4     |DSP48E1    |   192|
|5     |LUT1       |   203|
|6     |LUT2       |  3392|
|7     |LUT3       |  2701|
|8     |LUT4       |  2354|
|9     |LUT5       |   209|
|10    |LUT6       |  1177|
|11    |MMCME2_ADV |     1|
|12    |MUXCY_L    |     3|
|13    |MUXF7      |   256|
|14    |MUXF8      |   128|
|15    |PS7        |     1|
|16    |RAM64X1S   |  2048|
|17    |RAMB36E1   |     8|
|18    |RAMB36E1_1 |     8|
|19    |SRL16      |     1|
|20    |SRL16E     |    36|
|21    |SRLC32E    |    49|
|22    |XORCY      |     4|
|23    |FDCE       |    67|
|24    |FDPE       |    65|
|25    |FDR        |     9|
|26    |FDRE       | 10613|
|27    |FDSE       |    27|
|28    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+-------------------------------------------------------------------+------+
|      |Instance                                                          |Module                                                             |Cells |
+------+------------------------------------------------------------------+-------------------------------------------------------------------+------+
|1     |top                                                               |                                                                   | 24540|
|2     |  design_1_i                                                      |design_1                                                           | 24540|
|3     |    axi_bram_ctrl_0                                               |design_1_axi_bram_ctrl_0_0                                         |   539|
|4     |      U0                                                          |axi_bram_ctrl                                                      |   539|
|5     |        \gext_inst.abcv4_0_ext_inst                               |axi_bram_ctrl_top                                                  |   539|
|6     |          \GEN_AXI4.I_FULL_AXI                                    |full_axi                                                           |   539|
|7     |            \GEN_ARB.I_SNG_PORT                                   |sng_port_arb                                                       |    28|
|8     |            I_RD_CHNL                                             |rd_chnl                                                            |   316|
|9     |              \GEN_NO_RD_CMD_OPT.I_WRAP_BRST                      |wrap_brst_78                                                       |    57|
|10    |            I_WR_CHNL                                             |wr_chnl                                                            |   175|
|11    |              BID_FIFO                                            |SRL_FIFO                                                           |    50|
|12    |              I_WRAP_BRST                                         |wrap_brst                                                          |    39|
|13    |    axi_mem_intercon                                              |design_1_axi_mem_intercon_0                                        |  2709|
|14    |      xbar                                                        |design_1_xbar_0                                                    |  1524|
|15    |        inst                                                      |axi_crossbar_v2_1_19_axi_crossbar                                  |  1524|
|16    |          \gen_samd.crossbar_samd                                 |axi_crossbar_v2_1_19_crossbar                                      |  1511|
|17    |            addr_arbiter_ar                                       |axi_crossbar_v2_1_19_addr_arbiter                                  |    95|
|18    |            addr_arbiter_aw                                       |axi_crossbar_v2_1_19_addr_arbiter_68                               |   104|
|19    |            \gen_decerr_slave.decerr_slave_inst                   |axi_crossbar_v2_1_19_decerr_slave                                  |    62|
|20    |            \gen_master_slots[0].reg_slice_mi                     |axi_register_slice_v2_1_18_axi_register_slice__parameterized1      |   171|
|21    |              \b.b_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized9_76  |    19|
|22    |              \r.r_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized10_77 |   152|
|23    |            \gen_master_slots[1].reg_slice_mi                     |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_69   |   213|
|24    |              \b.b_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized9_74  |    39|
|25    |              \r.r_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized10_75 |   174|
|26    |            \gen_master_slots[2].reg_slice_mi                     |axi_register_slice_v2_1_18_axi_register_slice__parameterized1_70   |    72|
|27    |              \b.b_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized9     |    27|
|28    |              \r.r_pipe                                           |axi_register_slice_v2_1_18_axic_register_slice__parameterized10    |    45|
|29    |            \gen_slave_slots[0].gen_si_read.si_transactor_ar      |axi_crossbar_v2_1_19_si_transactor                                 |   381|
|30    |              \gen_multi_thread.arbiter_resp_inst                 |axi_crossbar_v2_1_19_arbiter_resp_73                               |   107|
|31    |            \gen_slave_slots[0].gen_si_write.si_transactor_aw     |axi_crossbar_v2_1_19_si_transactor__parameterized0                 |   343|
|32    |              \gen_multi_thread.arbiter_resp_inst                 |axi_crossbar_v2_1_19_arbiter_resp                                  |    42|
|33    |            \gen_slave_slots[0].gen_si_write.splitter_aw_si       |axi_crossbar_v2_1_19_splitter                                      |     6|
|34    |            \gen_slave_slots[0].gen_si_write.wdata_router_w       |axi_crossbar_v2_1_19_wdata_router                                  |    36|
|35    |              wrouter_aw_fifo                                     |axi_data_fifo_v2_1_17_axic_reg_srl_fifo                            |    36|
|36    |                \gen_srls[0].gen_rep[0].srl_nx1                   |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0                    |     1|
|37    |                \gen_srls[0].gen_rep[1].srl_nx1                   |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0_72                 |     6|
|38    |            splitter_aw_mi                                        |axi_crossbar_v2_1_19_splitter_71                                   |     5|
|39    |      m01_couplers                                                |m01_couplers_imp_3HM21E                                            |  1185|
|40    |        auto_pc                                                   |design_1_auto_pc_0                                                 |  1185|
|41    |          inst                                                    |axi_protocol_converter_v2_1_18_axi_protocol_converter              |  1185|
|42    |            \gen_axilite.gen_b2s_conv.axilite_b2s                 |axi_protocol_converter_v2_1_18_b2s                                 |  1185|
|43    |              \RD.ar_channel_0                                    |axi_protocol_converter_v2_1_18_b2s_ar_channel                      |   187|
|44    |                ar_cmd_fsm_0                                      |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                      |    29|
|45    |                cmd_translator_0                                  |axi_protocol_converter_v2_1_18_b2s_cmd_translator_65               |   146|
|46    |                  incr_cmd_0                                      |axi_protocol_converter_v2_1_18_b2s_incr_cmd_66                     |    79|
|47    |                  wrap_cmd_0                                      |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_67                     |    62|
|48    |              \RD.r_channel_0                                     |axi_protocol_converter_v2_1_18_b2s_r_channel                       |    93|
|49    |                rd_data_fifo_0                                    |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1     |    49|
|50    |                transaction_fifo_0                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2     |    30|
|51    |              SI_REG                                              |axi_register_slice_v2_1_18_axi_register_slice                      |   643|
|52    |                \ar.ar_pipe                                       |axi_register_slice_v2_1_18_axic_register_slice                     |   223|
|53    |                \aw.aw_pipe                                       |axi_register_slice_v2_1_18_axic_register_slice_64                  |   227|
|54    |                \b.b_pipe                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized1     |    47|
|55    |                \r.r_pipe                                         |axi_register_slice_v2_1_18_axic_register_slice__parameterized2     |   146|
|56    |              \WR.aw_channel_0                                    |axi_protocol_converter_v2_1_18_b2s_aw_channel                      |   191|
|57    |                aw_cmd_fsm_0                                      |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                      |    19|
|58    |                cmd_translator_0                                  |axi_protocol_converter_v2_1_18_b2s_cmd_translator                  |   152|
|59    |                  incr_cmd_0                                      |axi_protocol_converter_v2_1_18_b2s_incr_cmd                        |    76|
|60    |                  wrap_cmd_0                                      |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                        |    72|
|61    |              \WR.b_channel_0                                     |axi_protocol_converter_v2_1_18_b2s_b_channel                       |    69|
|62    |                bid_fifo_0                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo                     |    35|
|63    |                bresp_fifo_0                                      |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0     |     9|
|64    |      s00_couplers                                                |s00_couplers_imp_7HNO1D                                            |     0|
|65    |        auto_pc                                                   |design_1_auto_pc_1                                                 |     0|
|66    |    blk_mem_gen_0                                                 |design_1_blk_mem_gen_0_0                                           |    30|
|67    |      U0                                                          |blk_mem_gen_v8_4_2                                                 |    30|
|68    |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_2_synth                                           |    30|
|69    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_v8_4_2_blk_mem_gen_top                                 |    30|
|70    |            \valid.cstr                                           |blk_mem_gen_v8_4_2_blk_mem_gen_generic_cstr                        |    30|
|71    |              \ramloop[0].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width                          |     1|
|72    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper                        |     1|
|73    |              \ramloop[1].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized0          |     1|
|74    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized0        |     1|
|75    |              \ramloop[2].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized1          |     1|
|76    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized1        |     1|
|77    |              \ramloop[3].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized2          |     1|
|78    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized2        |     1|
|79    |              \ramloop[4].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized3          |     1|
|80    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized3        |     1|
|81    |              \ramloop[5].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized4          |     1|
|82    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized4        |     1|
|83    |              \ramloop[6].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized5          |     1|
|84    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized5        |     1|
|85    |              \ramloop[7].ram.r                                   |blk_mem_gen_v8_4_2_blk_mem_gen_prim_width__parameterized6          |    23|
|86    |                \prim_noinit.ram                                  |blk_mem_gen_v8_4_2_blk_mem_gen_prim_wrapper__parameterized6        |     5|
|87    |    myip_0                                                        |design_1_myip_0_0                                                  | 20952|
|88    |      inst                                                        |myip_v1_0                                                          | 20952|
|89    |        myip_v1_0_S00_AXI_inst                                    |myip_v1_0_S00_AXI                                                  | 20952|
|90    |          nolabel_line434                                         |my_pearray                                                         | 20691|
|91    |            u_clk_180                                             |clk_wiz_0                                                          |     4|
|92    |              inst                                                |clk_wiz_0_clk_wiz                                                  |     4|
|93    |            PE                                                    |pe_control                                                         | 20346|
|94    |              \pe[0].pe                                           |my_pe                                                              |   261|
|95    |              \pe[10].pe                                          |my_pe_1                                                            |   261|
|96    |              \pe[11].pe                                          |my_pe_2                                                            |   261|
|97    |              \pe[12].pe                                          |my_pe_3                                                            |   261|
|98    |              \pe[13].pe                                          |my_pe_4                                                            |   261|
|99    |              \pe[14].pe                                          |my_pe_5                                                            |   261|
|100   |              \pe[15].pe                                          |my_pe_6                                                            |   261|
|101   |              \pe[16].pe                                          |my_pe_7                                                            |   261|
|102   |              \pe[17].pe                                          |my_pe_8                                                            |   261|
|103   |              \pe[18].pe                                          |my_pe_9                                                            |   261|
|104   |              \pe[19].pe                                          |my_pe_10                                                           |   261|
|105   |              \pe[1].pe                                           |my_pe_11                                                           |   261|
|106   |              \pe[20].pe                                          |my_pe_12                                                           |   261|
|107   |              \pe[21].pe                                          |my_pe_13                                                           |   261|
|108   |              \pe[22].pe                                          |my_pe_14                                                           |   261|
|109   |              \pe[23].pe                                          |my_pe_15                                                           |   261|
|110   |              \pe[24].pe                                          |my_pe_16                                                           |   261|
|111   |              \pe[25].pe                                          |my_pe_17                                                           |   261|
|112   |              \pe[26].pe                                          |my_pe_18                                                           |   261|
|113   |              \pe[27].pe                                          |my_pe_19                                                           |   261|
|114   |              \pe[28].pe                                          |my_pe_20                                                           |   261|
|115   |              \pe[29].pe                                          |my_pe_21                                                           |   261|
|116   |              \pe[2].pe                                           |my_pe_22                                                           |   261|
|117   |              \pe[30].pe                                          |my_pe_23                                                           |   261|
|118   |              \pe[31].pe                                          |my_pe_24                                                           |   261|
|119   |              \pe[32].pe                                          |my_pe_25                                                           |   261|
|120   |              \pe[33].pe                                          |my_pe_26                                                           |   261|
|121   |              \pe[34].pe                                          |my_pe_27                                                           |   261|
|122   |              \pe[35].pe                                          |my_pe_28                                                           |   261|
|123   |              \pe[36].pe                                          |my_pe_29                                                           |   261|
|124   |              \pe[37].pe                                          |my_pe_30                                                           |   261|
|125   |              \pe[38].pe                                          |my_pe_31                                                           |   261|
|126   |              \pe[39].pe                                          |my_pe_32                                                           |   261|
|127   |              \pe[3].pe                                           |my_pe_33                                                           |   261|
|128   |              \pe[40].pe                                          |my_pe_34                                                           |   261|
|129   |              \pe[41].pe                                          |my_pe_35                                                           |   261|
|130   |              \pe[42].pe                                          |my_pe_36                                                           |   261|
|131   |              \pe[43].pe                                          |my_pe_37                                                           |   261|
|132   |              \pe[44].pe                                          |my_pe_38                                                           |   261|
|133   |              \pe[45].pe                                          |my_pe_39                                                           |   261|
|134   |              \pe[46].pe                                          |my_pe_40                                                           |   261|
|135   |              \pe[47].pe                                          |my_pe_41                                                           |   261|
|136   |              \pe[48].pe                                          |my_pe_42                                                           |   261|
|137   |              \pe[49].pe                                          |my_pe_43                                                           |   261|
|138   |              \pe[4].pe                                           |my_pe_44                                                           |   261|
|139   |              \pe[50].pe                                          |my_pe_45                                                           |   261|
|140   |              \pe[51].pe                                          |my_pe_46                                                           |   261|
|141   |              \pe[52].pe                                          |my_pe_47                                                           |   261|
|142   |              \pe[53].pe                                          |my_pe_48                                                           |   261|
|143   |              \pe[54].pe                                          |my_pe_49                                                           |   261|
|144   |              \pe[55].pe                                          |my_pe_50                                                           |   261|
|145   |              \pe[56].pe                                          |my_pe_51                                                           |   261|
|146   |              \pe[57].pe                                          |my_pe_52                                                           |   261|
|147   |              \pe[58].pe                                          |my_pe_53                                                           |   261|
|148   |              \pe[59].pe                                          |my_pe_54                                                           |   261|
|149   |              \pe[5].pe                                           |my_pe_55                                                           |   261|
|150   |              \pe[60].pe                                          |my_pe_56                                                           |   261|
|151   |              \pe[61].pe                                          |my_pe_57                                                           |   261|
|152   |              \pe[62].pe                                          |my_pe_58                                                           |   261|
|153   |              \pe[63].pe                                          |my_pe_59                                                           |   261|
|154   |              \pe[6].pe                                           |my_pe_60                                                           |   261|
|155   |              \pe[7].pe                                           |my_pe_61                                                           |   261|
|156   |              \pe[8].pe                                           |my_pe_62                                                           |   261|
|157   |              \pe[9].pe                                           |my_pe_63                                                           |   261|
|158   |    processing_system7_0                                          |design_1_processing_system7_0_0                                    |   244|
|159   |      inst                                                        |processing_system7_v5_5_processing_system7                         |   244|
|160   |    rst_ps7_0_50M                                                 |design_1_rst_ps7_0_50M_0                                           |    66|
|161   |      U0                                                          |proc_sys_reset                                                     |    66|
|162   |        EXT_LPF                                                   |lpf                                                                |    23|
|163   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                              |cdc_sync                                                           |     6|
|164   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                              |cdc_sync_0                                                         |     6|
|165   |        SEQ                                                       |sequence_psr                                                       |    38|
|166   |          SEQ_COUNTER                                             |upcnt_n                                                            |    13|
+------+------------------------------------------------------------------+-------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:03:46 . Memory (MB): peak = 1261.449 ; gain = 953.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 397 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:03:32 . Memory (MB): peak = 1261.449 ; gain = 830.109
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:03:46 . Memory (MB): peak = 1261.449 ; gain = 953.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1261.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2059 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 9 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2048 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
604 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:55 . Memory (MB): peak = 1261.449 ; gain = 960.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1261.449 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DAUN/Desktop/v1/project_v1_64/project_v1_64.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 23 21:31:14 2020...
