ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "./Core/Src/stm32f1xx_hal_msp.c"
   1:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:./Core/Src/stm32f1xx_hal_msp.c **** /**
   3:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:./Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:./Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:./Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:./Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:./Core/Src/stm32f1xx_hal_msp.c ****   *
  10:./Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:./Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:./Core/Src/stm32f1xx_hal_msp.c ****   *
  13:./Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:./Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:./Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:./Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:./Core/Src/stm32f1xx_hal_msp.c ****   *
  18:./Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:./Core/Src/stm32f1xx_hal_msp.c ****   */
  20:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:./Core/Src/stm32f1xx_hal_msp.c **** 
  22:./Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:./Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:./Core/Src/stm32f1xx_hal_msp.c **** 
  26:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:./Core/Src/stm32f1xx_hal_msp.c **** 
  28:./Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:./Core/Src/stm32f1xx_hal_msp.c **** 
  31:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 2


  33:./Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:./Core/Src/stm32f1xx_hal_msp.c **** 
  36:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:./Core/Src/stm32f1xx_hal_msp.c **** 
  38:./Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:./Core/Src/stm32f1xx_hal_msp.c **** 
  41:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:./Core/Src/stm32f1xx_hal_msp.c **** 
  43:./Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:./Core/Src/stm32f1xx_hal_msp.c **** 
  46:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:./Core/Src/stm32f1xx_hal_msp.c **** 
  48:./Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:./Core/Src/stm32f1xx_hal_msp.c **** 
  51:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:./Core/Src/stm32f1xx_hal_msp.c **** 
  53:./Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:./Core/Src/stm32f1xx_hal_msp.c **** 
  56:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:./Core/Src/stm32f1xx_hal_msp.c **** 
  58:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:./Core/Src/stm32f1xx_hal_msp.c **** 
  60:./Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:./Core/Src/stm32f1xx_hal_msp.c **** 
  62:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:./Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:./Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:./Core/Src/stm32f1xx_hal_msp.c ****   */
  66:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:./Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39              	.LBB2:
  68:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:./Core/Src/stm32f1xx_hal_msp.c **** 
  70:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:./Core/Src/stm32f1xx_hal_msp.c **** 
  72:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  40              		.loc 1 72 3
  41 0006 154B     		ldr	r3, .L2
  42 0008 9B69     		ldr	r3, [r3, #24]
  43 000a 144A     		ldr	r2, .L2
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 3


  44 000c 43F00103 		orr	r3, r3, #1
  45 0010 9361     		str	r3, [r2, #24]
  46 0012 124B     		ldr	r3, .L2
  47 0014 9B69     		ldr	r3, [r3, #24]
  48 0016 03F00103 		and	r3, r3, #1
  49 001a BB60     		str	r3, [r7, #8]
  50 001c BB68     		ldr	r3, [r7, #8]
  51              	.LBE2:
  52              	.LBB3:
  73:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3
  54 001e 0F4B     		ldr	r3, .L2
  55 0020 DB69     		ldr	r3, [r3, #28]
  56 0022 0E4A     		ldr	r2, .L2
  57 0024 43F08053 		orr	r3, r3, #268435456
  58 0028 D361     		str	r3, [r2, #28]
  59 002a 0C4B     		ldr	r3, .L2
  60 002c DB69     		ldr	r3, [r3, #28]
  61 002e 03F08053 		and	r3, r3, #268435456
  62 0032 7B60     		str	r3, [r7, #4]
  63 0034 7B68     		ldr	r3, [r7, #4]
  64              	.LBE3:
  65              	.LBB4:
  74:./Core/Src/stm32f1xx_hal_msp.c **** 
  75:./Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:./Core/Src/stm32f1xx_hal_msp.c **** 
  77:./Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  78:./Core/Src/stm32f1xx_hal_msp.c ****   */
  79:./Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 79 3
  67 0036 0A4B     		ldr	r3, .L2+4
  68 0038 5B68     		ldr	r3, [r3, #4]
  69 003a FB60     		str	r3, [r7, #12]
  70 003c FB68     		ldr	r3, [r7, #12]
  71 003e 23F0E063 		bic	r3, r3, #117440512
  72 0042 FB60     		str	r3, [r7, #12]
  73 0044 FB68     		ldr	r3, [r7, #12]
  74 0046 43F00073 		orr	r3, r3, #33554432
  75 004a FB60     		str	r3, [r7, #12]
  76 004c 044A     		ldr	r2, .L2+4
  77 004e FB68     		ldr	r3, [r7, #12]
  78 0050 5360     		str	r3, [r2, #4]
  79              	.LBE4:
  80:./Core/Src/stm32f1xx_hal_msp.c **** 
  81:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  82:./Core/Src/stm32f1xx_hal_msp.c **** 
  83:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  84:./Core/Src/stm32f1xx_hal_msp.c **** }
  80              		.loc 1 84 1
  81 0052 00BF     		nop
  82 0054 1437     		adds	r7, r7, #20
  83              		.cfi_def_cfa_offset 4
  84 0056 BD46     		mov	sp, r7
  85              		.cfi_def_cfa_register 13
  86              		@ sp needed
  87 0058 80BC     		pop	{r7}
  88              		.cfi_restore 7
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 4


  89              		.cfi_def_cfa_offset 0
  90 005a 7047     		bx	lr
  91              	.L3:
  92              		.align	2
  93              	.L2:
  94 005c 00100240 		.word	1073876992
  95 0060 00000140 		.word	1073807360
  96              		.cfi_endproc
  97              	.LFE65:
  99              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 100              		.align	1
 101              		.global	HAL_TIM_Base_MspInit
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 105              		.fpu softvfp
 107              	HAL_TIM_Base_MspInit:
 108              	.LFB66:
  85:./Core/Src/stm32f1xx_hal_msp.c **** 
  86:./Core/Src/stm32f1xx_hal_msp.c **** /**
  87:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  88:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  89:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  90:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  91:./Core/Src/stm32f1xx_hal_msp.c **** */
  92:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  93:./Core/Src/stm32f1xx_hal_msp.c **** {
 109              		.loc 1 93 1
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 16
 112              		@ frame_needed = 1, uses_anonymous_args = 0
 113 0000 80B5     		push	{r7, lr}
 114              		.cfi_def_cfa_offset 8
 115              		.cfi_offset 7, -8
 116              		.cfi_offset 14, -4
 117 0002 84B0     		sub	sp, sp, #16
 118              		.cfi_def_cfa_offset 24
 119 0004 00AF     		add	r7, sp, #0
 120              		.cfi_def_cfa_register 7
 121 0006 7860     		str	r0, [r7, #4]
  94:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 122              		.loc 1 94 15
 123 0008 7B68     		ldr	r3, [r7, #4]
 124 000a 1B68     		ldr	r3, [r3]
 125              		.loc 1 94 5
 126 000c B3F1804F 		cmp	r3, #1073741824
 127 0010 13D1     		bne	.L6
 128              	.LBB5:
  95:./Core/Src/stm32f1xx_hal_msp.c ****   {
  96:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  97:./Core/Src/stm32f1xx_hal_msp.c **** 
  98:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  99:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 129              		.loc 1 100 5
 130 0012 0C4B     		ldr	r3, .L7
 131 0014 DB69     		ldr	r3, [r3, #28]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 5


 132 0016 0B4A     		ldr	r2, .L7
 133 0018 43F00103 		orr	r3, r3, #1
 134 001c D361     		str	r3, [r2, #28]
 135 001e 094B     		ldr	r3, .L7
 136 0020 DB69     		ldr	r3, [r3, #28]
 137 0022 03F00103 		and	r3, r3, #1
 138 0026 FB60     		str	r3, [r7, #12]
 139 0028 FB68     		ldr	r3, [r7, #12]
 140              	.LBE5:
 101:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 102:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 141              		.loc 1 102 5
 142 002a 0022     		movs	r2, #0
 143 002c 0021     		movs	r1, #0
 144 002e 1C20     		movs	r0, #28
 145 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 103:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 146              		.loc 1 103 5
 147 0034 1C20     		movs	r0, #28
 148 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 149              	.L6:
 104:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 105:./Core/Src/stm32f1xx_hal_msp.c **** 
 106:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 107:./Core/Src/stm32f1xx_hal_msp.c ****   }
 108:./Core/Src/stm32f1xx_hal_msp.c **** 
 109:./Core/Src/stm32f1xx_hal_msp.c **** }
 150              		.loc 1 109 1
 151 003a 00BF     		nop
 152 003c 1037     		adds	r7, r7, #16
 153              		.cfi_def_cfa_offset 8
 154 003e BD46     		mov	sp, r7
 155              		.cfi_def_cfa_register 13
 156              		@ sp needed
 157 0040 80BD     		pop	{r7, pc}
 158              	.L8:
 159 0042 00BF     		.align	2
 160              	.L7:
 161 0044 00100240 		.word	1073876992
 162              		.cfi_endproc
 163              	.LFE66:
 165              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_TIM_PWM_MspInit
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 171              		.fpu softvfp
 173              	HAL_TIM_PWM_MspInit:
 174              	.LFB67:
 110:./Core/Src/stm32f1xx_hal_msp.c **** 
 111:./Core/Src/stm32f1xx_hal_msp.c **** /**
 112:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 113:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 114:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 115:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 116:./Core/Src/stm32f1xx_hal_msp.c **** */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 6


 117:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 118:./Core/Src/stm32f1xx_hal_msp.c **** {
 175              		.loc 1 118 1
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 16
 178              		@ frame_needed = 1, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 180 0000 80B4     		push	{r7}
 181              		.cfi_def_cfa_offset 4
 182              		.cfi_offset 7, -4
 183 0002 85B0     		sub	sp, sp, #20
 184              		.cfi_def_cfa_offset 24
 185 0004 00AF     		add	r7, sp, #0
 186              		.cfi_def_cfa_register 7
 187 0006 7860     		str	r0, [r7, #4]
 119:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 188              		.loc 1 119 14
 189 0008 7B68     		ldr	r3, [r7, #4]
 190 000a 1B68     		ldr	r3, [r3]
 191              		.loc 1 119 5
 192 000c 094A     		ldr	r2, .L12
 193 000e 9342     		cmp	r3, r2
 194 0010 0BD1     		bne	.L11
 195              	.LBB6:
 120:./Core/Src/stm32f1xx_hal_msp.c ****   {
 121:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 122:./Core/Src/stm32f1xx_hal_msp.c **** 
 123:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 124:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 125:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 196              		.loc 1 125 5
 197 0012 094B     		ldr	r3, .L12+4
 198 0014 DB69     		ldr	r3, [r3, #28]
 199 0016 084A     		ldr	r2, .L12+4
 200 0018 43F00203 		orr	r3, r3, #2
 201 001c D361     		str	r3, [r2, #28]
 202 001e 064B     		ldr	r3, .L12+4
 203 0020 DB69     		ldr	r3, [r3, #28]
 204 0022 03F00203 		and	r3, r3, #2
 205 0026 FB60     		str	r3, [r7, #12]
 206 0028 FB68     		ldr	r3, [r7, #12]
 207              	.L11:
 208              	.LBE6:
 126:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 127:./Core/Src/stm32f1xx_hal_msp.c **** 
 128:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 129:./Core/Src/stm32f1xx_hal_msp.c ****   }
 130:./Core/Src/stm32f1xx_hal_msp.c **** 
 131:./Core/Src/stm32f1xx_hal_msp.c **** }
 209              		.loc 1 131 1
 210 002a 00BF     		nop
 211 002c 1437     		adds	r7, r7, #20
 212              		.cfi_def_cfa_offset 4
 213 002e BD46     		mov	sp, r7
 214              		.cfi_def_cfa_register 13
 215              		@ sp needed
 216 0030 80BC     		pop	{r7}
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 7


 217              		.cfi_restore 7
 218              		.cfi_def_cfa_offset 0
 219 0032 7047     		bx	lr
 220              	.L13:
 221              		.align	2
 222              	.L12:
 223 0034 00040040 		.word	1073742848
 224 0038 00100240 		.word	1073876992
 225              		.cfi_endproc
 226              	.LFE67:
 228              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 229              		.align	1
 230              		.global	HAL_TIM_MspPostInit
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu softvfp
 236              	HAL_TIM_MspPostInit:
 237              	.LFB68:
 132:./Core/Src/stm32f1xx_hal_msp.c **** 
 133:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 134:./Core/Src/stm32f1xx_hal_msp.c **** {
 238              		.loc 1 134 1
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 32
 241              		@ frame_needed = 1, uses_anonymous_args = 0
 242 0000 80B5     		push	{r7, lr}
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 7, -8
 245              		.cfi_offset 14, -4
 246 0002 88B0     		sub	sp, sp, #32
 247              		.cfi_def_cfa_offset 40
 248 0004 00AF     		add	r7, sp, #0
 249              		.cfi_def_cfa_register 7
 250 0006 7860     		str	r0, [r7, #4]
 135:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 251              		.loc 1 135 20
 252 0008 07F11003 		add	r3, r7, #16
 253 000c 0022     		movs	r2, #0
 254 000e 1A60     		str	r2, [r3]
 255 0010 5A60     		str	r2, [r3, #4]
 256 0012 9A60     		str	r2, [r3, #8]
 257 0014 DA60     		str	r2, [r3, #12]
 136:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM3)
 258              		.loc 1 136 10
 259 0016 7B68     		ldr	r3, [r7, #4]
 260 0018 1B68     		ldr	r3, [r3]
 261              		.loc 1 136 5
 262 001a 0F4A     		ldr	r2, .L17
 263 001c 9342     		cmp	r3, r2
 264 001e 17D1     		bne	.L16
 265              	.LBB7:
 137:./Core/Src/stm32f1xx_hal_msp.c ****   {
 138:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 139:./Core/Src/stm32f1xx_hal_msp.c **** 
 140:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 141:./Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 8


 142:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 266              		.loc 1 142 5
 267 0020 0E4B     		ldr	r3, .L17+4
 268 0022 9B69     		ldr	r3, [r3, #24]
 269 0024 0D4A     		ldr	r2, .L17+4
 270 0026 43F00403 		orr	r3, r3, #4
 271 002a 9361     		str	r3, [r2, #24]
 272 002c 0B4B     		ldr	r3, .L17+4
 273 002e 9B69     		ldr	r3, [r3, #24]
 274 0030 03F00403 		and	r3, r3, #4
 275 0034 FB60     		str	r3, [r7, #12]
 276 0036 FB68     		ldr	r3, [r7, #12]
 277              	.LBE7:
 143:./Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 144:./Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 145:./Core/Src/stm32f1xx_hal_msp.c ****     */
 146:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = BUZZER_Pin;
 278              		.loc 1 146 25
 279 0038 4023     		movs	r3, #64
 280 003a 3B61     		str	r3, [r7, #16]
 147:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281              		.loc 1 147 26
 282 003c 0223     		movs	r3, #2
 283 003e 7B61     		str	r3, [r7, #20]
 148:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 284              		.loc 1 148 27
 285 0040 0223     		movs	r3, #2
 286 0042 FB61     		str	r3, [r7, #28]
 149:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 287              		.loc 1 149 5
 288 0044 07F11003 		add	r3, r7, #16
 289 0048 1946     		mov	r1, r3
 290 004a 0548     		ldr	r0, .L17+8
 291 004c FFF7FEFF 		bl	HAL_GPIO_Init
 292              	.L16:
 150:./Core/Src/stm32f1xx_hal_msp.c **** 
 151:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 152:./Core/Src/stm32f1xx_hal_msp.c **** 
 153:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 154:./Core/Src/stm32f1xx_hal_msp.c ****   }
 155:./Core/Src/stm32f1xx_hal_msp.c **** 
 156:./Core/Src/stm32f1xx_hal_msp.c **** }
 293              		.loc 1 156 1
 294 0050 00BF     		nop
 295 0052 2037     		adds	r7, r7, #32
 296              		.cfi_def_cfa_offset 8
 297 0054 BD46     		mov	sp, r7
 298              		.cfi_def_cfa_register 13
 299              		@ sp needed
 300 0056 80BD     		pop	{r7, pc}
 301              	.L18:
 302              		.align	2
 303              	.L17:
 304 0058 00040040 		.word	1073742848
 305 005c 00100240 		.word	1073876992
 306 0060 00080140 		.word	1073809408
 307              		.cfi_endproc
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 9


 308              	.LFE68:
 310              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 311              		.align	1
 312              		.global	HAL_TIM_Base_MspDeInit
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 316              		.fpu softvfp
 318              	HAL_TIM_Base_MspDeInit:
 319              	.LFB69:
 157:./Core/Src/stm32f1xx_hal_msp.c **** /**
 158:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 159:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 160:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 161:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 162:./Core/Src/stm32f1xx_hal_msp.c **** */
 163:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 164:./Core/Src/stm32f1xx_hal_msp.c **** {
 320              		.loc 1 164 1
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 8
 323              		@ frame_needed = 1, uses_anonymous_args = 0
 324 0000 80B5     		push	{r7, lr}
 325              		.cfi_def_cfa_offset 8
 326              		.cfi_offset 7, -8
 327              		.cfi_offset 14, -4
 328 0002 82B0     		sub	sp, sp, #8
 329              		.cfi_def_cfa_offset 16
 330 0004 00AF     		add	r7, sp, #0
 331              		.cfi_def_cfa_register 7
 332 0006 7860     		str	r0, [r7, #4]
 165:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 333              		.loc 1 165 15
 334 0008 7B68     		ldr	r3, [r7, #4]
 335 000a 1B68     		ldr	r3, [r3]
 336              		.loc 1 165 5
 337 000c B3F1804F 		cmp	r3, #1073741824
 338 0010 08D1     		bne	.L21
 166:./Core/Src/stm32f1xx_hal_msp.c ****   {
 167:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 168:./Core/Src/stm32f1xx_hal_msp.c **** 
 169:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 170:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 171:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 339              		.loc 1 171 5
 340 0012 064B     		ldr	r3, .L22
 341 0014 DB69     		ldr	r3, [r3, #28]
 342 0016 054A     		ldr	r2, .L22
 343 0018 23F00103 		bic	r3, r3, #1
 344 001c D361     		str	r3, [r2, #28]
 172:./Core/Src/stm32f1xx_hal_msp.c **** 
 173:./Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 174:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 345              		.loc 1 174 5
 346 001e 1C20     		movs	r0, #28
 347 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 348              	.L21:
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 10


 175:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 176:./Core/Src/stm32f1xx_hal_msp.c **** 
 177:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 178:./Core/Src/stm32f1xx_hal_msp.c ****   }
 179:./Core/Src/stm32f1xx_hal_msp.c **** 
 180:./Core/Src/stm32f1xx_hal_msp.c **** }
 349              		.loc 1 180 1
 350 0024 00BF     		nop
 351 0026 0837     		adds	r7, r7, #8
 352              		.cfi_def_cfa_offset 8
 353 0028 BD46     		mov	sp, r7
 354              		.cfi_def_cfa_register 13
 355              		@ sp needed
 356 002a 80BD     		pop	{r7, pc}
 357              	.L23:
 358              		.align	2
 359              	.L22:
 360 002c 00100240 		.word	1073876992
 361              		.cfi_endproc
 362              	.LFE69:
 364              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 365              		.align	1
 366              		.global	HAL_TIM_PWM_MspDeInit
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 370              		.fpu softvfp
 372              	HAL_TIM_PWM_MspDeInit:
 373              	.LFB70:
 181:./Core/Src/stm32f1xx_hal_msp.c **** 
 182:./Core/Src/stm32f1xx_hal_msp.c **** /**
 183:./Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 184:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 185:./Core/Src/stm32f1xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 186:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 187:./Core/Src/stm32f1xx_hal_msp.c **** */
 188:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 189:./Core/Src/stm32f1xx_hal_msp.c **** {
 374              		.loc 1 189 1
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 8
 377              		@ frame_needed = 1, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 379 0000 80B4     		push	{r7}
 380              		.cfi_def_cfa_offset 4
 381              		.cfi_offset 7, -4
 382 0002 83B0     		sub	sp, sp, #12
 383              		.cfi_def_cfa_offset 16
 384 0004 00AF     		add	r7, sp, #0
 385              		.cfi_def_cfa_register 7
 386 0006 7860     		str	r0, [r7, #4]
 190:./Core/Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 387              		.loc 1 190 14
 388 0008 7B68     		ldr	r3, [r7, #4]
 389 000a 1B68     		ldr	r3, [r3]
 390              		.loc 1 190 5
 391 000c 064A     		ldr	r2, .L27
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 11


 392 000e 9342     		cmp	r3, r2
 393 0010 05D1     		bne	.L26
 191:./Core/Src/stm32f1xx_hal_msp.c ****   {
 192:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 193:./Core/Src/stm32f1xx_hal_msp.c **** 
 194:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 195:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 196:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 394              		.loc 1 196 5
 395 0012 064B     		ldr	r3, .L27+4
 396 0014 DB69     		ldr	r3, [r3, #28]
 397 0016 054A     		ldr	r2, .L27+4
 398 0018 23F00203 		bic	r3, r3, #2
 399 001c D361     		str	r3, [r2, #28]
 400              	.L26:
 197:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 198:./Core/Src/stm32f1xx_hal_msp.c **** 
 199:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 200:./Core/Src/stm32f1xx_hal_msp.c ****   }
 201:./Core/Src/stm32f1xx_hal_msp.c **** 
 202:./Core/Src/stm32f1xx_hal_msp.c **** }
 401              		.loc 1 202 1
 402 001e 00BF     		nop
 403 0020 0C37     		adds	r7, r7, #12
 404              		.cfi_def_cfa_offset 4
 405 0022 BD46     		mov	sp, r7
 406              		.cfi_def_cfa_register 13
 407              		@ sp needed
 408 0024 80BC     		pop	{r7}
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 0026 7047     		bx	lr
 412              	.L28:
 413              		.align	2
 414              	.L27:
 415 0028 00040040 		.word	1073742848
 416 002c 00100240 		.word	1073876992
 417              		.cfi_endproc
 418              	.LFE70:
 420              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 421              		.align	1
 422              		.global	HAL_UART_MspInit
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu softvfp
 428              	HAL_UART_MspInit:
 429              	.LFB71:
 203:./Core/Src/stm32f1xx_hal_msp.c **** 
 204:./Core/Src/stm32f1xx_hal_msp.c **** /**
 205:./Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 206:./Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 207:./Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 208:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 209:./Core/Src/stm32f1xx_hal_msp.c **** */
 210:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 211:./Core/Src/stm32f1xx_hal_msp.c **** {
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 12


 430              		.loc 1 211 1
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 32
 433              		@ frame_needed = 1, uses_anonymous_args = 0
 434 0000 80B5     		push	{r7, lr}
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 7, -8
 437              		.cfi_offset 14, -4
 438 0002 88B0     		sub	sp, sp, #32
 439              		.cfi_def_cfa_offset 40
 440 0004 00AF     		add	r7, sp, #0
 441              		.cfi_def_cfa_register 7
 442 0006 7860     		str	r0, [r7, #4]
 212:./Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 443              		.loc 1 212 20
 444 0008 07F11003 		add	r3, r7, #16
 445 000c 0022     		movs	r2, #0
 446 000e 1A60     		str	r2, [r3]
 447 0010 5A60     		str	r2, [r3, #4]
 448 0012 9A60     		str	r2, [r3, #8]
 449 0014 DA60     		str	r2, [r3, #12]
 213:./Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 450              		.loc 1 213 11
 451 0016 7B68     		ldr	r3, [r7, #4]
 452 0018 1B68     		ldr	r3, [r3]
 453              		.loc 1 213 5
 454 001a 1B4A     		ldr	r2, .L32
 455 001c 9342     		cmp	r3, r2
 456 001e 2FD1     		bne	.L31
 457              	.LBB8:
 214:./Core/Src/stm32f1xx_hal_msp.c ****   {
 215:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 216:./Core/Src/stm32f1xx_hal_msp.c **** 
 217:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 218:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 219:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 458              		.loc 1 219 5
 459 0020 1A4B     		ldr	r3, .L32+4
 460 0022 DB69     		ldr	r3, [r3, #28]
 461 0024 194A     		ldr	r2, .L32+4
 462 0026 43F40033 		orr	r3, r3, #131072
 463 002a D361     		str	r3, [r2, #28]
 464 002c 174B     		ldr	r3, .L32+4
 465 002e DB69     		ldr	r3, [r3, #28]
 466 0030 03F40033 		and	r3, r3, #131072
 467 0034 FB60     		str	r3, [r7, #12]
 468 0036 FB68     		ldr	r3, [r7, #12]
 469              	.LBE8:
 470              	.LBB9:
 220:./Core/Src/stm32f1xx_hal_msp.c **** 
 221:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 471              		.loc 1 221 5
 472 0038 144B     		ldr	r3, .L32+4
 473 003a 9B69     		ldr	r3, [r3, #24]
 474 003c 134A     		ldr	r2, .L32+4
 475 003e 43F00403 		orr	r3, r3, #4
 476 0042 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 13


 477 0044 114B     		ldr	r3, .L32+4
 478 0046 9B69     		ldr	r3, [r3, #24]
 479 0048 03F00403 		and	r3, r3, #4
 480 004c BB60     		str	r3, [r7, #8]
 481 004e BB68     		ldr	r3, [r7, #8]
 482              	.LBE9:
 222:./Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 223:./Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 224:./Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 225:./Core/Src/stm32f1xx_hal_msp.c ****     */
 226:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 483              		.loc 1 226 25
 484 0050 0423     		movs	r3, #4
 485 0052 3B61     		str	r3, [r7, #16]
 227:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 227 26
 487 0054 0223     		movs	r3, #2
 488 0056 7B61     		str	r3, [r7, #20]
 228:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 489              		.loc 1 228 27
 490 0058 0323     		movs	r3, #3
 491 005a FB61     		str	r3, [r7, #28]
 229:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 492              		.loc 1 229 5
 493 005c 07F11003 		add	r3, r7, #16
 494 0060 1946     		mov	r1, r3
 495 0062 0B48     		ldr	r0, .L32+8
 496 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 230:./Core/Src/stm32f1xx_hal_msp.c **** 
 231:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 497              		.loc 1 231 25
 498 0068 0823     		movs	r3, #8
 499 006a 3B61     		str	r3, [r7, #16]
 232:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 500              		.loc 1 232 26
 501 006c 0023     		movs	r3, #0
 502 006e 7B61     		str	r3, [r7, #20]
 233:./Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 503              		.loc 1 233 26
 504 0070 0023     		movs	r3, #0
 505 0072 BB61     		str	r3, [r7, #24]
 234:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 506              		.loc 1 234 5
 507 0074 07F11003 		add	r3, r7, #16
 508 0078 1946     		mov	r1, r3
 509 007a 0548     		ldr	r0, .L32+8
 510 007c FFF7FEFF 		bl	HAL_GPIO_Init
 511              	.L31:
 235:./Core/Src/stm32f1xx_hal_msp.c **** 
 236:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 237:./Core/Src/stm32f1xx_hal_msp.c **** 
 238:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 239:./Core/Src/stm32f1xx_hal_msp.c ****   }
 240:./Core/Src/stm32f1xx_hal_msp.c **** 
 241:./Core/Src/stm32f1xx_hal_msp.c **** }
 512              		.loc 1 241 1
 513 0080 00BF     		nop
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 14


 514 0082 2037     		adds	r7, r7, #32
 515              		.cfi_def_cfa_offset 8
 516 0084 BD46     		mov	sp, r7
 517              		.cfi_def_cfa_register 13
 518              		@ sp needed
 519 0086 80BD     		pop	{r7, pc}
 520              	.L33:
 521              		.align	2
 522              	.L32:
 523 0088 00440040 		.word	1073759232
 524 008c 00100240 		.word	1073876992
 525 0090 00080140 		.word	1073809408
 526              		.cfi_endproc
 527              	.LFE71:
 529              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 530              		.align	1
 531              		.global	HAL_UART_MspDeInit
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 535              		.fpu softvfp
 537              	HAL_UART_MspDeInit:
 538              	.LFB72:
 242:./Core/Src/stm32f1xx_hal_msp.c **** 
 243:./Core/Src/stm32f1xx_hal_msp.c **** /**
 244:./Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 245:./Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 246:./Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 247:./Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 248:./Core/Src/stm32f1xx_hal_msp.c **** */
 249:./Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 250:./Core/Src/stm32f1xx_hal_msp.c **** {
 539              		.loc 1 250 1
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 8
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543 0000 80B5     		push	{r7, lr}
 544              		.cfi_def_cfa_offset 8
 545              		.cfi_offset 7, -8
 546              		.cfi_offset 14, -4
 547 0002 82B0     		sub	sp, sp, #8
 548              		.cfi_def_cfa_offset 16
 549 0004 00AF     		add	r7, sp, #0
 550              		.cfi_def_cfa_register 7
 551 0006 7860     		str	r0, [r7, #4]
 251:./Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 552              		.loc 1 251 11
 553 0008 7B68     		ldr	r3, [r7, #4]
 554 000a 1B68     		ldr	r3, [r3]
 555              		.loc 1 251 5
 556 000c 084A     		ldr	r2, .L37
 557 000e 9342     		cmp	r3, r2
 558 0010 09D1     		bne	.L36
 252:./Core/Src/stm32f1xx_hal_msp.c ****   {
 253:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 254:./Core/Src/stm32f1xx_hal_msp.c **** 
 255:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 15


 256:./Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 257:./Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 559              		.loc 1 257 5
 560 0012 084B     		ldr	r3, .L37+4
 561 0014 DB69     		ldr	r3, [r3, #28]
 562 0016 074A     		ldr	r2, .L37+4
 563 0018 23F40033 		bic	r3, r3, #131072
 564 001c D361     		str	r3, [r2, #28]
 258:./Core/Src/stm32f1xx_hal_msp.c **** 
 259:./Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 260:./Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 261:./Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 262:./Core/Src/stm32f1xx_hal_msp.c ****     */
 263:./Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 565              		.loc 1 263 5
 566 001e 0C21     		movs	r1, #12
 567 0020 0548     		ldr	r0, .L37+8
 568 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 569              	.L36:
 264:./Core/Src/stm32f1xx_hal_msp.c **** 
 265:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 266:./Core/Src/stm32f1xx_hal_msp.c **** 
 267:./Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 268:./Core/Src/stm32f1xx_hal_msp.c ****   }
 269:./Core/Src/stm32f1xx_hal_msp.c **** 
 270:./Core/Src/stm32f1xx_hal_msp.c **** }
 570              		.loc 1 270 1
 571 0026 00BF     		nop
 572 0028 0837     		adds	r7, r7, #8
 573              		.cfi_def_cfa_offset 8
 574 002a BD46     		mov	sp, r7
 575              		.cfi_def_cfa_register 13
 576              		@ sp needed
 577 002c 80BD     		pop	{r7, pc}
 578              	.L38:
 579 002e 00BF     		.align	2
 580              	.L37:
 581 0030 00440040 		.word	1073759232
 582 0034 00100240 		.word	1073876992
 583 0038 00080140 		.word	1073809408
 584              		.cfi_endproc
 585              	.LFE72:
 587              		.text
 588              	.Letext0:
 589              		.file 2 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 590              		.file 3 "c:\\st\\stm32cubeide_1.7.0\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 591              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 592              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 593              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 594              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 595              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 596              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 597              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 598              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 599              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:94     .text.HAL_MspInit:000000000000005c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:100    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:107    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:161    .text.HAL_TIM_Base_MspInit:0000000000000044 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:166    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:173    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:223    .text.HAL_TIM_PWM_MspInit:0000000000000034 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:229    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:236    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:304    .text.HAL_TIM_MspPostInit:0000000000000058 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:311    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:318    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:360    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:365    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:372    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:415    .text.HAL_TIM_PWM_MspDeInit:0000000000000028 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:421    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:428    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:523    .text.HAL_UART_MspInit:0000000000000088 $d
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:530    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:537    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s:581    .text.HAL_UART_MspDeInit:0000000000000030 $d
                           .group:0000000000000000 wm4.0.e890922d021f7fff2fbf219cb2b38f03
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.21.98635006afa9a018cfa5e0632ed4968b
                           .group:0000000000000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:0000000000000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
                           .group:0000000000000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:0000000000000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:0000000000000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.225e4f5469716fdeef823d1102f5b23e
                           .group:0000000000000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:0000000000000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:0000000000000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:0000000000000000 wm4.stm32_hal_legacy.h.23.91ba5b544a4c2be2620a1e7ff0049e10
                           .group:0000000000000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.57.18d01ce1aa74e9fb44dbf16f821a574a
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.95.21591bbc513aaa813c0b8640c3b32517
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.22.8763f99bc1e3e2dcf0febe9161d81b37
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1202.f8e5f9e0cf4eef7840facf5396029056
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.22.fa638d688dcc57ca806fe6a7831b0d04
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.22.51a50ef3512cd78017ce666a32d364bf
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.263.f5ebf2f545ade59412ab9261c8e35dc4
                           .group:0000000000000000 wm4.stm32f1xx_hal_exti.h.22.e26491d042c8079c3ca67eca341af862
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.22.3c14338534886827bf3aeaa2a7f412a1
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.22.001ac4d7f81ccbdcae49bd65c13858c8
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.409.cafcd2cfe701091535636be537c18293
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.22.b5f4174bb6a50d95405567b8f50e0900
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.22.5cea9a7210e6315b41724b47b5fdf203
ARM GAS  C:\Users\ADMINI~1\AppData\Local\Temp\ccM2bugo.s 			page 17


                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.22.d4e19c21f2a86fa2f8ec2c2d5f1ab2af
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.22.3438c476faafc3240bf146f143df3fcd
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.22.a16e206564e97dbace9faae59a0d6008
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.22.5f7992e497faa36aa98f09f7214f4dbb
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.88.91065c0692bed6019c34f1e9c00589fd
                           .group:0000000000000000 wm4.main.h.63.9319a86a6f0d78cb5bb2f8204a330e54

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
