#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Sep 08 21:25:21 2019
# Process ID: 2544
# Log file: C:/Users/pasaw/Desktop/FPGA/Lab04/lab4-2/planAhead_run_2/planAhead.log
# Journal file: C:/Users/pasaw/Desktop/FPGA/Lab04/lab4-2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/pasaw/Desktop/FPGA/Lab04/lab4-2/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P82 [get_ports LED0_P82]
endgroup
startgroup
set_property package_pin P81 [get_ports LED1_P81]
endgroup
startgroup
set_property package_pin P80 [get_ports LED2_P80]
endgroup
startgroup
set_property package_pin P66 [get_ports SW0_P66]
endgroup
startgroup
set_property package_pin P62 [get_ports SW1_P62]
endgroup
startgroup
set_property package_pin P61 [get_ports SW2_P61]
endgroup
startgroup
set_property package_pin P59 [get_ports SW3_P59]
endgroup
save_constraints
