{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682502371235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682502371235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 17:46:11 2023 " "Processing started: Wed Apr 26 17:46:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682502371235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502371235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502371235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682502371393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682502371393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502375927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502375927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/ws2812_arry.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/ws2812_arry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_arry_vlg_tst " "Found entity 1: ws2812_arry_vlg_tst" {  } { { "simulation/modelsim/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/simulation/modelsim/ws2812_arry.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502375928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502375928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_SEND data_send ws2812_arry.sv(27) " "Verilog HDL Declaration information at ws2812_arry.sv(27): object \"DATA_SEND\" differs only in case from object \"data_send\" in the same scope" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ws2812_arry.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ws2812_arry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ws2812_arry " "Found entity 1: ws2812_arry" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682502375929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(15) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(15): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(16) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(16): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(18) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(18): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(19) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(19): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(20) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(20): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(21) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(21): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(22) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(22): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(24) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(24): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(26) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(26): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(27) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(27): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375930 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(28) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(28): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375930 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(29) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(29): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375930 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ws2812_arry ws2812_arry.sv(30) " "Verilog HDL Parameter Declaration warning at ws2812_arry.sv(30): Parameter Declaration in module \"ws2812_arry\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1682502375930 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "res_data ws2812_arry.sv(60) " "Verilog HDL error at ws2812_arry.sv(60): object \"res_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "src/ws2812_arry.sv" "" { Text "D:/Users/HUIP/Desktop/ws2812_arry/src/ws2812_arry.sv" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1682502375930 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/HUIP/Desktop/ws2812_arry/output_files/top.map.smsg " "Generated suppressed messages file D:/Users/HUIP/Desktop/ws2812_arry/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502375941 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682502376005 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 26 17:46:16 2023 " "Processing ended: Wed Apr 26 17:46:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682502376005 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682502376005 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682502376005 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502376005 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682502376564 ""}
