#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 21 03:23:38 2024
# Process ID: 26756
# Current directory: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19932 E:\TestVerilog\Test_DOAN1\project_1_21_12_1\project_1\project_1.xpr
# Log file: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/vivado.log
# Journal file: E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1\vivado.jou
# Running On        :DESKTOP-AF4K6S1
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Pentium(R) CPU G4560 @ 3.50GHz
# CPU Frequency     :3504 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8482 MB
# Swap memory       :15834 MB
# Total Virtual     :24316 MB
# Available Virtual :13321 MB
#-----------------------------------------------------------
start_gui
open_project E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/project_1.xpr
add_files -norecurse E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
add_bp {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv} 56
remove_bps -file {E:/TestVerilog/Test_DOAN1/project_1_21_12_1/project_1/select_max.sv} -line 56
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
launch_simulation
source top_design_tb.tcl
close_sim
