---
title: "VLSI Labs"
excerpt: "Collection of various VLSI labs I have completed"
collection: portfolio
---

<u>Lab 1</u><br>
Introduction to Cadence Design and Simulation<br>
Designed a gate-level full adder, then using that full adder, created a four-bit adder, and a 8-bit adder. After writing some Verilog tests, I was able to validate the adders.<br>
<br>

<u>Lab 2</u><br>


