

================================================================
== Vitis HLS Report for 'cl_box_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Fri Oct 18 05:35:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cl_box
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.190 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       67|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       67|      108|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |cmd_recved_2_fu_76_p2      |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_70_p2         |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  63|          66|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_cmd_recved_1  |   9|          2|   32|         64|
    |cmd_recved_fu_32               |   9|          2|   32|         64|
    |ctl_cmd_stream_blk_n           |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  45|         10|   67|        134|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cmd_recved_1_reg_98      |  32|   0|   32|          0|
    |cmd_recved_fu_32         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  cl_box_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  cl_box_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  cl_box_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  cl_box_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  cl_box_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  cl_box_Pipeline_VITIS_LOOP_22_1|  return value|
|ctl_cmd_stream_dout     |   in|   32|     ap_fifo|                   ctl_cmd_stream|       pointer|
|ctl_cmd_stream_empty_n  |   in|    1|     ap_fifo|                   ctl_cmd_stream|       pointer|
|ctl_cmd_stream_read     |  out|    1|     ap_fifo|                   ctl_cmd_stream|       pointer|
|add_ln22                |   in|   32|     ap_none|                         add_ln22|        scalar|
|cmd_array_address0      |  out|    3|   ap_memory|                        cmd_array|         array|
|cmd_array_ce0           |  out|    1|   ap_memory|                        cmd_array|         array|
|cmd_array_we0           |  out|    1|   ap_memory|                        cmd_array|         array|
|cmd_array_d0            |  out|   32|   ap_memory|                        cmd_array|         array|
+------------------------+-----+-----+------------+---------------------------------+--------------+

