// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Tue Dec 12 01:02:55 2023
// Host        : Terry running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {D:/Verilog
//               Projects/Memory/Memory.sim/sim_1/synth/timing/xsim/test_time_synth.v}
// Design      : Memory
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD10
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD11
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD8
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD9
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

(* NotValidForBitStream *)
module Memory
   (clk,
    rw,
    address,
    d_in,
    d_out);
  input clk;
  input rw;
  input [4:0]address;
  input [7:0]d_in;
  output [7:0]d_out;

  wire [4:0]address;
  wire [2:0]address_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [7:0]d_in;
  wire [7:0]d_in_IBUF;
  wire [7:0]d_out;
  wire [7:0]d_out0;
  wire [7:0]d_out_OBUF;
  wire p_0_out;
  wire rw;
  wire rw_IBUF;

initial begin
 $sdf_annotate("test_time_synth.sdf",,,,"tool_control");
end
  IBUF \address_IBUF[0]_inst 
       (.I(address[0]),
        .O(address_IBUF[0]));
  IBUF \address_IBUF[1]_inst 
       (.I(address[1]),
        .O(address_IBUF[1]));
  IBUF \address_IBUF[2]_inst 
       (.I(address[2]),
        .O(address_IBUF[2]));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  IBUF \d_in_IBUF[0]_inst 
       (.I(d_in[0]),
        .O(d_in_IBUF[0]));
  IBUF \d_in_IBUF[1]_inst 
       (.I(d_in[1]),
        .O(d_in_IBUF[1]));
  IBUF \d_in_IBUF[2]_inst 
       (.I(d_in[2]),
        .O(d_in_IBUF[2]));
  IBUF \d_in_IBUF[3]_inst 
       (.I(d_in[3]),
        .O(d_in_IBUF[3]));
  IBUF \d_in_IBUF[4]_inst 
       (.I(d_in[4]),
        .O(d_in_IBUF[4]));
  IBUF \d_in_IBUF[5]_inst 
       (.I(d_in[5]),
        .O(d_in_IBUF[5]));
  IBUF \d_in_IBUF[6]_inst 
       (.I(d_in[6]),
        .O(d_in_IBUF[6]));
  IBUF \d_in_IBUF[7]_inst 
       (.I(d_in[7]),
        .O(d_in_IBUF[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \d_out[7]_i_1 
       (.I0(rw_IBUF),
        .O(p_0_out));
  OBUF \d_out_OBUF[0]_inst 
       (.I(d_out_OBUF[0]),
        .O(d_out[0]));
  OBUF \d_out_OBUF[1]_inst 
       (.I(d_out_OBUF[1]),
        .O(d_out[1]));
  OBUF \d_out_OBUF[2]_inst 
       (.I(d_out_OBUF[2]),
        .O(d_out[2]));
  OBUF \d_out_OBUF[3]_inst 
       (.I(d_out_OBUF[3]),
        .O(d_out[3]));
  OBUF \d_out_OBUF[4]_inst 
       (.I(d_out_OBUF[4]),
        .O(d_out[4]));
  OBUF \d_out_OBUF[5]_inst 
       (.I(d_out_OBUF[5]),
        .O(d_out[5]));
  OBUF \d_out_OBUF[6]_inst 
       (.I(d_out_OBUF[6]),
        .O(d_out[6]));
  OBUF \d_out_OBUF[7]_inst 
       (.I(d_out_OBUF[7]),
        .O(d_out[7]));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[0]),
        .Q(d_out_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[1]),
        .Q(d_out_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[2]),
        .Q(d_out_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[3]),
        .Q(d_out_OBUF[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[4]),
        .Q(d_out_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[5]),
        .Q(d_out_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[6]),
        .Q(d_out_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(d_out0[7]),
        .Q(d_out_OBUF[7]),
        .R(1'b0));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_UNIQ_BASE_ memory_reg_0_7_0_0
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[0]),
        .O(d_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD8 memory_reg_0_7_1_1
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[1]),
        .O(d_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD9 memory_reg_0_7_2_2
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[2]),
        .O(d_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD10 memory_reg_0_7_3_3
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[3]),
        .O(d_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD11 memory_reg_0_7_4_4
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[4]),
        .O(d_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD12 memory_reg_0_7_5_5
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[5]),
        .O(d_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD13 memory_reg_0_7_6_6
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[6]),
        .O(d_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD14 memory_reg_0_7_7_7
       (.A0(address_IBUF[0]),
        .A1(address_IBUF[1]),
        .A2(address_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(d_in_IBUF[7]),
        .O(d_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(rw_IBUF));
  IBUF rw_IBUF_inst
       (.I(rw),
        .O(rw_IBUF));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
