[2025-09-16 23:34:37] START suite=qualcomm_srv trace=srv291_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv291_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2645427 heartbeat IPC: 3.78 cumulative IPC: 3.78 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5064954 heartbeat IPC: 4.133 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5064954 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5064954 cumulative IPC: 3.949 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13698231 heartbeat IPC: 1.158 cumulative IPC: 1.158 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22286357 heartbeat IPC: 1.164 cumulative IPC: 1.161 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 30871983 heartbeat IPC: 1.165 cumulative IPC: 1.162 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 39458154 heartbeat IPC: 1.165 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 48188219 heartbeat IPC: 1.145 cumulative IPC: 1.159 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 56704955 heartbeat IPC: 1.174 cumulative IPC: 1.162 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 65484343 heartbeat IPC: 1.139 cumulative IPC: 1.159 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 74037463 heartbeat IPC: 1.169 cumulative IPC: 1.16 (Simulation time: 00 hr 10 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv291_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 82601203 heartbeat IPC: 1.168 cumulative IPC: 1.161 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 86011316 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 86011316 cumulative IPC: 1.163 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv291_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.163 instructions: 100000004 cycles: 86011316
CPU 0 Branch Prediction Accuracy: 91.46% MPKI: 15.06 Average ROB Occupancy at Mispredict: 27.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2794
BRANCH_INDIRECT: 0.4207
BRANCH_CONDITIONAL: 12.68
BRANCH_DIRECT_CALL: 0.7072
BRANCH_INDIRECT_CALL: 0.515
BRANCH_RETURN: 0.4608


====Backend Stall Breakdown====
ROB_STALL: 200649
LQ_STALL: 0
SQ_STALL: 507050


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 115.4
REPLAY_LOAD: 68.5125
NON_REPLAY_LOAD: 17.023993

== Total ==
ADDR_TRANS: 14425
REPLAY_LOAD: 10962
NON_REPLAY_LOAD: 175262

== Counts ==
ADDR_TRANS: 125
REPLAY_LOAD: 160
NON_REPLAY_LOAD: 10295

cpu0->cpu0_STLB TOTAL        ACCESS:    1775953 HIT:    1770819 MISS:       5134 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1775953 HIT:    1770819 MISS:       5134 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 195 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7691449 HIT:    6628798 MISS:    1062651 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6230676 HIT:    5348456 MISS:     882220 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     538052 HIT:     381654 MISS:     156398 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     913402 HIT:     897873 MISS:      15529 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9319 HIT:        815 MISS:       8504 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14435682 HIT:    8077510 MISS:    6358172 MSHR_MERGE:    1525584
cpu0->cpu0_L1I LOAD         ACCESS:   14435682 HIT:    8077510 MISS:    6358172 MSHR_MERGE:    1525584
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29923683 HIT:   26598088 MISS:    3325595 MSHR_MERGE:    1380098
cpu0->cpu0_L1D LOAD         ACCESS:   16903694 HIT:   15161564 MISS:    1742130 MSHR_MERGE:     344007
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13009378 HIT:   11435241 MISS:    1574137 MSHR_MERGE:    1036082
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10611 HIT:       1283 MISS:       9328 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12076720 HIT:   10353657 MISS:    1723063 MSHR_MERGE:     865453
cpu0->cpu0_ITLB LOAD         ACCESS:   12076720 HIT:   10353657 MISS:    1723063 MSHR_MERGE:     865453
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.113 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28323371 HIT:   27097772 MISS:    1225599 MSHR_MERGE:     307256
cpu0->cpu0_DTLB LOAD         ACCESS:   28323371 HIT:   27097772 MISS:    1225599 MSHR_MERGE:     307256
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.995 cycles
cpu0->LLC TOTAL        ACCESS:    1283172 HIT:    1214752 MISS:      68420 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     882220 HIT:     856025 MISS:      26195 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     156397 HIT:     118710 MISS:      37687 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     236051 HIT:     235747 MISS:        304 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8504 HIT:       4270 MISS:       4234 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 122.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3098
  ROW_BUFFER_MISS:      65018
  AVG DBUS CONGESTED CYCLE: 3.622
Channel 0 WQ ROW_BUFFER_HIT:       1657
  ROW_BUFFER_MISS:      34172
  FULL:          0
Channel 0 REFRESHES ISSUED:       7167

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       545842       401450        87752         4837
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          330          375          198
  STLB miss resolved @ L2C                0          259          262          399          116
  STLB miss resolved @ LLC                0          299          367         2287          871
  STLB miss resolved @ MEM                0            1          160         2153         2296

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155590        54139      1127783       133107          536
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          259          108           44
  STLB miss resolved @ L2C                0           32           76           38            4
  STLB miss resolved @ LLC                0          246          385          424           66
  STLB miss resolved @ MEM                0            1           79          266          136
[2025-09-16 23:46:55] END   suite=qualcomm_srv trace=srv291_ap (rc=0)
