unsigned long F_1 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_3 = F_2 ( V_2 ) ;\r\nif ( F_3 ( V_3 ) )\r\nreturn V_2 -> V_4 [ V_5 ] ;\r\nreturn V_3 ;\r\n}\r\nstatic void F_4 ( void )\r\n{\r\n__asm__ __volatile__(\r\n" ba,pt %%xcc, 1f\n"\r\n" nop\n"\r\n" .align 64\n"\r\n"1: rd %%tick, %%g2\n"\r\n" add %%g2, 6, %%g2\n"\r\n" andn %%g2, %0, %%g2\n"\r\n" wrpr %%g2, 0, %%tick\n"\r\n" rdpr %%tick, %%g0"\r\n:\r\n: "r" (TICK_PRIV_BIT)\r\n: "g2");\r\n}\r\nstatic void F_5 ( void )\r\n{\r\n__asm__ __volatile__(\r\n" ba,pt %%xcc, 1f\n"\r\n" nop\n"\r\n" .align 64\n"\r\n"1: wr %0, 0x0, %%tick_cmpr\n"\r\n" rd %%tick_cmpr, %%g0"\r\n:\r\n: "r" (TICKCMP_IRQ_BIT));\r\n}\r\nstatic void F_6 ( void )\r\n{\r\nF_4 () ;\r\nF_5 () ;\r\n}\r\nstatic unsigned long long F_7 ( void )\r\n{\r\nunsigned long V_6 ;\r\n__asm__ __volatile__("rd %%tick, %0\n\t"\r\n"mov %0, %0"\r\n: "=r" (ret));\r\nreturn V_6 & ~ V_7 ;\r\n}\r\nstatic int F_8 ( unsigned long V_8 )\r\n{\r\nunsigned long V_9 , V_10 , V_11 ;\r\n__asm__ __volatile__("rd %%tick, %0"\r\n: "=r" (orig_tick));\r\nV_9 &= ~ V_12 ;\r\n__asm__ __volatile__("ba,pt %%xcc, 1f\n\t"\r\n" add %1, %2, %0\n\t"\r\n".align 64\n"\r\n"1:\n\t"\r\n"wr %0, 0, %%tick_cmpr\n\t"\r\n"rd %%tick_cmpr, %%g0\n\t"\r\n: "=r" (new_compare)\r\n: "r" (orig_tick), "r" (adj));\r\n__asm__ __volatile__("rd %%tick, %0"\r\n: "=r" (new_tick));\r\nV_10 &= ~ V_12 ;\r\nreturn ( ( long ) ( V_10 - ( V_9 + V_8 ) ) ) > 0L ;\r\n}\r\nstatic unsigned long F_9 ( unsigned long V_8 )\r\n{\r\nunsigned long V_10 ;\r\n__asm__ __volatile__("rd %%tick, %0\n\t"\r\n"add %0, %1, %0\n\t"\r\n"wrpr %0, 0, %%tick\n\t"\r\n: "=&r" (new_tick)\r\n: "r" (adj));\r\nreturn V_10 ;\r\n}\r\nstatic void F_10 ( void )\r\n{\r\n__asm__ __volatile__(\r\n"wr %0, 0x0, %%asr25"\r\n:\r\n: "r" (TICKCMP_IRQ_BIT));\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nif ( V_13 != V_14 ) {\r\nF_4 () ;\r\nF_5 () ;\r\n__asm__ __volatile__(\r\n" rd %%asr24, %%g2\n"\r\n" andn %%g2, %0, %%g2\n"\r\n" wr %%g2, 0, %%asr24"\r\n:\r\n: "r" (TICK_PRIV_BIT)\r\n: "g1", "g2");\r\n}\r\nF_10 () ;\r\n}\r\nstatic unsigned long long F_12 ( void )\r\n{\r\nunsigned long V_6 ;\r\n__asm__ __volatile__("rd %%asr24, %0"\r\n: "=r" (ret));\r\nreturn V_6 & ~ V_7 ;\r\n}\r\nstatic unsigned long F_13 ( unsigned long V_8 )\r\n{\r\nunsigned long V_10 ;\r\n__asm__ __volatile__("rd %%asr24, %0\n\t"\r\n"add %0, %1, %0\n\t"\r\n"wr %0, 0, %%asr24\n\t"\r\n: "=&r" (new_tick)\r\n: "r" (adj));\r\nreturn V_10 ;\r\n}\r\nstatic int F_14 ( unsigned long V_8 )\r\n{\r\nunsigned long V_9 , V_10 ;\r\n__asm__ __volatile__("rd %%asr24, %0"\r\n: "=r" (orig_tick));\r\nV_9 &= ~ V_12 ;\r\n__asm__ __volatile__("wr %0, 0, %%asr25"\r\n:\r\n: "r" (orig_tick + adj));\r\n__asm__ __volatile__("rd %%asr24, %0"\r\n: "=r" (new_tick));\r\nV_10 &= ~ V_12 ;\r\nreturn ( ( long ) ( V_10 - ( V_9 + V_8 ) ) ) > 0L ;\r\n}\r\nstatic unsigned long F_15 ( void )\r\n{\r\nunsigned long V_6 , V_15 , V_16 , V_17 ;\r\nunsigned long V_18 = V_19 + 8 ;\r\n__asm__ __volatile__("ldxa [%1] %5, %2\n"\r\n"1:\n\t"\r\n"sub %1, 0x8, %1\n\t"\r\n"ldxa [%1] %5, %3\n\t"\r\n"add %1, 0x8, %1\n\t"\r\n"ldxa [%1] %5, %4\n\t"\r\n"cmp %4, %2\n\t"\r\n"bne,a,pn %%xcc, 1b\n\t"\r\n" mov %4, %2\n\t"\r\n"sllx %4, 32, %4\n\t"\r\n"or %3, %4, %0\n\t"\r\n: "=&r" (ret), "=&r" (addr),\r\n"=&r" (tmp1), "=&r" (tmp2), "=&r" (tmp3)\r\n: "i" (ASI_PHYS_BYPASS_EC_E), "1" (addr));\r\nreturn V_6 ;\r\n}\r\nstatic void F_16 ( unsigned long V_20 )\r\n{\r\nunsigned long V_21 = ( V_20 & 0xffffffffUL ) ;\r\nunsigned long V_22 = ( V_20 >> 32UL ) ;\r\nunsigned long V_18 = V_19 ;\r\n__asm__ __volatile__("stxa %%g0, [%0] %4\n\t"\r\n"add %0, 0x8, %0\n\t"\r\n"stxa %3, [%0] %4\n\t"\r\n"sub %0, 0x8, %0\n\t"\r\n"stxa %2, [%0] %4"\r\n: "=&r" (addr)\r\n: "0" (addr), "r" (low), "r" (high),\r\n"i" (ASI_PHYS_BYPASS_EC_E));\r\n}\r\nstatic void F_17 ( unsigned long V_20 )\r\n{\r\nunsigned long V_21 = ( V_20 & 0xffffffffUL ) ;\r\nunsigned long V_22 = ( V_20 >> 32UL ) ;\r\nunsigned long V_18 = V_23 + 0x8UL ;\r\n__asm__ __volatile__("stxa %3, [%0] %4\n\t"\r\n"sub %0, 0x8, %0\n\t"\r\n"stxa %2, [%0] %4"\r\n: "=&r" (addr)\r\n: "0" (addr), "r" (low), "r" (high),\r\n"i" (ASI_PHYS_BYPASS_EC_E));\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nF_17 ( V_12 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nF_4 () ;\r\nF_16 ( F_15 () ) ;\r\nF_18 () ;\r\n}\r\nstatic unsigned long long F_20 ( void )\r\n{\r\nreturn F_15 () & ~ V_7 ;\r\n}\r\nstatic unsigned long F_21 ( unsigned long V_8 )\r\n{\r\nunsigned long V_20 ;\r\nV_20 = F_15 () + V_8 ;\r\nF_16 ( V_20 ) ;\r\nreturn V_20 ;\r\n}\r\nstatic int F_22 ( unsigned long V_8 )\r\n{\r\nunsigned long V_20 = F_15 () ;\r\nunsigned long V_24 ;\r\nV_20 &= ~ V_12 ;\r\nV_20 += V_8 ;\r\nF_17 ( V_20 ) ;\r\nV_24 = F_15 () & ~ V_12 ;\r\nreturn ( ( long ) ( V_24 - V_20 ) ) > 0L ;\r\n}\r\nint F_23 ( struct V_25 V_26 )\r\n{\r\nstruct V_27 * V_28 = F_24 ( L_1 ) ;\r\nint V_29 = - 1 ;\r\nif ( V_28 ) {\r\nV_29 = F_25 ( V_28 , V_26 . V_30 ) ;\r\nF_26 ( V_28 ) ;\r\n}\r\nreturn V_29 ;\r\n}\r\nstatic int F_27 ( struct V_31 * V_32 )\r\n{\r\nstruct V_33 * V_34 ;\r\nF_28 ( V_35 L_2 ,\r\nV_32 -> V_36 . V_37 -> V_38 , V_32 -> V_33 [ 0 ] . V_39 ) ;\r\nV_34 = & V_40 ;\r\nV_34 -> V_41 = V_42 ;\r\nV_34 -> V_43 = V_32 -> V_33 [ 0 ] . V_43 ;\r\nV_34 -> V_39 = V_32 -> V_33 [ 0 ] . V_39 ;\r\nV_34 -> V_44 = V_32 -> V_33 [ 0 ] . V_44 ;\r\nV_45 = V_32 -> V_33 [ 0 ] . V_39 ;\r\nreturn F_29 ( & V_46 ) ;\r\n}\r\nstatic int F_30 ( struct V_31 * V_32 )\r\n{\r\nF_28 ( V_35 L_3 ,\r\nV_32 -> V_36 . V_37 -> V_38 , V_32 -> V_33 [ 0 ] . V_39 ) ;\r\nV_47 . V_33 = & V_32 -> V_33 [ 0 ] ;\r\nreturn F_29 ( & V_47 ) ;\r\n}\r\nstatic unsigned char F_31 ( struct V_48 * V_36 , T_1 V_49 )\r\n{\r\nstruct V_31 * V_50 = F_32 ( V_36 ) ;\r\nvoid T_2 * V_2 = ( void T_2 * ) V_50 -> V_33 [ 0 ] . V_39 ;\r\nreturn F_33 ( V_2 + V_49 ) ;\r\n}\r\nstatic void F_34 ( struct V_48 * V_36 , T_1 V_49 , T_3 V_20 )\r\n{\r\nstruct V_31 * V_50 = F_32 ( V_36 ) ;\r\nvoid T_2 * V_2 = ( void T_2 * ) V_50 -> V_33 [ 0 ] . V_39 ;\r\nF_35 ( V_20 , V_2 + V_49 ) ;\r\n}\r\nstatic int F_36 ( struct V_31 * V_32 )\r\n{\r\nstruct V_51 * V_52 = V_32 -> V_36 . V_37 ;\r\nif ( ! strcmp ( V_52 -> V_53 -> V_43 , L_4 ) &&\r\nstrcmp ( V_52 -> V_53 -> V_53 -> V_43 , L_5 ) != 0 )\r\nreturn - V_54 ;\r\nF_28 ( V_35 L_6 ,\r\nV_52 -> V_38 , V_32 -> V_33 [ 0 ] . V_39 ) ;\r\nV_55 . V_33 = & V_32 -> V_33 [ 0 ] ;\r\nreturn F_29 ( & V_55 ) ;\r\n}\r\nstatic int T_4 F_37 ( void )\r\n{\r\nif ( V_56 )\r\nreturn F_29 ( & V_57 ) ;\r\nif ( V_13 == V_14 )\r\nreturn F_29 ( & V_58 ) ;\r\n( void ) F_38 ( & V_59 ) ;\r\n( void ) F_38 ( & V_60 ) ;\r\n( void ) F_38 ( & V_61 ) ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_39 ( void )\r\n{\r\nstruct V_51 * V_52 ;\r\nunsigned long V_62 ;\r\nV_52 = F_40 ( L_7 ) ;\r\nif ( V_13 == V_63 ) {\r\nunsigned long V_64 , V_65 , V_66 ;\r\n__asm__ __volatile__ ("rdpr %%ver, %0"\r\n: "=&r" (ver));\r\nV_65 = ( ( V_64 >> 48 ) & 0xffff ) ;\r\nV_66 = ( ( V_64 >> 32 ) & 0xffff ) ;\r\nif ( V_65 == 0x17 && V_66 == 0x13 ) {\r\nV_67 = & V_68 ;\r\nV_62 = F_41 ( V_52 , L_8 , 0 ) ;\r\n} else {\r\nV_67 = & V_69 ;\r\nV_62 = F_42 () . V_70 ;\r\n}\r\n} else {\r\nV_67 = & V_71 ;\r\nV_62 = F_41 ( V_52 , L_8 , 0 ) ;\r\n}\r\nreturn V_62 ;\r\n}\r\nunsigned long F_43 ( unsigned int V_72 )\r\n{\r\nstruct V_73 * V_74 = & F_44 ( V_75 , V_72 ) ;\r\nif ( V_74 -> V_76 )\r\nreturn V_74 -> V_76 ;\r\nreturn F_45 ( V_72 ) . V_70 ;\r\n}\r\nstatic int F_46 ( struct V_77 * V_78 , unsigned long V_20 ,\r\nvoid * V_79 )\r\n{\r\nstruct V_80 * V_62 = V_79 ;\r\nunsigned int V_72 = V_62 -> V_72 ;\r\nstruct V_73 * V_74 = & F_44 ( V_75 , V_72 ) ;\r\nif ( ! V_74 -> V_81 ) {\r\nV_74 -> V_81 = V_62 -> V_82 ;\r\nV_74 -> V_76 = F_45 ( V_72 ) . V_70 ;\r\n}\r\nif ( ( V_20 == V_83 && V_62 -> V_82 < V_62 -> V_84 ) ||\r\n( V_20 == V_85 && V_62 -> V_82 > V_62 -> V_84 ) ) {\r\nF_45 ( V_72 ) . V_70 =\r\nF_47 ( V_74 -> V_76 ,\r\nV_74 -> V_81 ,\r\nV_62 -> V_84 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_48 ( void )\r\n{\r\nF_49 ( & V_86 ,\r\nV_87 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_50 ( unsigned long V_88 ,\r\nstruct V_89 * V_90 )\r\n{\r\nreturn V_67 -> V_91 ( V_88 ) ? - V_92 : 0 ;\r\n}\r\nstatic void F_51 ( enum V_93 V_94 ,\r\nstruct V_89 * V_90 )\r\n{\r\nswitch ( V_94 ) {\r\ncase V_95 :\r\ncase V_96 :\r\nbreak;\r\ncase V_97 :\r\nV_67 -> V_98 () ;\r\nbreak;\r\ncase V_99 :\r\ncase V_100 :\r\nF_52 ( 1 ) ;\r\nbreak;\r\n}\r\n}\r\nvoid T_5 F_53 ( int V_101 , struct V_1 * V_2 )\r\n{\r\nstruct V_1 * V_102 = F_54 ( V_2 ) ;\r\nunsigned long V_103 = V_67 -> V_104 ;\r\nint V_72 = F_55 () ;\r\nstruct V_89 * V_90 = & F_44 ( V_105 , V_72 ) ;\r\nF_56 ( V_103 ) ;\r\nF_57 () ;\r\nF_42 () . V_106 ++ ;\r\nF_58 ( 0 ) ;\r\nif ( F_59 ( ! V_90 -> V_107 ) ) {\r\nF_28 ( V_108\r\nL_9 , V_72 ) ;\r\n} else\r\nV_90 -> V_107 ( V_90 ) ;\r\nF_60 () ;\r\nF_54 ( V_102 ) ;\r\n}\r\nvoid F_61 ( void )\r\n{\r\nstruct V_89 * V_109 ;\r\nunsigned long V_110 ;\r\n__asm__ __volatile__("rdpr %%pstate, %0\n\t"\r\n"wrpr %0, %1, %%pstate"\r\n: "=r" (pstate)\r\n: "i" (PSTATE_IE));\r\nV_67 -> V_111 () ;\r\n__asm__ __volatile__("wrpr %0, 0x0, %%pstate"\r\n:\r\n: "r" (pstate));\r\nV_109 = & F_62 ( V_105 ) ;\r\nmemcpy ( V_109 , & V_112 , sizeof( * V_109 ) ) ;\r\nV_109 -> V_113 = F_63 ( F_55 () ) ;\r\nF_64 ( V_109 ) ;\r\n}\r\nvoid F_65 ( unsigned long V_114 )\r\n{\r\nunsigned long V_115 , V_26 ;\r\nV_115 = V_67 -> V_116 () ;\r\ndo {\r\nV_26 = V_67 -> V_116 () ;\r\n} while ( ( V_26 - V_115 ) < V_114 );\r\n}\r\nvoid F_66 ( unsigned long V_117 )\r\n{\r\nF_65 ( V_118 * V_117 ) ;\r\n}\r\nstatic T_6 F_67 ( struct V_119 * V_120 )\r\n{\r\nreturn V_67 -> V_116 () ;\r\n}\r\nvoid T_4 F_68 ( void )\r\n{\r\nunsigned long V_62 = F_39 () ;\r\nV_118 = V_62 / V_121 ;\r\nV_122 =\r\nF_69 ( V_62 , V_123 ) ;\r\nV_124 . V_43 = V_67 -> V_43 ;\r\nV_124 . V_125 = F_67 ;\r\nF_70 ( & V_124 , V_62 ) ;\r\nF_28 ( L_10 ,\r\nV_124 . V_126 , V_124 . V_127 ) ;\r\nV_112 . V_43 = V_67 -> V_43 ;\r\nF_71 ( & V_112 , V_62 , 4 ) ;\r\nV_112 . V_128 =\r\nF_72 ( 0x7fffffffffffffffUL , & V_112 ) ;\r\nV_112 . V_129 =\r\nF_72 ( 0xF , & V_112 ) ;\r\nF_28 ( L_11 ,\r\nV_112 . V_126 , V_112 . V_127 ) ;\r\nF_61 () ;\r\n}\r\nunsigned long long F_73 ( void )\r\n{\r\nunsigned long V_130 = V_67 -> V_116 () ;\r\nreturn ( V_130 * V_122 )\r\n>> V_123 ;\r\n}\r\nint F_74 ( unsigned long * V_131 )\r\n{\r\n* V_131 = V_67 -> V_116 () ;\r\nreturn 0 ;\r\n}
