{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573363531901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573363531908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 00:25:31 2019 " "Processing started: Sun Nov 10 00:25:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573363531908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363531908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c example " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363531908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573363533482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573363533482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regC-struc " "Found design unit 1: regC-struc" {  } { { "regC.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552798 ""} { "Info" "ISGN_ENTITY_NAME" "1 regC " "Found entity 1: regC" {  } { { "regC.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_one_mux-struc " "Found design unit 1: two_one_mux-struc" {  } { { "two_one_mux.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/two_one_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552813 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/two_one_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-mixed " "Found design unit 1: regD-mixed" {  } { { "regD.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552829 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "regD.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552829 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1573363552838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-struct " "Found design unit 1: mux-struct" {  } { { "mux.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552838 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff-mixed " "Found design unit 1: ff-mixed" {  } { { "ff.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552846 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "ff.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/ff.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rega.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regA-mixed " "Found design unit 1: regA-mixed" {  } { { "regA.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552855 ""} { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "regA.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-struc " "Found design unit 1: Adder-struc" {  } { { "Adder.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/Adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-struc " "Found design unit 1: addsub-struc" {  } { { "addsub.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/addsub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552869 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example-mixed " "Found design unit 1: example-mixed" {  } { { "example.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/example.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552878 ""} { "Info" "ISGN_ENTITY_NAME" "1 example " "Found entity 1: example" {  } { { "example.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/example.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573363552878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363552878 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "shif regC.vhd(25) " "VHDL error at regC.vhd(25): object \"shif\" is used but not declared" {  } { { "regC.vhd" "" { Text "C:/Users/W/Documents/ece327/new/lab4/regC.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1573363552878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573363553418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 10 00:25:53 2019 " "Processing ended: Sun Nov 10 00:25:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573363553418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573363553418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573363553418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573363553418 ""}
