# Reading pref.tcl
# do backprop_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert {G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 17:35:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/register_delay {G:/neural-burning/register_delay/delay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 17:35:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/systolic_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 17:35:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep {G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 17:35:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src {G:/neural-burning/general_data_operator/src/gdo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 17:35:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/transformer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 17:35:08 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/start_store.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:08 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 17:35:09 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/continuous_systolic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:09 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 17:35:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/z_to_z_calculator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:09 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 17:35:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+G:/neural-burning/backprop_stack {G:/neural-burning/backprop_stack/backprop_stack.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:09 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 17:35:09 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:35:22 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:35:22 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 17:35:27 on Mar 14,2021
# Loading work.testbench
# Loading sv_std.std
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 0 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
# | update_weight_layer          0 | update_weight_row          0 | is_update_weight 1 |  184   184   184 |    72    72    72 |    96    96    96 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          0 | update_weight_row          1 | is_update_weight 1 |  184   184   184 |    72    72    72 |    96    96    96 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          0 | update_weight_row          2 | is_update_weight 1 |  184   184   184 |    72    72    72 |    96    96    96 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          1 | update_weight_row          0 | is_update_weight 1 |   92    92    92 |    36    36    36 |    48    48    48 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          1 | update_weight_row          1 | is_update_weight 1 |   92    92    92 |    36    36    36 |    48    48    48 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          1 | update_weight_row          2 | is_update_weight 1 |   92    92    92 |    36    36    36 |    48    48    48 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          2 | update_weight_row          0 | is_update_weight 1 |   28    28    28 |    18    18    18 |     8     8     8 |     2     2     2 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          2 | update_weight_row          1 | is_update_weight 1 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          2 | update_weight_row          2 | is_update_weight 1 |   14    14    14 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
# | update_weight_layer          3 | update_weight_row          0 | is_update_weight 1 |    0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 17:36:41 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:41 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:36:42 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 17:36:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:36:42 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 17:36:42 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |    24    24    24 |    16    16    16 |    72    72    72 |    96    96    96 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |    24    24    24 |    16    16    16 |    72    72    72 |    96    96    96 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |    24    24    24 |    16    16    16 |    72    72    72 |    96    96    96 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     4     4 |    12    12    12 |     8     8     8 |    36    36    36 |    48    48    48 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     4     4 |    12    12    12 |     8     8     8 |    36    36    36 |    48    48    48 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     4     4     4 |    12    12    12 |     8     8     8 |    36    36    36 |    48    48    48 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     2     2     2 |     2     2     2 |     2     2     2 |    18    18    18 |     8     8     8 |     2     2     2 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     8     8 |     8     0     8 |     8     8     0 |     0    72    72 |    32     0    32 |     8     8     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     8     8 |     8     0     8 |     8     8     0 |     0    72    72 |    32     0    32 |     8     8     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     8     8 |     8     0     8 |     8     8     0 |     0    72    72 |    32     0    32 |     8     8     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     4     4 |     4     0     4 |     4     4     0 |     0    36    36 |    16     0    16 |     4     4     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     4     4 |     4     0     4 |     4     4     0 |     0    36    36 |    16     0    16 |     4     4     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     4     4 |     4     0     4 |     4     4     0 |     0    36    36 |    16     0    16 |     4     4     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     0     0 |     1     0     0 |     1     0     0 |     9     0     0 |     4     0     0 |     1     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     1     0 |     0     1     0 |     0     1     0 |     0     9     0 |     0     4     0 |     0     1     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     1 |     0     0     1 |     0     0     1 |     0     0     9 |     0     0     4 |     0     0     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 17:44:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 17:44:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 17:44:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 17:44:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 17:44:00 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:00 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 17:44:01 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 17:44:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 17:44:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:01 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:44:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 17:44:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:44:01 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 17:44:01 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 18:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 18:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:05 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:14:05 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:06 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 18:14:06 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |     8     8     8 |     8     8     8 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |     8     8     8 |     8     8     8 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 18:14:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 18:14:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:14:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 18:14:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 18:14:38 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:38 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 18:14:39 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:39 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 18:14:39 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:39 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 18:14:39 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:39 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:14:39 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:39 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 18:14:39 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:39 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 18:14:39 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |     8     8     8 |     8     8     8 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     8     8     8 |     8     8     8 |     8     8     8 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
run
run
run
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/backprop_stack.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/backprop_stack.sv 
# -- Compiling module backprop_stack
# -- Importing package gdo
# 
# Top level modules:
# 	backprop_stack
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/continuous_systolic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/continuous_systolic.sv 
# -- Compiling module continuous_systolic
# -- Importing package gdo
# 
# Top level modules:
# 	continuous_systolic
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/register_delay G:/neural-burning/register_delay/delay.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/register_delay" G:/neural-burning/register_delay/delay.sv 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/general_data_operator/src G:/neural-burning/general_data_operator/src/gdo.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/general_data_operator/src" G:/neural-burning/general_data_operator/src/gdo.sv 
# -- Compiling package gdo
# 
# Top level modules:
# 	--none--
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_prep G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_prep" G:/neural-burning/mult_matrix_prep/mult_matrix_prep.sv 
# -- Compiling module mult_matrix_prep
# 
# Top level modules:
# 	mult_matrix_prep
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/mult_matrix_revert G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/mult_matrix_revert" G:/neural-burning/mult_matrix_revert/mult_matrix_revert.sv 
# -- Compiling module mult_matrix_revert
# 
# Top level modules:
# 	mult_matrix_revert
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/start_store.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/start_store.sv 
# -- Compiling module start_store
# -- Importing package gdo
# 
# Top level modules:
# 	start_store
# End time: 18:15:53 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/systolic_array.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:53 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/systolic_array.sv 
# -- Compiling module systolic_array
# 
# Top level modules:
# 	systolic_array
# End time: 18:15:54 on Mar 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work G:/neural-burning/backprop_stack/testbench/testbench.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:54 on Mar 14,2021
# vlog -reportprogress 300 -work work G:/neural-burning/backprop_stack/testbench/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:15:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/transformer.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/transformer.sv 
# -- Compiling module transformer
# 
# Top level modules:
# 	transformer
# End time: 18:15:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+G:/neural-burning/backprop_stack G:/neural-burning/backprop_stack/z_to_z_calculator.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:54 on Mar 14,2021
# vlog -reportprogress 300 -sv -work work "+incdir+G:/neural-burning/backprop_stack" G:/neural-burning/backprop_stack/z_to_z_calculator.sv 
# -- Compiling module z_to_z_calculator
# -- Importing package gdo
# 
# Top level modules:
# 	z_to_z_calculator
# End time: 18:15:54 on Mar 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench
# Loading work.gdo
# Loading work.backprop_stack
# Loading work.delay
# Loading work.z_to_z_calculator
# Loading work.mult_matrix_prep
# Loading work.continuous_systolic
# Loading work.mult_matrix_revert
# Loading work.transformer
# Loading work.systolic_array
# Loading work.start_store
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 68
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 70
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 76
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 78
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 84
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 86
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 92
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 94
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: G:/neural-burning/backprop_stack/testbench/testbench.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[0]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[1]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/delay_inst_start_new_layer_delay_value File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 110
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic File: G:/neural-burning/backprop_stack/z_to_z_calculator.sv Line: 113
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'a_out'.
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/z_to_z_calculator.sv(113): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_z_to_z_calculator[2]/z_to_z_calculator_inst/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[0]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[1]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-3015) [PCDPC] - Port size (66) does not match connection size (48) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array_to_z_to_z_single_diff[2]/delay_inst_systolic_array_to_z_to_z_single File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 233
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[0]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[1]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[0]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[1]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[2]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'continuous_systolic'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic File: G:/neural-burning/backprop_stack/systolic_array.sv Line: 59
# ** Warning: (vsim-3722) G:/neural-burning/backprop_stack/systolic_array.sv(59): [TFMPC] - Missing connection for port 'b_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/systolic_array/set_up_z_to_z[3]/continuous_systolic/delay_inst_reset_counter File: G:/neural-burning/backprop_stack/continuous_systolic.sv Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_in'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
# ** Warning: (vsim-3015) [PCDPC] - Port size (48) does not match connection size (1) for port 'bus_out'. The port definition is at: G:/neural-burning/register_delay/delay.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/DUT/set_up_systolic_array[2]/delay_inst_systolic_array_result File: G:/neural-burning/backprop_stack/backprop_stack.sv Line: 301
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          1          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          1 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          2          2 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#    16    16    16 |    16    16    16 |    16    16    16 |   144   144   144 |    64    64    64 |    16    16    16 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     8     8     8 |     8     8     8 |     8     8     8 |    72    72    72 |    32    32    32 |     8     8     8 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     1     1     1 |     1     1     1 |     1     1     1 |     9     9     9 |     4     4     4 |     1     1     1 |          0          0 |    9     9     9 |     4     4     4 |     1     1     1 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
run
#     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |     0     0     0 |          0          0 |    0     0     0 |     0     0     0 |     0     0     0 
# End time: 18:18:58 on Mar 14,2021, Elapsed time: 0:43:31
# Errors: 0, Warnings: 90
