#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000011c3ceb82a0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0000011c3cf1a4c0_0 .var "CLK", 0 0;
v0000011c3cf1a380_0 .net "MemtoRegOut", 63 0, L_0000011c3cf1aec0;  1 drivers
v0000011c3cf1a560_0 .var "Reset_L", 0 0;
v0000011c3cf1a880_0 .net "currentPC", 63 0, v0000011c3cf1a1a0_0;  1 drivers
v0000011c3cf1af60_0 .var "passed", 7 0;
v0000011c3cf1a920_0 .var "startPC", 63 0;
v0000011c3cf1b820_0 .var "watchdog", 15 0;
E_0000011c3cea3250 .event anyedge, v0000011c3cf1b820_0;
S_0000011c3ceb89a0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0000011c3ceb82a0;
 .timescale -9 -12;
v0000011c3ceb0eb0_0 .var "numTests", 7 0;
v0000011c3ceb11d0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0000011c3ceb11d0_0;
    %load/vec4 v0000011c3ceb0eb0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0000011c3ceb11d0_0, v0000011c3ceb0eb0_0 {0 0 0};
T_0.1 ;
    %end;
S_0000011c3cebb450 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0000011c3ceb82a0;
 .timescale -9 -12;
v0000011c3ceb16d0_0 .var "actualOut", 63 0;
v0000011c3ceb19f0_0 .var "expectedOut", 63 0;
v0000011c3ceb1310_0 .var "passed", 7 0;
v0000011c3ceb13b0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0000011c3ceb16d0_0;
    %load/vec4 v0000011c3ceb19f0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0000011c3ceb13b0_0 {0 0 0};
    %load/vec4 v0000011c3ceb1310_0;
    %addi 1, 0, 8;
    %store/vec4 v0000011c3ceb1310_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0000011c3ceb13b0_0, v0000011c3ceb16d0_0, v0000011c3ceb19f0_0 {0 0 0};
T_1.3 ;
    %end;
S_0000011c3ce83500 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0000011c3ceb82a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0000011c3cefc1d0_0 .net "ALU_input", 63 0, L_0000011c3cf1b0a0;  1 drivers
v0000011c3cefc770_0 .net "CLK", 0 0, v0000011c3cf1a4c0_0;  1 drivers
v0000011c3cefc810_0 .net "MemtoRegIn", 63 0, v0000011c3cefd530_0;  1 drivers
v0000011c3cefc950_0 .net "MemtoRegOut", 63 0, L_0000011c3cf1aec0;  alias, 1 drivers
v0000011c3cefcb30_0 .net *"_ivl_5", 4 0, L_0000011c3cf1aba0;  1 drivers
v0000011c3cf1a740_0 .net *"_ivl_7", 4 0, L_0000011c3cf1ac40;  1 drivers
v0000011c3cf1b500_0 .net "aluctrl", 3 0, v0000011c3cefd3f0_0;  1 drivers
v0000011c3cf1a420_0 .net "aluout", 63 0, v0000011c3ceb14f0_0;  1 drivers
v0000011c3cf1ae20_0 .net "alusrc", 0 0, v0000011c3cefcd10_0;  1 drivers
v0000011c3cf1a600_0 .net "branch", 0 0, v0000011c3cefd8f0_0;  1 drivers
v0000011c3cf1a1a0_0 .var "currentpc", 63 0;
v0000011c3cf1b8c0_0 .net "extimm", 63 0, v0000011c3cefc590_0;  1 drivers
v0000011c3cf1a060_0 .net "instruction", 31 0, v0000011c3cefc6d0_0;  1 drivers
v0000011c3cf1bb40_0 .net "mem2reg", 0 0, v0000011c3cefca90_0;  1 drivers
v0000011c3cf1a7e0_0 .net "memread", 0 0, v0000011c3cefc630_0;  1 drivers
v0000011c3cf1a2e0_0 .net "memwrite", 0 0, v0000011c3cefbeb0_0;  1 drivers
v0000011c3cf1bbe0_0 .net "nextpc", 63 0, v0000011c3cefd490_0;  1 drivers
v0000011c3cf1bc80_0 .net "opcode", 10 0, L_0000011c3cf1ad80;  1 drivers
v0000011c3cf1a6a0_0 .net "rd", 4 0, L_0000011c3cf1a9c0;  1 drivers
v0000011c3cf1bd20_0 .net "reg2loc", 0 0, v0000011c3cefbff0_0;  1 drivers
v0000011c3cf1b5a0_0 .net "regoutA", 63 0, L_0000011c3cea5f10;  1 drivers
v0000011c3cf1bdc0_0 .net "regoutB", 63 0, L_0000011c3cea6760;  1 drivers
v0000011c3cf1b960_0 .net "regwrite", 0 0, v0000011c3cefce50_0;  1 drivers
v0000011c3cf1b3c0_0 .net "resetl", 0 0, v0000011c3cf1a560_0;  1 drivers
v0000011c3cf1be60_0 .net "rm", 4 0, L_0000011c3cf1ace0;  1 drivers
v0000011c3cf1ba00_0 .net "rn", 4 0, L_0000011c3cf1aa60;  1 drivers
v0000011c3cf1bf00_0 .net "signop", 2 0, v0000011c3cefbcd0_0;  1 drivers
v0000011c3cf1ab00_0 .net "startpc", 63 0, v0000011c3cf1a920_0;  1 drivers
v0000011c3cf1a100_0 .net "uncond_branch", 0 0, v0000011c3cefbd70_0;  1 drivers
v0000011c3cf1a240_0 .net "zero", 0 0, L_0000011c3cea61b0;  1 drivers
L_0000011c3cf1a9c0 .part v0000011c3cefc6d0_0, 0, 5;
L_0000011c3cf1aa60 .part v0000011c3cefc6d0_0, 5, 5;
L_0000011c3cf1aba0 .part v0000011c3cefc6d0_0, 0, 5;
L_0000011c3cf1ac40 .part v0000011c3cefc6d0_0, 16, 5;
L_0000011c3cf1ace0 .functor MUXZ 5, L_0000011c3cf1ac40, L_0000011c3cf1aba0, v0000011c3cefbff0_0, C4<>;
L_0000011c3cf1ad80 .part v0000011c3cefc6d0_0, 21, 11;
L_0000011c3cf1b0a0 .functor MUXZ 64, L_0000011c3cea6760, v0000011c3cefc590_0, v0000011c3cefcd10_0, C4<>;
L_0000011c3cf1aec0 .functor MUXZ 64, v0000011c3ceb14f0_0, v0000011c3cefd530_0, v0000011c3cefca90_0, C4<>;
L_0000011c3cf1b1e0 .part v0000011c3cefc6d0_0, 0, 26;
S_0000011c3ce83690 .scope module, "ALU_1" "ALU" 3 122, 4 8 0, S_0000011c3ce83500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /OUTPUT 1 "Zero";
    .port_info 2 /INPUT 64 "BusA";
    .port_info 3 /INPUT 64 "BusB";
    .port_info 4 /INPUT 4 "ALUCtrl";
L_0000011c3cea61b0 .functor BUFZ 1, v0000011c3ceb1d10_0, C4<0>, C4<0>, C4<0>;
v0000011c3ceb1c70_0 .net "ALUCtrl", 3 0, v0000011c3cefd3f0_0;  alias, 1 drivers
v0000011c3ceb18b0_0 .net "BusA", 63 0, L_0000011c3cea5f10;  alias, 1 drivers
v0000011c3ceb1450_0 .net "BusB", 63 0, L_0000011c3cf1b0a0;  alias, 1 drivers
v0000011c3ceb14f0_0 .var "BusW", 63 0;
v0000011c3ceb1630_0 .net "Zero", 0 0, L_0000011c3cea61b0;  alias, 1 drivers
v0000011c3ceb1d10_0 .var "inter_Zero", 0 0;
E_0000011c3cea3290 .event anyedge, v0000011c3ceb1450_0, v0000011c3ceb18b0_0, v0000011c3ceb1c70_0;
S_0000011c3ce6eb20 .scope module, "DataMemory_1" "DataMemory" 3 93, 5 5 0, S_0000011c3ce83500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0000011c3cefcf90_0 .net "Address", 63 0, v0000011c3ceb14f0_0;  alias, 1 drivers
v0000011c3cefc090_0 .net "Clock", 0 0, v0000011c3cf1a4c0_0;  alias, 1 drivers
v0000011c3cefc130_0 .net "MemoryRead", 0 0, v0000011c3cefc630_0;  alias, 1 drivers
v0000011c3cefd670_0 .net "MemoryWrite", 0 0, v0000011c3cefbeb0_0;  alias, 1 drivers
v0000011c3cefd530_0 .var "ReadData", 63 0;
v0000011c3cefcef0_0 .net "WriteData", 63 0, L_0000011c3cea6760;  alias, 1 drivers
v0000011c3cefbe10 .array "memBank", 0 1023, 7 0;
E_0000011c3cea27d0 .event posedge, v0000011c3cefc090_0;
S_0000011c3ce6ecb0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0000011c3ce6eb20;
 .timescale -9 -12;
v0000011c3ceb1810_0 .var "addr", 63 0;
v0000011c3ceb1950_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory_1.initset ;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0000011c3ceb1810_0;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %load/vec4 v0000011c3ceb1950_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000011c3ceb1810_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0000011c3cefbe10, 4, 0;
    %end;
S_0000011c3ce8ef40 .scope module, "NexNextPClogic_1" "NextPClogic" 3 102, 6 2 0, S_0000011c3ce83500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0000011c3cefcdb0_0 .net "ALUZero", 0 0, L_0000011c3cea61b0;  alias, 1 drivers
v0000011c3cefc270_0 .net "Branch", 0 0, v0000011c3cefd8f0_0;  alias, 1 drivers
v0000011c3cefd030_0 .net "CurrentPC", 63 0, v0000011c3cf1a1a0_0;  alias, 1 drivers
v0000011c3cefd490_0 .var "NextPC", 63 0;
v0000011c3cefd710_0 .net "SignExtImm64", 63 0, v0000011c3cefc590_0;  alias, 1 drivers
v0000011c3cefbaf0_0 .net "Uncondbranch", 0 0, v0000011c3cefbd70_0;  alias, 1 drivers
E_0000011c3cea2c10/0 .event anyedge, v0000011c3cefbaf0_0, v0000011c3ceb1630_0, v0000011c3cefc270_0, v0000011c3cefd710_0;
E_0000011c3cea2c10/1 .event anyedge, v0000011c3cefd030_0;
E_0000011c3cea2c10 .event/or E_0000011c3cea2c10/0, E_0000011c3cea2c10/1;
S_0000011c3ce8f0d0 .scope module, "RegisterFile_1" "RegisterFile" 3 111, 7 2 0, S_0000011c3ce83500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0000011c3cea5f10/d .functor BUFZ 64, L_0000011c3cf1b000, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000011c3cea5f10 .delay 64 (2000,2000,2000) L_0000011c3cea5f10/d;
L_0000011c3cea6760/d .functor BUFZ 64, L_0000011c3cf1b140, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000011c3cea6760 .delay 64 (2000,2000,2000) L_0000011c3cea6760/d;
v0000011c3cefc3b0_0 .net "BusA", 63 0, L_0000011c3cea5f10;  alias, 1 drivers
v0000011c3cefd5d0_0 .net "BusB", 63 0, L_0000011c3cea6760;  alias, 1 drivers
v0000011c3cefc9f0_0 .net "BusW", 63 0, L_0000011c3cf1aec0;  alias, 1 drivers
v0000011c3cefd0d0_0 .net "Clk", 0 0, v0000011c3cf1a4c0_0;  alias, 1 drivers
v0000011c3cefcbd0_0 .net "RA", 4 0, L_0000011c3cf1aa60;  alias, 1 drivers
v0000011c3cefd850_0 .net "RB", 4 0, L_0000011c3cf1ace0;  alias, 1 drivers
v0000011c3cefd210_0 .net "RW", 4 0, L_0000011c3cf1a9c0;  alias, 1 drivers
v0000011c3cefcc70_0 .net "RegWr", 0 0, v0000011c3cefce50_0;  alias, 1 drivers
v0000011c3cefc310_0 .net *"_ivl_0", 63 0, L_0000011c3cf1b000;  1 drivers
v0000011c3cefc8b0_0 .net *"_ivl_10", 6 0, L_0000011c3cf1baa0;  1 drivers
L_0000011c3cf1c070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011c3cefc450_0 .net *"_ivl_13", 1 0, L_0000011c3cf1c070;  1 drivers
v0000011c3cefd170_0 .net *"_ivl_2", 6 0, L_0000011c3cf1b780;  1 drivers
L_0000011c3cf1c028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011c3cefc4f0_0 .net *"_ivl_5", 1 0, L_0000011c3cf1c028;  1 drivers
v0000011c3cefd2b0_0 .net *"_ivl_8", 63 0, L_0000011c3cf1b140;  1 drivers
v0000011c3cefd350 .array "registers", 0 31, 63 0;
E_0000011c3cea2d90 .event negedge, v0000011c3cefc090_0;
L_0000011c3cf1b000 .array/port v0000011c3cefd350, L_0000011c3cf1b780;
L_0000011c3cf1b780 .concat [ 5 2 0 0], L_0000011c3cf1aa60, L_0000011c3cf1c028;
L_0000011c3cf1b140 .array/port v0000011c3cefd350, L_0000011c3cf1baa0;
L_0000011c3cf1baa0 .concat [ 5 2 0 0], L_0000011c3cf1ace0, L_0000011c3cf1c070;
S_0000011c3ce699e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 15, 7 15 0, S_0000011c3ce8f0d0;
 .timescale -9 -12;
v0000011c3cefd7b0_0 .var/i "i", 31 0;
S_0000011c3ce69b70 .scope module, "Sign_Extender_1" "Sign_Extender" 3 130, 8 1 0, S_0000011c3ce83500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm25";
    .port_info 2 /INPUT 3 "Ctrl";
v0000011c3cefc590_0 .var "BusImm", 63 0;
v0000011c3cefd990_0 .net "Ctrl", 2 0, v0000011c3cefbcd0_0;  alias, 1 drivers
v0000011c3cefbb90_0 .net "Imm25", 25 0, L_0000011c3cf1b1e0;  1 drivers
E_0000011c3cea2990 .event anyedge, v0000011c3cefd990_0, v0000011c3cefbb90_0;
S_0000011c3ce63640 .scope module, "control" "control" 3 71, 9 17 0, S_0000011c3ce83500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0000011c3cefd3f0_0 .var "aluop", 3 0;
v0000011c3cefcd10_0 .var "alusrc", 0 0;
v0000011c3cefd8f0_0 .var "branch", 0 0;
v0000011c3cefca90_0 .var "mem2reg", 0 0;
v0000011c3cefc630_0 .var "memread", 0 0;
v0000011c3cefbeb0_0 .var "memwrite", 0 0;
v0000011c3cefbc30_0 .net "opcode", 10 0, L_0000011c3cf1ad80;  alias, 1 drivers
v0000011c3cefbff0_0 .var "reg2loc", 0 0;
v0000011c3cefce50_0 .var "regwrite", 0 0;
v0000011c3cefbcd0_0 .var "signop", 2 0;
v0000011c3cefbd70_0 .var "uncond_branch", 0 0;
E_0000011c3cea3150 .event anyedge, v0000011c3cefbc30_0;
S_0000011c3ce637d0 .scope module, "imem" "InstructionMemory" 3 66, 10 8 0, S_0000011c3ce83500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0000011c3ce95c10 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0000011c3ce95c48 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0000011c3cefbf50_0 .net "Address", 63 0, v0000011c3cf1a1a0_0;  alias, 1 drivers
v0000011c3cefc6d0_0 .var "Data", 31 0;
E_0000011c3cea29d0 .event anyedge, v0000011c3cefd030_0;
    .scope S_0000011c3ce637d0;
T_3 ;
    %wait E_0000011c3cea29d0;
    %load/vec4 v0000011c3cefbf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3533430283, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3534968716, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 3536506637, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3538044558, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 185270665, 2699034624, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 185139625, 2699034624, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 185139657, 2699034624, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160913417, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165107722, 0, 32;
    %store/vec4 v0000011c3cefc6d0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000011c3ce63640;
T_4 ;
    %wait E_0000011c3cea3150;
    %load/vec4 v0000011c3cefbc30_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000011c3cefbff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefcd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefca90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cefce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefc630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefd8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cefbd70_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000011c3cefd3f0_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000011c3cefbcd0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000011c3ce6eb20;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000011c3ceb1810_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0000011c3ceb1950_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory_1.initset, S_0000011c3ce6ecb0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0000011c3ceb1810_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0000011c3ceb1950_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory_1.initset, S_0000011c3ce6ecb0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0000011c3ceb1810_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0000011c3ceb1950_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory_1.initset, S_0000011c3ce6ecb0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0000011c3ceb1810_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0000011c3ceb1950_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory_1.initset, S_0000011c3ce6ecb0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0000011c3ceb1810_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000011c3ceb1950_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory_1.initset, S_0000011c3ce6ecb0;
    %join;
    %end;
    .thread T_5;
    .scope S_0000011c3ce6eb20;
T_6 ;
    %wait E_0000011c3cea27d0;
    %load/vec4 v0000011c3cefc130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v0000011c3cefcf90_0;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0000011c3cefbe10, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000011c3cefd530_0, 4, 5;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000011c3ce6eb20;
T_7 ;
    %wait E_0000011c3cea27d0;
    %load/vec4 v0000011c3cefd670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0000011c3cefcf90_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
    %load/vec4 v0000011c3cefcef0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000011c3cefcf90_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefbe10, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011c3ce8ef40;
T_8 ;
    %wait E_0000011c3cea2c10;
    %load/vec4 v0000011c3cefbaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000011c3cefd030_0;
    %load/vec4 v0000011c3cefd710_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000011c3cefd490_0, 0, 64;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000011c3cefc270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000011c3cefcdb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000011c3cefd030_0;
    %load/vec4 v0000011c3cefd710_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000011c3cefd490_0, 0, 64;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000011c3cefd030_0;
    %addi 4, 0, 64;
    %store/vec4 v0000011c3cefd490_0, 0, 64;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000011c3ce8f0d0;
T_9 ;
    %fork t_1, S_0000011c3ce699e0;
    %jmp t_0;
    .scope S_0000011c3ce699e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011c3cefd7b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000011c3cefd7b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0000011c3cefd7b0_0;
    %pad/s 64;
    %ix/getv/s 4, v0000011c3cefd7b0_0;
    %store/vec4a v0000011c3cefd350, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000011c3cefd7b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000011c3cefd7b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0000011c3ce8f0d0;
t_0 %join;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000011c3cefd350, 4, 0;
    %end;
    .thread T_9;
    .scope S_0000011c3ce8f0d0;
T_10 ;
    %wait E_0000011c3cea2d90;
    %load/vec4 v0000011c3cefcc70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0000011c3cefd210_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000011c3cefc9f0_0;
    %load/vec4 v0000011c3cefd210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0000011c3cefd350, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000011c3ce83690;
T_11 ;
    %wait E_0000011c3cea3290;
    %load/vec4 v0000011c3ceb1c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000011c3ceb18b0_0;
    %load/vec4 v0000011c3ceb1450_0;
    %and;
    %store/vec4 v0000011c3ceb14f0_0, 0, 64;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000011c3ceb18b0_0;
    %load/vec4 v0000011c3ceb1450_0;
    %or;
    %store/vec4 v0000011c3ceb14f0_0, 0, 64;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000011c3ceb18b0_0;
    %load/vec4 v0000011c3ceb1450_0;
    %add;
    %store/vec4 v0000011c3ceb14f0_0, 0, 64;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000011c3ceb18b0_0;
    %load/vec4 v0000011c3ceb1450_0;
    %sub;
    %store/vec4 v0000011c3ceb14f0_0, 0, 64;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000011c3ceb1450_0;
    %store/vec4 v0000011c3ceb14f0_0, 0, 64;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %load/vec4 v0000011c3ceb14f0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3ceb1d10_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3ceb1d10_0, 0, 1;
T_11.7 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000011c3ce69b70;
T_12 ;
    %wait E_0000011c3cea2990;
    %load/vec4 v0000011c3cefd990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 1, 20, 6;
    %replicate 56;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0000011c3cefc590_0, 0, 64;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 1, 21, 6;
    %replicate 58;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0000011c3cefc590_0, 0, 64;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 1, 25, 6;
    %replicate 39;
    %load/vec4 v0000011c3cefbb90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %store/vec4 v0000011c3cefc590_0, 0, 64;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000011c3cefc590_0, 0, 64;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 16, 5, 4;
    %pad/u 64;
    %load/vec4 v0000011c3cefbb90_0;
    %parti/s 2, 21, 6;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000011c3cefc590_0, 0, 64;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000011c3ce83500;
T_13 ;
    %wait E_0000011c3cea2d90;
    %load/vec4 v0000011c3cf1b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000011c3cf1bbe0_0;
    %assign/vec4 v0000011c3cf1a1a0_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000011c3cf1ab00_0;
    %assign/vec4 v0000011c3cf1a1a0_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000011c3ceb82a0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000011c3ceb82a0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cf1a560_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000011c3cf1a920_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000011c3cf1af60_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000011c3cf1b820_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cf1a560_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000011c3cf1a920_0, 0, 64;
    %wait E_0000011c3cea27d0;
    %wait E_0000011c3cea2d90;
    %wait E_0000011c3cea27d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011c3cf1a560_0, 0, 1;
T_15.0 ;
    %load/vec4 v0000011c3cf1a880_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0000011c3cea27d0;
    %wait E_0000011c3cea2d90;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0000011c3cf1a880_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0000011c3cf1a380_0;
    %store/vec4 v0000011c3ceb16d0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0000011c3ceb19f0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0000011c3ceb13b0_0, 0, 257;
    %load/vec4 v0000011c3cf1af60_0;
    %store/vec4 v0000011c3ceb1310_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000011c3cebb450;
    %join;
    %load/vec4 v0000011c3ceb1310_0;
    %store/vec4 v0000011c3cf1af60_0, 0, 8;
T_15.2 ;
    %load/vec4 v0000011c3cf1a880_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_15.3, 5;
    %wait E_0000011c3cea27d0;
    %wait E_0000011c3cea2d90;
    %vpi_call 2 99 "$display", "CurrentPC:%h", v0000011c3cf1a880_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0000011c3cf1a380_0;
    %store/vec4 v0000011c3ceb16d0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0000011c3ceb19f0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0000011c3ceb13b0_0, 0, 257;
    %load/vec4 v0000011c3cf1af60_0;
    %store/vec4 v0000011c3ceb1310_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0000011c3cebb450;
    %join;
    %load/vec4 v0000011c3ceb1310_0;
    %store/vec4 v0000011c3cf1af60_0, 0, 8;
    %load/vec4 v0000011c3cf1af60_0;
    %store/vec4 v0000011c3ceb11d0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000011c3ceb0eb0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0000011c3ceb89a0;
    %join;
    %vpi_call 2 106 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000011c3ceb82a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011c3cf1a4c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000011c3ceb82a0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0000011c3cf1a4c0_0;
    %inv;
    %store/vec4 v0000011c3cf1a4c0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0000011c3cf1a4c0_0;
    %inv;
    %store/vec4 v0000011c3cf1a4c0_0, 0, 1;
    %load/vec4 v0000011c3cf1b820_0;
    %addi 1, 0, 16;
    %store/vec4 v0000011c3cf1b820_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0000011c3ceb82a0;
T_18 ;
    %wait E_0000011c3cea3250;
    %load/vec4 v0000011c3cf1b820_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 125 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 126 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "Sign_Extender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
