Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Sat May 27 20:04:59 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           14 |
| Yes          | No                    | No                     |             155 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                           Enable Signal                          |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage2                        |                                                                   |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage2                        | bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2_0 |                4 |             12 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage1                        |                                                                   |                3 |             16 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/aw_hs                       |                                                                   |                5 |             19 |         3.80 |
|  ap_clk      |                                                                  | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                 |               14 |             28 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0    | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                 |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0           |                                                                   |               14 |             32 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                            | bd_0_i/hls_inst/inst/control_s_axi_U/ap_rst_n_inv                 |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/nbi_1_fu_70[0]_i_2_n_0                      | bd_0_i/hls_inst/inst/control_s_axi_U/ap_NS_fsm13_out              |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/nbi_reg_1960                                |                                                                   |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/is_running_V_reg_192_reg[0] |                                                                   |               12 |             48 |         4.00 |
|  ap_clk      |                                                                  |                                                                   |               54 |             66 |         1.22 |
+--------------+------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


