<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3531" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3531{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3531{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3531{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3531{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_3531{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3531{left:70px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3531{left:70px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-1.27px;}
#t8_3531{left:70px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_3531{left:70px;bottom:996px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#ta_3531{left:70px;bottom:979px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#tb_3531{left:70px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_3531{left:70px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#td_3531{left:70px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_3531{left:70px;bottom:912px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_3531{left:70px;bottom:895px;letter-spacing:-0.19px;word-spacing:-1.18px;}
#tg_3531{left:70px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_3531{left:70px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_3531{left:70px;bottom:837px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tj_3531{left:70px;bottom:820px;letter-spacing:-0.25px;}
#tk_3531{left:70px;bottom:796px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tl_3531{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_3531{left:70px;bottom:729px;letter-spacing:-0.09px;}
#tn_3531{left:156px;bottom:729px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#to_3531{left:70px;bottom:705px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#tp_3531{left:70px;bottom:688px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tq_3531{left:70px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3531{left:70px;bottom:647px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#ts_3531{left:70px;bottom:630px;letter-spacing:-0.15px;word-spacing:-0.31px;}
#tt_3531{left:70px;bottom:413px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3531{left:70px;bottom:397px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tv_3531{left:70px;bottom:338px;letter-spacing:0.13px;}
#tw_3531{left:152px;bottom:338px;letter-spacing:0.15px;}
#tx_3531{left:70px;bottom:314px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#ty_3531{left:70px;bottom:297px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#tz_3531{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3531{left:70px;bottom:256px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3531{left:70px;bottom:206px;letter-spacing:-0.1px;}
#t12_3531{left:156px;bottom:206px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t13_3531{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3531{left:187px;bottom:457px;letter-spacing:0.11px;word-spacing:0.03px;}
#t15_3531{left:288px;bottom:457px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t16_3531{left:256px;bottom:585px;letter-spacing:-0.16px;}
#t17_3531{left:662px;bottom:585px;}
#t18_3531{left:428px;bottom:562px;letter-spacing:0.11px;}
#t19_3531{left:635px;bottom:585px;}
#t1a_3531{left:315px;bottom:508px;letter-spacing:0.05px;word-spacing:0.07px;}
#t1b_3531{left:373px;bottom:524px;letter-spacing:0.01px;word-spacing:0.02px;}
#t1c_3531{left:625px;bottom:585px;}
#t1d_3531{left:616px;bottom:585px;}
#t1e_3531{left:288px;bottom:493px;letter-spacing:0.11px;}

.s1_3531{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3531{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3531{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3531{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3531{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3531{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3531{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3531{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3531{transform:scaleX(1.022);}
.t.v1_3531{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3531" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3531Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3531" style="-webkit-user-select: none;"><object width="935" height="1210" data="3531/3531.svg" type="image/svg+xml" id="pdf3531" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3531" class="t s1_3531">Vol. 3B </span><span id="t2_3531" class="t s1_3531">15-41 </span>
<span id="t3_3531" class="t s2_3531">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3531" class="t s3_3531">The on-demand clock modulation mechanism can be used to control processor power consumption. Power </span>
<span id="t5_3531" class="t s3_3531">management software can write to the IA32_CLOCK_MODULATION MSR to enable clock modulation and to select </span>
<span id="t6_3531" class="t s3_3531">a modulation duty cycle. If on-demand clock modulation and TM1 are both enabled and the thermal status of the </span>
<span id="t7_3531" class="t s3_3531">processor is hot (bit 0 of the IA32_THERM_STATUS MSR is set), clock modulation at the duty cycle specified by TM1 </span>
<span id="t8_3531" class="t s3_3531">takes precedence, regardless of the setting of the on-demand clock modulation duty cycle. </span>
<span id="t9_3531" class="t s3_3531">For Hyper-Threading Technology enabled processors, the IA32_CLOCK_MODULATION register is duplicated for </span>
<span id="ta_3531" class="t s3_3531">each logical processor. In order for the On-demand clock modulation feature to work properly, the feature must be </span>
<span id="tb_3531" class="t s3_3531">enabled on all the logical processors within a physical processor. If the programmed duty cycle is not identical for </span>
<span id="tc_3531" class="t s3_3531">all the logical processors, the processor core clock will modulate to the highest duty cycle programmed for proces- </span>
<span id="td_3531" class="t s3_3531">sors with any of the following CPUID DisplayFamily_DisplayModel signatures (see CPUID instruction in Chapter3, </span>
<span id="te_3531" class="t s3_3531">“Instruction Set Reference, A-L” in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="tf_3531" class="t s3_3531">2A): 06_1A, 06_1C, 06_1E, 06_1F, 06_25, 06_26, 06_27, 06_2C, 06_2E, 06_2F, 06_35, 06_36, and 0F_xx. For all </span>
<span id="tg_3531" class="t s3_3531">other processors, if the programmed duty cycle is not identical for all logical processors in the same core, the </span>
<span id="th_3531" class="t s3_3531">processor core will modulate at the lowest programmed duty cycle. </span>
<span id="ti_3531" class="t s3_3531">For multiple processor cores in a physical package, each processor core can modulate to a programmed duty cycle </span>
<span id="tj_3531" class="t s3_3531">independently. </span>
<span id="tk_3531" class="t s3_3531">For the P6 family processors, on-demand clock modulation was implemented through the chipset, which controlled </span>
<span id="tl_3531" class="t s3_3531">clock modulation through the processor’s STPCLK# pin. </span>
<span id="tm_3531" class="t s4_3531">15.8.3.1 </span><span id="tn_3531" class="t s4_3531">Extension of Software Controlled Clock Modulation </span>
<span id="to_3531" class="t s3_3531">Extension of the software controlled clock modulation facility supports on-demand clock modulation duty cycle with </span>
<span id="tp_3531" class="t s3_3531">4-bit dynamic range (increased from 3-bit range). Granularity of clock modulation duty cycle is increased to 6.25% </span>
<span id="tq_3531" class="t s3_3531">(compared to 12.5%). </span>
<span id="tr_3531" class="t s3_3531">Four bit dynamic range control is provided by using bit 0 in conjunction with bits 3:1 of the IA32_CLOCK_MODULA- </span>
<span id="ts_3531" class="t s3_3531">TION MSR (see Figure 15-30). </span>
<span id="tt_3531" class="t s3_3531">Extension to software controlled clock modulation is supported only if CPUID.06H:EAX[Bit 5] = 1. If </span>
<span id="tu_3531" class="t s3_3531">CPUID.06H:EAX[Bit 5] = 0, then bit 0 of IA32_CLOCK_MODULATION is reserved. </span>
<span id="tv_3531" class="t s5_3531">15.8.4 </span><span id="tw_3531" class="t s5_3531">Detection of Thermal Monitor and Software Controlled Clock Modulation Facilities </span>
<span id="tx_3531" class="t s3_3531">The ACPI flag (bit 22) of the CPUID feature flags indicates the presence of the IA32_THERM_STATUS, IA32_THER- </span>
<span id="ty_3531" class="t s3_3531">M_INTERRUPT, IA32_CLOCK_MODULATION MSRs, and the xAPIC thermal LVT entry. </span>
<span id="tz_3531" class="t s3_3531">The TM1 flag (bit 29) of the CPUID feature flags indicates the presence of the automatic thermal monitoring facili- </span>
<span id="t10_3531" class="t s3_3531">ties that modulate clock duty cycles. </span>
<span id="t11_3531" class="t s4_3531">15.8.4.1 </span><span id="t12_3531" class="t s4_3531">Detection of Software Controlled Clock Modulation Extension </span>
<span id="t13_3531" class="t s3_3531">Processor’s support of software controlled clock modulation extension is indicated by CPUID.06H:EAX[Bit 5] = 1. </span>
<span id="t14_3531" class="t s6_3531">Figure 15-30. </span><span id="t15_3531" class="t s6_3531">IA32_CLOCK_MODULATION MSR with Clock Modulation Extension </span>
<span id="t16_3531" class="t s7_3531">63 </span><span id="t17_3531" class="t s7_3531">0 </span>
<span id="t18_3531" class="t s8_3531">Reserved </span>
<span id="t19_3531" class="t s7_3531">3 </span>
<span id="t1a_3531" class="t v0_3531 s8_3531">Extended On-Demand Clock Modulation Duty Cycle </span>
<span id="t1b_3531" class="t v1_3531 s8_3531">On-Demand Clock Modulation Enable </span>
<span id="t1c_3531" class="t s7_3531">4 </span><span id="t1d_3531" class="t s7_3531">5 </span>
<span id="t1e_3531" class="t s8_3531">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
