<strong>verilog-auto-inout-in</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.<br/>
<br/>
(verilog-auto-inout-in)<br/>
<br/>
Expand AUTOINOUTIN statements, as part of M-x verilog-auto.<br/>
Take input/output/inout statements from the specified module and<br/>
insert them as all inputs into the current module.  This is<br/>
useful for making monitor modules which need to see all signals<br/>
as inputs based on another module.  Any I/O which are already<br/>
defined in this module will not be redefined.  See also<br/>
`verilog-auto-inout-module'.<br/>
<br/>
Limitations:<br/>
  If placed inside the parenthesis of a module declaration, it creates<br/>
  Verilog 2001 style, else uses Verilog 1995 style.<br/>
<br/>
  Concatenation and outputting partial buses is not supported.<br/>
<br/>
  Module names must be resolvable to filenames.  See `verilog-auto-inst'.<br/>
<br/>
  Signals are not inserted in the same order as in the original module,<br/>
  though they will appear to be in the same order to an AUTOINST<br/>
  instantiating either module.<br/>
<br/>
An example:<br/>
<br/>
	module ExampShell (/*AUTOARG*/);<br/>
	   /*AUTOINOUTIN("ExampMain")*/<br/>
	endmodule<br/>
<br/>
	module ExampMain (i,o,io);<br/>
          input i;<br/>
          output o;<br/>
          inout io;<br/>
        endmodule<br/>
<br/>
Typing M-x verilog-auto will make this into:<br/>
<br/>
	module ExampShell (/*AUTOARG*/i,o,io);<br/>
	   /*AUTOINOUTIN("ExampMain")*/<br/>
           // Beginning of automatic in/out/inouts (from specific module)<br/>
           input i;<br/>
           input io;<br/>
           input o;<br/>
	   // End of automatics<br/>
	endmodule<br/>
<br/>
You may also provide an optional regular expression, in which case only<br/>
signals matching the regular expression will be included.  For example the<br/>
same expansion will result from only extracting signals starting with i:<br/>
<br/>
	   /*AUTOINOUTCOMP("ExampMain","^i")*/