Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  5 01:40:21 2023
| Host         : LAPTOP-QCCN7SPL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_control_sets_placed.rpt
| Design       : board
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    80 |
| Unused register locations in slices containing registers |   141 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           35 |
| No           | No                    | Yes                    |              17 |            9 |
| No           | Yes                   | No                     |             129 |           39 |
| Yes          | No                    | No                     |             109 |           54 |
| Yes          | No                    | Yes                    |             279 |           77 |
| Yes          | Yes                   | No                     |            1372 |          660 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                  Enable Signal                                                  |                                                     Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u/inst/upg_inst/rdStat_BUFG | u/inst/upg_inst/upg_wen_o2_out                                                                                  | reset                                                                                                                    |                1 |              1 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | reset                                                                                                                    |                1 |              1 |
| ~clk_adj/inst/cpu_clk        |                                                                                                                 |                                                                                                                          |                1 |              1 |
|  inst_mem/clka_BUFG          |                                                                                                                 |                                                                                                                          |                2 |              2 |
|  inst_mem/inst_mem_i_1_n_0   |                                                                                                                 |                                                                                                                          |                2 |              2 |
|  u/inst/upg_inst/rdStat_BUFG |                                                                                                                 | reset                                                                                                                    |                1 |              2 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                          |                2 |              3 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                          |                2 |              4 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/s_axi_wdata                                                                                     | u/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  ctrl_cpu_clk_BUFG           |                                                                                                                 | sys/sleep_reg[63]_0                                                                                                      |                2 |              4 |
| ~ctrl_cpu_clk_BUFG           |                                                                                                                 |                                                                                                                          |                3 |              5 |
|  clk_adj/inst/uart_clk       |                                                                                                                 | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  clk_adj/inst/uart_clk       |                                                                                                                 | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                          |                1 |              7 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |
|  u/inst/upg_inst/rdStat_BUFG | not_reset_IBUF                                                                                                  | reset                                                                                                                    |                4 |              8 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                          |                1 |              8 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | reset                                                                                                                    |                3 |              8 |
|  clk_adj/inst/uart_clk       |                                                                                                                 | u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              8 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                          |                2 |              8 |
|  u/inst/upg_inst/rdStat_BUFG | u/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | reset                                                                                                                    |                2 |              9 |
|  clk_adj/inst/cpu_clk        | inst_mem/multiplier_temp_reg[19]                                                                                | sys/read_pad/multiplier_temp[19]_i_1_n_0                                                                                 |                7 |             10 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                2 |             10 |
|  clk_adj/inst/uart_clk       |                                                                                                                 | reset                                                                                                                    |                6 |             11 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | reset                                                                                                                    |                4 |             16 |
|  clk_adj/inst/uart_clk       | u/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | reset                                                                                                                    |                3 |             16 |
|  clk_adj/inst/uart_clk       |                                                                                                                 |                                                                                                                          |                7 |             20 |
|  clk_adj/inst/uart_clk       |                                                                                                                 | u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                7 |             22 |
|  clk_adj/inst/cpu_clk        | inst_mem/digit_temp_reg[0]                                                                                      | sys/read_pad/multiplier_temp[28]_i_1_n_0                                                                                 |               12 |             23 |
|  clk_adj/inst/cpu_clk        |                                                                                                                 | sys/read_pad/cooldown[31]_i_1_n_0                                                                                        |                8 |             23 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[29][2]                                                                                        | sys/sleep_reg[63]_0                                                                                                      |               14 |             29 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[28][0]                                                                                        | inst_mem/data_reg[28][0]_0                                                                                               |               13 |             30 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[8][0]_0                                                                                       | inst_mem/data_reg[8][0]                                                                                                  |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[5][0]_0                                                                                       | inst_mem/data_reg[5][0]                                                                                                  |               13 |             32 |
|  clk_adj/inst/cpu_clk        |                                                                                                                 | sys/clear                                                                                                                |                8 |             32 |
|  clk_adj/inst/cpu_clk        |                                                                                                                 | sys/show/clear                                                                                                           |                8 |             32 |
|  clk_adj/inst/cpu_clk        | sys/read_pad/number_temp[31]_i_1_n_0                                                                            | inst_mem/number_reg[0]                                                                                                   |                8 |             32 |
| ~clk_adj/inst/cpu_clk        | regs/E[0]                                                                                                       | sys/sleep_reg[63]_0                                                                                                      |               10 |             32 |
| ~clk_adj/inst/cpu_clk        | sys/value_out[31]_i_1_n_0                                                                                       | sys/sleep_reg[63]_0                                                                                                      |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[12][0]_0                                                                                      | inst_mem/data_reg[12][0]                                                                                                 |               16 |             32 |
|  calc_BUFG                   | inst_mem/E[0]                                                                                                   |                                                                                                                          |               27 |             32 |
|  ctrl_cpu_clk_BUFG           | pc[31]_i_1_n_0                                                                                                  | sys/sleep_reg[63]_0                                                                                                      |                9 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[0][0]_0                                                                                       | inst_mem/data_reg[0][0]                                                                                                  |               18 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[10][0]_0                                                                                      | inst_mem/data_reg[10][0]                                                                                                 |               20 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[11][0]_0                                                                                      | inst_mem/data_reg[11][0]                                                                                                 |               15 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[31][0]_0                                                                                      | inst_mem/data_reg[31][0]                                                                                                 |               19 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[15][0]_0                                                                                      | inst_mem/data_reg[15][0]                                                                                                 |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[17][0]_0                                                                                      | inst_mem/data_reg[17][0]                                                                                                 |               14 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[20][0]_0                                                                                      | inst_mem/data_reg[20][0]                                                                                                 |               13 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[27][0]_0                                                                                      | inst_mem/data_reg[27][0]                                                                                                 |               10 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[16][0]_0                                                                                      | inst_mem/data_reg[16][0]                                                                                                 |               19 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[21][0]_0                                                                                      | inst_mem/data_reg[21][0]                                                                                                 |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[25][0]_0                                                                                      | inst_mem/data_reg[25][0]                                                                                                 |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[2][0]_0                                                                                       | inst_mem/data_reg[2][0]                                                                                                  |               14 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[30][0]_0                                                                                      | inst_mem/data_reg[30][0]                                                                                                 |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[18][0]_0                                                                                      | inst_mem/data_reg[18][0]                                                                                                 |               19 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[22][0]_0                                                                                      | inst_mem/data_reg[22][0]                                                                                                 |               18 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[13][0]_0                                                                                      | inst_mem/data_reg[13][0]                                                                                                 |               17 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[14][0]_0                                                                                      | inst_mem/data_reg[14][0]                                                                                                 |               18 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[19][0]_0                                                                                      | inst_mem/data_reg[19][0]                                                                                                 |               16 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[24][0]_0                                                                                      | inst_mem/data_reg[24][0]                                                                                                 |               18 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[23][0]                                                                                        | inst_mem/data_reg[23][0]_0                                                                                               |               19 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[1][0]_0                                                                                       | inst_mem/data_reg[1][0]                                                                                                  |               16 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[26][0]_0                                                                                      | inst_mem/data_reg[26][0]                                                                                                 |               16 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[6][0]_0                                                                                       | inst_mem/data_reg[6][0]                                                                                                  |               18 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[4][0]_0                                                                                       | inst_mem/data_reg[4][0]                                                                                                  |               15 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[9][0]_0                                                                                       | inst_mem/data_reg[9][0]                                                                                                  |               18 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[3][0]_0                                                                                       | inst_mem/data_reg[3][0]                                                                                                  |               15 |             32 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/data_reg[7][0]_0                                                                                       | inst_mem/data_reg[7][0]                                                                                                  |               21 |             32 |
| ~clk_adj/inst/cpu_clk        | regs/num_show_reg[31][0]                                                                                        | sys/sleep_reg[63]_0                                                                                                      |               18 |             33 |
|  p_0_out_BUFG[5]             | sys/ok_cooldown[0]_i_2_n_0                                                                                      | sys/ok_cooldown[0]_i_1_n_0                                                                                               |                9 |             33 |
|  clk_adj/inst/cpu_clk        |                                                                                                                 |                                                                                                                          |               20 |             35 |
|  u/inst/upg_inst/rdStat_BUFG | u/inst/upg_inst/byte_num                                                                                        | reset                                                                                                                    |               10 |             36 |
|  u/inst/upg_inst/rdStat_BUFG | u/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | reset                                                                                                                    |               13 |             47 |
|  u/inst/upg_inst/rdStat_BUFG | u/inst/upg_inst/wr_byte_num_done                                                                                | reset                                                                                                                    |               13 |             49 |
|  u/inst/upg_inst/rdStat_BUFG | u/inst/upg_inst/byte_cnt                                                                                        | reset                                                                                                                    |               14 |             56 |
| ~clk_adj/inst/cpu_clk        | not_reset_IBUF                                                                                                  | sys/sleep_reg[63]_0                                                                                                      |               19 |             64 |
| ~ctrl_cpu_clk_BUFG           | inst_mem/read_data1_reg[0][0]                                                                                   |                                                                                                                          |               22 |             64 |
|  clk_adj/inst/cpu_clk        | sys/read_pad/multiplier[31]_i_2_n_0                                                                             | inst_mem/number_reg[0]                                                                                                   |               26 |             68 |
+------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     4 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     1 |
| 8      |                     6 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                    55 |
+--------+-----------------------+


