Warning: Ignoring -power_effort option since there is no power constraint. (PWR-59)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'exec'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        |                         |     *     |
============================================================================


Information: There are 405 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'exec'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:43  171211.4      0.00       0.0   11076.6                                0.00
    0:00:43  171211.4      0.00       0.0   11076.6                                0.00
    0:00:44  159569.3      0.00       0.0    6372.0                                0.00
    0:00:49  147481.8      0.00       0.0       0.0                                0.00
    0:00:49  147481.8      0.00       0.0       0.0                                0.00
    0:00:49  147481.8      0.00       0.0       0.0                                0.00
    0:00:49  147481.8      0.00       0.0       0.0                                0.00
    0:00:49  147481.8      0.00       0.0       0.0                                0.00
    0:00:50  147481.8      0.00       0.0       0.0                                0.00
    0:00:52  140697.2      0.00       0.0       0.0                                0.00
    0:00:52  140697.2      0.00       0.0       0.0                                0.00
    0:00:52  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00
    0:00:53  140697.2      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54  140697.2      0.00       0.0       0.0                                0.00
    0:00:54  140697.2      0.00       0.0       0.0                                0.00
    0:00:54  140697.2      0.00       0.0       0.0                                0.00
    0:01:00  140695.9      0.00       0.0       0.0                                0.00
    0:01:01  140694.3      0.00       0.0       0.0                                0.00
    0:01:01  140693.1      0.00       0.0       0.0                                0.00
    0:01:01  140691.6      0.00       0.0       0.0                                0.00
    0:01:01  140690.3      0.00       0.0       0.0                                0.00
    0:01:02  140689.1      0.00       0.0       0.0                                0.00
    0:01:02  140686.3      0.00       0.0       0.0                                0.00
    0:01:02  140685.3      0.00       0.0       0.0                                0.00
    0:01:02  140684.0      0.00       0.0       0.0                                0.00
    0:01:03  140682.7      0.00       0.0       0.0                                0.00
    0:01:03  140681.2      0.00       0.0       0.0                                0.00
    0:01:03  140679.8      0.00       0.0       0.0                                0.00
    0:01:03  140679.6      0.00       0.0       0.0                                0.00
    0:01:04  140678.2      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:04  140677.1      0.00       0.0       0.0                                0.00
    0:01:05  140677.1      0.00       0.0       0.0                                0.00
Loading db file '/p/vertical/afs-huge0/synopsys/32nmlib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'

  Optimization Complete
  ---------------------
Warning: Design 'exec' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 6440 load(s), 1 driver(s)
1
