From 589ba32b91d4a3bdf7dfe22f919497203ddbde01 Mon Sep 17 00:00:00 2001
From: Duy Dang <duy.dang.yb@renesas.com>
Date: Mon, 20 Jul 2020 13:08:46 +0700
Subject: [PATCH 358/446] ARM: dts: r8a7742: Add DU node

Add DU node to the Renesas R8A7742 (RZ/G1H) SoC dtsi.

Signed-off-by: Duy Dang <duy.dang.yb@renesas.com>
---
 arch/arm/boot/dts/r8a7742.dtsi | 33 +++++++++++++++++++++++++++++++++
 1 file changed, 33 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index 40e8603..1c76cd3 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -2138,6 +2138,39 @@
 			status = "disabled";
 		};
 
+		du: display@feb00000 {
+			compatible = "renesas,du-r8a7742";
+			reg = <0 0xfeb00000 0 0x70000>,
+			      <0 0xfeb90000 0 0x1c>,
+			      <0 0xfeb94000 0 0x1c>;
+			reg-names = "du", "lvds.0", "lvds.1";
+			interrupts = <0 256 IRQ_TYPE_LEVEL_HIGH>,
+					<0 268 IRQ_TYPE_LEVEL_HIGH>,
+					<0 269 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&mstp7_clks R8A7742_CLK_DU0>,
+				<&mstp7_clks R8A7742_CLK_DU1>,
+				<&mstp7_clks R8A7742_CLK_LVDS0>,
+				<&mstp7_clks R8A7742_CLK_LVDS1>;
+			clock-names = "du.0", "du.1", "lvds.0", "lvds.1";
+			status = "disabled";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				port@0 {
+					reg = <0>;
+					du_out_lvds0: endpoint {
+					};
+				};
+				port@1 {
+					reg = <1>;
+					du_out_lvds1: endpoint {
+					};
+				};
+			};
+		};
+
 		vcp0: vcp0@fe900000 {
 			compatible = "renesas,vcp0";
 			reg = <0 0xfe900000 0 0x200>, <0 0xfe900200 0 0x200>;
-- 
2.7.4

