{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632726367033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632726367042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 27 09:06:06 2021 " "Processing started: Mon Sep 27 09:06:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632726367042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726367042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off girouette -c girouette " "Command: quartus_map --read_settings_files=on --write_settings_files=off girouette -c girouette" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726367043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632726367984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632726367984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/detect_fm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_FM-detection " "Found design unit 1: detect_FM-detection" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726385071 ""} { "Info" "ISGN_ENTITY_NAME" "1 detect_FM " "Found entity 1: detect_FM" {  } { { "../\[PROJET\]Module_Compas/detect_FM.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/detect_FM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726385071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726385071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/utilisateur/documents/github/tp_vhdl_amadou_guillaume/\[projet\]module_compas/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnt-rtl " "Found design unit 1: Cnt-rtl" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726385087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnt " "Found entity 1: Cnt" {  } { { "../\[PROJET\]Module_Compas/Cnt.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Compas/Cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726385087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726385087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "girouette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file girouette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 girouette-wind_direction " "Found design unit 1: girouette-wind_direction" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726385093 ""} { "Info" "ISGN_ENTITY_NAME" "1 girouette " "Found entity 1: girouette" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632726385093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726385093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "girouette " "Elaborating entity \"girouette\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632726385159 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_VALID girouette.vhd(7) " "VHDL Signal Declaration warning at girouette.vhd(7): used implicit default value for signal \"DATA_VALID\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632726385159 "|girouette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_FM detect_FM:front_mont " "Elaborating entity \"detect_FM\" for hierarchy \"detect_FM:front_mont\"" {  } { { "girouette.vhd" "front_mont" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632726385167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:Cnt_time " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:Cnt_time\"" {  } { { "girouette.vhd" "Cnt_time" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632726385172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt Cnt:Cnt_degre " "Elaborating entity \"Cnt\" for hierarchy \"Cnt:Cnt_degre\"" {  } { { "girouette.vhd" "Cnt_degre" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632726385178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_VALID GND " "Pin \"DATA_VALID\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_VALID"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[0\] GND " "Pin \"DATA_GIR\[0\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[1\] GND " "Pin \"DATA_GIR\[1\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[2\] GND " "Pin \"DATA_GIR\[2\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[3\] GND " "Pin \"DATA_GIR\[3\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[4\] GND " "Pin \"DATA_GIR\[4\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[5\] GND " "Pin \"DATA_GIR\[5\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[6\] GND " "Pin \"DATA_GIR\[6\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[7\] GND " "Pin \"DATA_GIR\[7\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_GIR\[8\] GND " "Pin \"DATA_GIR\[8\]\" is stuck at GND" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632726385839 "|girouette|DATA_GIR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632726385839 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632726385849 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632726385990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632726385990 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In_PWM " "No output dependent on input pin \"In_PWM\"" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632726386036 "|girouette|In_PWM"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAZ_n " "No output dependent on input pin \"RAZ_n\"" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632726386036 "|girouette|RAZ_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_50M " "No output dependent on input pin \"CLK_50M\"" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632726386036 "|girouette|CLK_50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONTINU " "No output dependent on input pin \"CONTINU\"" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632726386036 "|girouette|CONTINU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START_STOP " "No output dependent on input pin \"START_STOP\"" {  } { { "girouette.vhd" "" { Text "C:/Users/Utilisateur/Documents/GitHub/TP_VHDL_Amadou_Guillaume/\[PROJET\]Module_Girouette/girouette.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632726386036 "|girouette|START_STOP"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632726386036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632726386036 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632726386036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632726386036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632726386057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 27 09:06:26 2021 " "Processing ended: Mon Sep 27 09:06:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632726386057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632726386057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632726386057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632726386057 ""}
