<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DCM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="dcm.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="dcm_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="display.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="display.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="display.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="display.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="display.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="display.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="display.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="display_cu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="display_cu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="display_cu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="display_cu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="display_cu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="display_cu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="display_cu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="display_cu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="display_cu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="display_cu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_cu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="display_cu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="display_cu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="display_cu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="display_cu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="display_cu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="display_cu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="display_cu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="display_cu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="display_cu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="display_cu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="display_cu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display_cu_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="display_cu_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display_cu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="display_cu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="display_cu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display_cu_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="display_cu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="display_cu_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_cu_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="display_cu_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="display_cu_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="display_cu_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_cu_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display_cu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="display_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="display_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="display_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dcm.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515965012" xil_pn:in_ck="-5263134450013222313" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1515965012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_cu.vhd"/>
      <outfile xil_pn:name="display_cu_testbench.vhd"/>
      <outfile xil_pn:name="display_testbench.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515965012" xil_pn:in_ck="-7186897585538331039" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="425105288136125314" xil_pn:start_ts="1515965012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515965012" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="319187104421529092" xil_pn:start_ts="1515965012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515965012" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3341693630153088979" xil_pn:start_ts="1515965012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515965013" xil_pn:in_ck="-3690845506130269957" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1515965012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="dcm.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_cu.vhd"/>
      <outfile xil_pn:name="display_cu_testbench.vhd"/>
      <outfile xil_pn:name="display_testbench.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515965052" xil_pn:in_ck="-3690845506130269957" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2793541743298755802" xil_pn:start_ts="1515965013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="display_cu_testbench_beh.prj"/>
      <outfile xil_pn:name="display_cu_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1515965056" xil_pn:in_ck="-2077978147047069573" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8380229027395301491" xil_pn:start_ts="1515965052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="display_cu_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1515965163" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7030763846354678798" xil_pn:start_ts="1515965163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515965163" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3341693630153088979" xil_pn:start_ts="1515965163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515965163" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1515965163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515965163" xil_pn:in_ck="-7186897585538331039" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1695952685641898188" xil_pn:start_ts="1515965163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515965163" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1515965163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515965163" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7673173369011376439" xil_pn:start_ts="1515965163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515967318" xil_pn:in_ck="-6753150573858848902" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8755592648762682998" xil_pn:start_ts="1515967253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="display.ngr"/>
      <outfile xil_pn:name="display_cu.lso"/>
      <outfile xil_pn:name="display_cu.ngc"/>
      <outfile xil_pn:name="display_cu.ngr"/>
      <outfile xil_pn:name="display_cu.prj"/>
      <outfile xil_pn:name="display_cu.stx"/>
      <outfile xil_pn:name="display_cu.syr"/>
      <outfile xil_pn:name="display_cu.xst"/>
      <outfile xil_pn:name="display_cu_testbench_beh.prj"/>
      <outfile xil_pn:name="display_cu_vhdl.prj"/>
      <outfile xil_pn:name="display_cu_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1515971112" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5015368173132954497" xil_pn:start_ts="1515971112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515971125" xil_pn:in_ck="-4534976123995380691" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3488137024777333062" xil_pn:start_ts="1515971112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="display_cu.bld"/>
      <outfile xil_pn:name="display_cu.ngd"/>
      <outfile xil_pn:name="display_cu_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515971142" xil_pn:in_ck="-2297632111780843086" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1515971125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="display_cu.pcf"/>
      <outfile xil_pn:name="display_cu_map.map"/>
      <outfile xil_pn:name="display_cu_map.mrp"/>
      <outfile xil_pn:name="display_cu_map.ncd"/>
      <outfile xil_pn:name="display_cu_map.ngm"/>
      <outfile xil_pn:name="display_cu_map.xrpt"/>
      <outfile xil_pn:name="display_cu_summary.xml"/>
      <outfile xil_pn:name="display_cu_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1515971161" xil_pn:in_ck="-4711017377131656757" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1515971142">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="display_cu.ncd"/>
      <outfile xil_pn:name="display_cu.pad"/>
      <outfile xil_pn:name="display_cu.par"/>
      <outfile xil_pn:name="display_cu.unroutes"/>
      <outfile xil_pn:name="display_cu.xpi"/>
      <outfile xil_pn:name="display_cu_pad.csv"/>
      <outfile xil_pn:name="display_cu_pad.txt"/>
      <outfile xil_pn:name="display_cu_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1515970667" xil_pn:in_ck="-2297632111780843086" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1515970667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
