// Seed: 3935290955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output tri id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always
  fork
  join_any
  wire id_13, id_14;
  assign id_14 = id_14;
  assign id_8  = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd24,
    parameter id_16 = 32'd6,
    parameter id_6  = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  output logic [7:0] id_19;
  input wire id_18;
  output wire id_17;
  input wire _id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire _id_10;
  module_0 modCall_1 (
      id_3,
      id_20,
      id_2,
      id_20,
      id_20,
      id_15,
      id_2,
      id_15,
      id_13,
      id_2,
      id_20,
      id_18
  );
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire _id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_17 = 1;
  assign id_17 = -1 - -1;
  tri id_22 = {-1'b0, {id_16, id_12}};
  assign id_15 = id_12;
  logic [-1  &  id_6 : id_10] id_23;
  if (1) begin : LABEL_0
    assign id_19[-1] = 1'b0;
  end else begin : LABEL_1
    logic [(  id_16  ) : 1 'b0] id_24;
  end
endmodule
