--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml GLOBAL.twx GLOBAL.ncd -o GLOBAL.twr GLOBAL.pcf -ucf
GLOBAL.ucf

Design file:              GLOBAL.ncd
Physical constraint file: GLOBAL.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CE_N        |    0.580(R)|    0.628(R)|clk_BUFGP         |   0.000|
LAP         |    0.580(R)|    0.628(R)|clk_BUFGP         |   0.000|
Select1     |    1.040(R)|    0.259(R)|clk_BUFGP         |   0.000|
Select2     |    1.404(R)|   -0.032(R)|clk_BUFGP         |   0.000|
Select3     |    0.595(R)|    0.616(R)|clk_BUFGP         |   0.000|
but_down    |    2.812(R)|   -1.158(R)|clk_BUFGP         |   0.000|
but_up      |    1.404(R)|   -0.033(R)|clk_BUFGP         |   0.000|
cambio      |    1.949(R)|   -0.468(R)|clk_BUFGP         |   0.000|
load_N      |    0.933(R)|    0.345(R)|clk_BUFGP         |   0.000|
reset       |    0.595(R)|    0.616(R)|clk_BUFGP         |   0.000|
up          |    0.924(R)|    0.353(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Mux<0>      |   10.359(R)|clk_BUFGP         |   0.000|
Mux<1>      |    9.923(R)|clk_BUFGP         |   0.000|
Mux<2>      |   10.331(R)|clk_BUFGP         |   0.000|
Mux<3>      |   10.744(R)|clk_BUFGP         |   0.000|
salida<1>   |   11.056(R)|clk_BUFGP         |   0.000|
salida<2>   |   10.154(R)|clk_BUFGP         |   0.000|
salida<3>   |   10.705(R)|clk_BUFGP         |   0.000|
salida<4>   |   11.239(R)|clk_BUFGP         |   0.000|
salida<5>   |   10.439(R)|clk_BUFGP         |   0.000|
salida<6>   |   11.189(R)|clk_BUFGP         |   0.000|
salida<7>   |   10.972(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.842|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 20 11:18:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



