//Deviec:FT60F21X
//-----------------------Variable---------------------------------
		_IRbitNum		EQU		70H
		_IRbitTime		EQU		71H
		_IRDataTimer		EQU		40H
		_bitdata		EQU		7AH
		_ft_user_pwm_mode		EQU		72H
		_pwm_rate_value		EQU		74H
		_pwm_colour_value		EQU		73H
		_time_15ms_cnt		EQU		45H
		_key_release		EQU		44H
//-----------------------Variable END---------------------------------
		ORG		0000H
		LJUMP 	0CH 			//0000 	380C
		ORG		0004H
		STR 	7EH 			//0004 	01FE
		SWAPR 	STATUS,0 		//0005 	0703
		STR 	75H 			//0006 	01F5
		LDR 	FSR,0 			//0007 	0804
		STR 	76H 			//0008 	01F6
		LDR 	PCLATH,0 		//0009 	080A
		STR 	77H 			//000A 	01F7
		LJUMP 	0DH 			//000B 	380D
		ORG		000CH
		LJUMP 	F7H 			//000C 	38F7

		//;TEST_FT62F21X_SLEEP.C: 37: if(TMR2IE && TMR2IF)
		BSR 	STATUS,5 		//000D 	1A83
		BTSS 	CH,1 			//000E 	1C8C
		LJUMP 	15H 			//000F 	3815
		BCR 	STATUS,5 		//0010 	1283
		BTSS 	CH,1 			//0011 	1C8C
		LJUMP 	15H 			//0012 	3815

		//;TEST_FT62F21X_SLEEP.C: 38: {
		//;TEST_FT62F21X_SLEEP.C: 39: TMR2IF = 0;
		BCR 	CH,1 			//0013 	108C
		ORG		0014H

		//;TEST_FT62F21X_SLEEP.C: 40: time_15ms_cnt++;
		INCR	45H,1 			//0014 	09C5

		//;TEST_FT62F21X_SLEEP.C: 42: }
		//;TEST_FT62F21X_SLEEP.C: 46: if(T0IE && T0IF)
		BTSC 	INTCON,5 		//0015 	168B
		BTSS 	INTCON,2 		//0016 	1D0B
		LJUMP 	23H 			//0017 	3823

		//;TEST_FT62F21X_SLEEP.C: 47: {
		//;TEST_FT62F21X_SLEEP.C: 48: TMR0 = 140;
		LDWI 	8CH 			//0018 	2A8C
		BCR 	STATUS,5 		//0019 	1283
		STR 	1H 			//001A 	0181
		LDWI 	33H 			//001B 	2A33
		ORG		001CH

		//;TEST_FT62F21X_SLEEP.C: 50: T0IF = 0;
		BCR 	INTCON,2 		//001C 	110B

		//;TEST_FT62F21X_SLEEP.C: 51: IRbitTime++;
		INCR	71H,1 			//001D 	09F1

		//;TEST_FT62F21X_SLEEP.C: 52: if(IRbitTime > 50)
		SUBWR 	71H,0 			//001E 	0C71
		BTSS 	STATUS,0 		//001F 	1C03
		LJUMP 	23H 			//0020 	3823

		//;TEST_FT62F21X_SLEEP.C: 53: {
		//;TEST_FT62F21X_SLEEP.C: 54: T0IE = 0;
		BCR 	INTCON,5 		//0021 	128B

		//;TEST_FT62F21X_SLEEP.C: 55: IRbitTime = 0;
		CLRR 	71H 			//0022 	0171

		//;TEST_FT62F21X_SLEEP.C: 56: }
		//;TEST_FT62F21X_SLEEP.C: 57: }
		//;TEST_FT62F21X_SLEEP.C: 60: if(PAIE && PAIF)
		BTSC 	INTCON,3 		//0023 	158B
		ORG		0024H
		BTSS 	INTCON,0 		//0024 	1C0B
		LJUMP 	50H 			//0025 	3850

		//;TEST_FT62F21X_SLEEP.C: 61: {
		//;TEST_FT62F21X_SLEEP.C: 62: ReadAPin = PORTA;
		BCR 	STATUS,5 		//0026 	1283
		LDR 	5H,0 			//0027 	0805

		//;TEST_FT62F21X_SLEEP.C: 63: PAIF = 0;
		BCR 	INTCON,0 		//0028 	100B

		//;TEST_FT62F21X_SLEEP.C: 64: if(RA3 == 0)
		BTSC 	5H,3 			//0029 	1585
		LJUMP 	50H 			//002A 	3850
		LDWI 	16H 			//002B 	2A16
		ORG		002CH

		//;TEST_FT62F21X_SLEEP.C: 65: {
		//;TEST_FT62F21X_SLEEP.C: 66: T0IE = 1;
		BSR 	INTCON,5 		//002C 	1A8B

		//;TEST_FT62F21X_SLEEP.C: 67: if(IRbitTime > 21)
		SUBWR 	71H,0 			//002D 	0C71
		BTSS 	STATUS,0 		//002E 	1C03
		LJUMP 	37H 			//002F 	3837

		//;TEST_FT62F21X_SLEEP.C: 68: {
		//;TEST_FT62F21X_SLEEP.C: 69: IRDataTimer[0] = 0;
		CLRR 	40H 			//0030 	0140

		//;TEST_FT62F21X_SLEEP.C: 70: IRDataTimer[1] = 0;
		CLRR 	41H 			//0031 	0141

		//;TEST_FT62F21X_SLEEP.C: 71: IRDataTimer[2] = 0;
		CLRR 	42H 			//0032 	0142

		//;TEST_FT62F21X_SLEEP.C: 72: IRDataTimer[3] = 0;
		CLRR 	43H 			//0033 	0143
		ORG		0034H

		//;TEST_FT62F21X_SLEEP.C: 73: IRbitNum = 0;
		CLRR 	70H 			//0034 	0170

		//;TEST_FT62F21X_SLEEP.C: 74: bitdata = 0x00;
		CLRR 	7AH 			//0035 	017A

		//;TEST_FT62F21X_SLEEP.C: 75: }
		LJUMP 	41H 			//0036 	3841

		//;TEST_FT62F21X_SLEEP.C: 76: else if(IRbitTime > 3)
		LDWI 	4H 			//0037 	2A04
		SUBWR 	71H,0 			//0038 	0C71
		BTSS 	STATUS,0 		//0039 	1C03
		LJUMP 	41H 			//003A 	3841

		//;TEST_FT62F21X_SLEEP.C: 77: {
		//;TEST_FT62F21X_SLEEP.C: 78: IRDataTimer[IRbitNum-1] |= bitdata;
		LDR 	70H,0 			//003B 	0870
		ORG		003CH
		ADDWI 	3FH 			//003C 	273F
		STR 	FSR 			//003D 	0184
		LDR 	7AH,0 			//003E 	087A
		BCR 	STATUS,7 		//003F 	1383
		IORWR 	INDF,1 		//0040 	0380

		//;TEST_FT62F21X_SLEEP.C: 79: }
		//;TEST_FT62F21X_SLEEP.C: 80: IRbitTime = 0;
		CLRR 	71H 			//0041 	0171

		//;TEST_FT62F21X_SLEEP.C: 81: bitdata<<=1;
		BCR 	STATUS,0 		//0042 	1003
		RLR 	7AH,1 			//0043 	05FA
		ORG		0044H

		//;TEST_FT62F21X_SLEEP.C: 82: if(bitdata == 0)
		LDR 	7AH,1 			//0044 	08FA
		BTSS 	STATUS,2 		//0045 	1D03
		LJUMP 	4AH 			//0046 	384A

		//;TEST_FT62F21X_SLEEP.C: 83: {
		//;TEST_FT62F21X_SLEEP.C: 84: bitdata = 0x01;
		CLRR 	7AH 			//0047 	017A
		INCR	7AH,1 			//0048 	09FA

		//;TEST_FT62F21X_SLEEP.C: 85: IRbitNum++;
		INCR	70H,1 			//0049 	09F0

		//;TEST_FT62F21X_SLEEP.C: 86: }
		//;TEST_FT62F21X_SLEEP.C: 87: if(IRbitNum > 4)
		LDWI 	5H 			//004A 	2A05
		SUBWR 	70H,0 			//004B 	0C70
		ORG		004CH
		BTSS 	STATUS,0 		//004C 	1C03
		LJUMP 	50H 			//004D 	3850

		//;TEST_FT62F21X_SLEEP.C: 88: {
		//;TEST_FT62F21X_SLEEP.C: 89: IRbitNum = 0;
		CLRR 	70H 			//004E 	0170

		//;TEST_FT62F21X_SLEEP.C: 91: ReceiveFinish = 1;
		BCR 	INTCON,5 		//004F 	128B
		LDR 	77H,0 			//0050 	0877
		STR 	PCLATH 			//0051 	018A
		LDR 	76H,0 			//0052 	0876
		STR 	FSR 			//0053 	0184
		ORG		0054H
		SWAPR 	75H,0 			//0054 	0775
		STR 	STATUS 			//0055 	0183
		SWAPR 	7EH,1 			//0056 	07FE
		SWAPR 	7EH,0 			//0057 	077E
		RETI		 			//0058 	0009

		//;FT_62F21X_pwm.c: 184: unsigned char pwm_value;
		//;FT_62F21X_pwm.c: 186: if(pwm_rate_value >= 200)
		LDWI 	C8H 			//0059 	2AC8
		SUBWR 	74H,0 			//005A 	0C74
		BTSS 	STATUS,0 		//005B 	1C03
		ORG		005CH
		LJUMP 	75H 			//005C 	3875
		LDWI 	3H 			//005D 	2A03

		//;FT_62F21X_pwm.c: 187: {
		//;FT_62F21X_pwm.c: 188: pwm_rate_value = 0;
		CLRR 	74H 			//005E 	0174

		//;FT_62F21X_pwm.c: 189: pwm_colour_value++;
		INCR	73H,1 			//005F 	09F3

		//;FT_62F21X_pwm.c: 190: pwm_colour_value = pwm_colour_value%4;
		ANDWR 	73H,1 			//0060 	02F3

		//;FT_62F21X_pwm.c: 191: switch(pwm_colour_value)
		LJUMP 	6AH 			//0061 	386A

		//;FT_62F21X_pwm.c: 194: PWM1_RED();
		LCALL 	143H 			//0062 	3143

		//;FT_62F21X_pwm.c: 195: break;
		LJUMP 	75H 			//0063 	3875
		ORG		0064H

		//;FT_62F21X_pwm.c: 198: PWM1_GREEN();
		LCALL 	13DH 			//0064 	313D

		//;FT_62F21X_pwm.c: 199: break;
		LJUMP 	75H 			//0065 	3875

		//;FT_62F21X_pwm.c: 202: PWM1_BLUE();
		LCALL 	127H 			//0066 	3127

		//;FT_62F21X_pwm.c: 203: break;
		LJUMP 	75H 			//0067 	3875

		//;FT_62F21X_pwm.c: 206: PWM1_WHITE();
		LCALL 	115H 			//0068 	3115

		//;FT_62F21X_pwm.c: 207: break;
		LJUMP 	75H 			//0069 	3875
		LDR 	73H,0 			//006A 	0873
		STR 	FSR 			//006B 	0184
		ORG		006CH
		LDWI 	4H 			//006C 	2A04
		SUBWR 	FSR,0 			//006D 	0C04
		BTSC 	STATUS,0 		//006E 	1403
		LJUMP 	75H 			//006F 	3875
		LDWI 	1H 			//0070 	2A01
		STR 	PCLATH 			//0071 	018A
		LDWI 	49H 			//0072 	2A49
		ADDWR 	FSR,0 			//0073 	0B04
		ORG		0074H
		STR 	PCL 			//0074 	0182

		//;FT_62F21X_pwm.c: 213: }
		//;FT_62F21X_pwm.c: 214: if(pwm_rate_value <=100)
		LDWI 	65H 			//0075 	2A65
		SUBWR 	74H,0 			//0076 	0C74

		//;FT_62F21X_pwm.c: 215: {
		//;FT_62F21X_pwm.c: 216: pwm_value = pwm_rate_value;
		LDR 	74H,0 			//0077 	0874
		BTSC 	STATUS,0 		//0078 	1403

		//;FT_62F21X_pwm.c: 218: else
		//;FT_62F21X_pwm.c: 219: {
		//;FT_62F21X_pwm.c: 220: pwm_value = 200 - pwm_rate_value;
		//;FT_62F21X_pwm.c: 217: }
		SUBWI 	C8H 			//0079 	28C8
		STR 	78H 			//007A 	01F8
		LJUMP 	82H 			//007B 	3882
		ORG		007CH

		//;FT_62F21X_pwm.c: 226: P1CDTL = pwm_value;
		LDR 	78H,0 			//007C 	0878
		STR 	10H 			//007D 	0190

		//;FT_62F21X_pwm.c: 227: break;
		RET		 					//007E 	0004

		//;FT_62F21X_pwm.c: 230: P1DDTL = pwm_value;
		LDR 	78H,0 			//007F 	0878
		STR 	8H 			//0080 	0188

		//;FT_62F21X_pwm.c: 231: break;
		RET		 					//0081 	0004
		LDR 	73H,0 			//0082 	0873
		STR 	FSR 			//0083 	0184
		ORG		0084H
		LDWI 	4H 			//0084 	2A04
		SUBWR 	FSR,0 			//0085 	0C04
		BTSC 	STATUS,0 		//0086 	1403
		RET		 					//0087 	0004
		LDWI 	1H 			//0088 	2A01
		STR 	PCLATH 			//0089 	018A
		LDWI 	4DH 			//008A 	2A4D
		ADDWR 	FSR,0 			//008B 	0B04
		ORG		008CH
		STR 	PCL 			//008C 	0182
		RET		 					//008D 	0004

		//;FT_62F21X_pwm.c: 22: T2CON0=0B00000001;
		LDWI 	1H 			//008E 	2A01
		BCR 	STATUS,5 		//008F 	1283
		STR 	12H 			//0090 	0192

		//;FT_62F21X_pwm.c: 28: T2CON1=0B00000000;
		BSR 	STATUS,5 		//0091 	1A83
		CLRR 	1EH 			//0092 	011E

		//;FT_62F21X_pwm.c: 33: TMR2H=0;
		BCR 	STATUS,5 		//0093 	1283
		ORG		0094H
		CLRR 	13H 			//0094 	0113

		//;FT_62F21X_pwm.c: 34: TMR2L=100;
		LDWI 	64H 			//0095 	2A64
		STR 	11H 			//0096 	0191

		//;FT_62F21X_pwm.c: 36: PR2H=0;
		BSR 	STATUS,5 		//0097 	1A83
		CLRR 	12H 			//0098 	0112

		//;FT_62F21X_pwm.c: 37: PR2L=100;
		STR 	11H 			//0099 	0191

		//;FT_62F21X_pwm.c: 39: P1CDTH=0;
		BCR 	STATUS,5 		//009A 	1283
		CLRR 	1AH 			//009B 	011A
		ORG		009CH

		//;FT_62F21X_pwm.c: 40: P1DDTH=0;
		CLRR 	9H 			//009C 	0109

		//;FT_62F21X_pwm.c: 41: P1CDTL=0;
		CLRR 	10H 			//009D 	0110

		//;FT_62F21X_pwm.c: 42: P1DDTL=0;
		CLRR 	8H 			//009E 	0108

		//;FT_62F21X_pwm.c: 44: P1POL=0B00000000;
		BSR 	STATUS,5 		//009F 	1A83
		CLRR 	19H 			//00A0 	0119

		//;FT_62F21X_pwm.c: 51: P1CON=0B00000000;
		BCR 	STATUS,5 		//00A1 	1283
		CLRR 	16H 			//00A2 	0116

		//;FT_62F21X_pwm.c: 58: P1AUX=0B00000000;
		CLRR 	1EH 			//00A3 	011E
		ORG		00A4H

		//;FT_62F21X_pwm.c: 66: PWM1_RED();
		LCALL 	143H 			//00A4 	3143

		//;FT_62F21X_pwm.c: 67: pwm_colour_value = 0;
		CLRR 	73H 			//00A5 	0173

		//;FT_62F21X_pwm.c: 69: TMR2IF=0;
		BCR 	CH,1 			//00A6 	108C

		//;FT_62F21X_pwm.c: 70: TMR2IE=1;
		BSR 	STATUS,5 		//00A7 	1A83
		BSR 	CH,1 			//00A8 	188C

		//;FT_62F21X_pwm.c: 71: TMR2ON=1;
		BCR 	STATUS,5 		//00A9 	1283
		BSR 	12H,2 			//00AA 	1912

		//;FT_62F21X_pwm.c: 72: PEIE=1;
		BSR 	INTCON,6 		//00AB 	1B0B
		ORG		00ACH

		//;FT_62F21X_pwm.c: 73: GIE=1;
		BSR 	INTCON,7 		//00AC 	1B8B
		RET		 					//00AD 	0004

		//;TEST_FT62F21X_SLEEP.C: 175: POWER_INITIAL();
		LCALL 	106H 			//00AE 	3106

		//;TEST_FT62F21X_SLEEP.C: 176: TIMER0_INITIAL();
		LCALL 	12FH 			//00AF 	312F

		//;TEST_FT62F21X_SLEEP.C: 177: PA3_Level_Change_INITIAL();
		LCALL 	11EH 			//00B0 	311E

		//;TEST_FT62F21X_SLEEP.C: 178: PWM1_INITIAL();
		LCALL 	8EH 			//00B1 	308E
		CLRWDT	 			//00B2 	0001

		//;TEST_FT62F21X_SLEEP.C: 184: if(ft_user_pwm_mode == 0)
		LDR 	72H,1 			//00B3 	08F2
		ORG		00B4H
		BTSS 	STATUS,2 		//00B4 	1D03
		LJUMP 	BEH 			//00B5 	38BE

		//;TEST_FT62F21X_SLEEP.C: 185: {
		//;TEST_FT62F21X_SLEEP.C: 186: if(time_15ms_cnt > 150)
		LDWI 	97H 			//00B6 	2A97
		BCR 	STATUS,5 		//00B7 	1283
		SUBWR 	45H,0 			//00B8 	0C45
		BTSS 	STATUS,0 		//00B9 	1C03
		LJUMP 	BEH 			//00BA 	38BE

		//;TEST_FT62F21X_SLEEP.C: 187: {
		//;TEST_FT62F21X_SLEEP.C: 188: time_15ms_cnt = 0;
		CLRR 	45H 			//00BB 	0145
		ORG		00BCH

		//;TEST_FT62F21X_SLEEP.C: 189: pwm_rate_value++;
		INCR	74H,1 			//00BC 	09F4

		//;TEST_FT62F21X_SLEEP.C: 190: PWM1_RATE_CHANGE();
		LCALL 	59H 			//00BD 	3059

		//;TEST_FT62F21X_SLEEP.C: 191: }
		//;TEST_FT62F21X_SLEEP.C: 192: }
		//;TEST_FT62F21X_SLEEP.C: 194: if(PORTA & 0B00010000)
		BCR 	STATUS,5 		//00BE 	1283
		BTSS 	5H,4 			//00BF 	1E05
		LJUMP 	C3H 			//00C0 	38C3

		//;TEST_FT62F21X_SLEEP.C: 195: {
		//;TEST_FT62F21X_SLEEP.C: 196: key_release = 0;
		CLRR 	44H 			//00C1 	0144

		//;TEST_FT62F21X_SLEEP.C: 197: }
		LJUMP 	B2H 			//00C2 	38B2

		//;TEST_FT62F21X_SLEEP.C: 198: else
		//;TEST_FT62F21X_SLEEP.C: 199: {
		//;TEST_FT62F21X_SLEEP.C: 200: if(key_release == 0)
		LDR 	44H,1 			//00C3 	08C4
		ORG		00C4H
		BTSS 	STATUS,2 		//00C4 	1D03
		LJUMP 	C7H 			//00C5 	38C7

		//;TEST_FT62F21X_SLEEP.C: 201: {
		//;TEST_FT62F21X_SLEEP.C: 202: PWM_MODE_CHANGE();
		LCALL 	E6H 			//00C6 	30E6

		//;TEST_FT62F21X_SLEEP.C: 203: }
		//;TEST_FT62F21X_SLEEP.C: 204: key_release = 1;
		CLRR 	44H 			//00C7 	0144
		INCR	44H,1 			//00C8 	09C4
		LJUMP 	B2H 			//00C9 	38B2
		STR 	46H 			//00CA 	01C6
		LDWI 	8H 			//00CB 	2A08
		ORG		00CCH
		STR 	47H 			//00CC 	01C7
		CLRR 	48H 			//00CD 	0148
		LDR 	46H,0 			//00CE 	0846
		STR 	79H 			//00CF 	01F9
		LDWI 	7H 			//00D0 	2A07
		BCR 	STATUS,0 		//00D1 	1003
		RRR	79H,1 			//00D2 	06F9
		ADDWI 	FFH 			//00D3 	27FF
		ORG		00D4H
		BCR 	STATUS,0 		//00D4 	1003
		BTSS 	STATUS,2 		//00D5 	1D03
		LJUMP 	D2H 			//00D6 	38D2
		RLR 	48H,0 			//00D7 	0548
		IORWR 	79H,0 			//00D8 	0379
		STR 	48H 			//00D9 	01C8
		BCR 	STATUS,0 		//00DA 	1003
		RLR 	46H,1 			//00DB 	05C6
		ORG		00DCH
		LDR 	78H,0 			//00DC 	0878
		SUBWR 	48H,0 			//00DD 	0C48
		BTSS 	STATUS,0 		//00DE 	1C03
		LJUMP 	E2H 			//00DF 	38E2
		LDR 	78H,0 			//00E0 	0878
		SUBWR 	48H,1 			//00E1 	0CC8
		DECRSZ 	47H,1 		//00E2 	0EC7
		LJUMP 	CEH 			//00E3 	38CE
		ORG		00E4H
		LDR 	48H,0 			//00E4 	0848
		RET		 					//00E5 	0004
		LDWI 	6H 			//00E6 	2A06

		//;FT_62F21X_pwm.c: 250: ft_user_pwm_mode++;
		INCR	72H,1 			//00E7 	09F2

		//;FT_62F21X_pwm.c: 251: ft_user_pwm_mode = ft_user_pwm_mode%6;
		STR 	78H 			//00E8 	01F8
		LDR 	72H,0 			//00E9 	0872
		LCALL 	CAH 			//00EA 	30CA
		STR 	72H 			//00EB 	01F2
		ORG		00ECH

		//;FT_62F21X_pwm.c: 252: switch(ft_user_pwm_mode)
		STR 	FSR 			//00EC 	0184
		LDWI 	6H 			//00ED 	2A06
		SUBWR 	FSR,0 			//00EE 	0C04
		BTSC 	STATUS,0 		//00EF 	1403
		RET		 					//00F0 	0004
		LDWI 	1H 			//00F1 	2A01
		STR 	PCLATH 			//00F2 	018A
		LDWI 	37H 			//00F3 	2A37
		ORG		00F4H
		ADDWR 	FSR,0 			//00F4 	0B04
		STR 	PCL 			//00F5 	0182
		RET		 					//00F6 	0004
		LDWI 	1H 			//00F7 	2A01
		CLRR 	70H 			//00F8 	0170
		CLRR 	71H 			//00F9 	0171
		CLRR 	72H 			//00FA 	0172
		CLRR 	73H 			//00FB 	0173
		ORG		00FCH
		CLRR 	74H 			//00FC 	0174
		CLRR 	40H 			//00FD 	0140
		CLRR 	41H 			//00FE 	0141
		CLRR 	42H 			//00FF 	0142
		CLRR 	43H 			//0100 	0143
		CLRR 	44H 			//0101 	0144
		CLRR 	45H 			//0102 	0145
		STR 	7AH 			//0103 	01FA
		ORG		0104H
		CLRR 	STATUS 			//0104 	0103
		LJUMP 	AEH 			//0105 	38AE

		//;TEST_FT62F21X_SLEEP.C: 106: OSCCON = 0X00|0X70|0X00;
		LDWI 	70H 			//0106 	2A70
		BSR 	STATUS,5 		//0107 	1A83
		STR 	FH 			//0108 	018F

		//;TEST_FT62F21X_SLEEP.C: 109: INTCON = 0;
		CLRR 	INTCON 			//0109 	010B

		//;TEST_FT62F21X_SLEEP.C: 111: PORTA = 0B00000000;
		BCR 	STATUS,5 		//010A 	1283
		CLRR 	5H 			//010B 	0105
		ORG		010CH

		//;TEST_FT62F21X_SLEEP.C: 112: TRISA = 0B00010000;
		LDWI 	10H 			//010C 	2A10
		BSR 	STATUS,5 		//010D 	1A83
		STR 	5H 			//010E 	0185

		//;TEST_FT62F21X_SLEEP.C: 113: WPUA = 0B00000000;
		CLRR 	15H 			//010F 	0115

		//;TEST_FT62F21X_SLEEP.C: 115: OPTION = 0B00001000;
		LDWI 	8H 			//0110 	2A08
		STR 	1H 			//0111 	0181

		//;TEST_FT62F21X_SLEEP.C: 117: MSCON = 0B00000000;
		BCR 	STATUS,5 		//0112 	1283
		CLRR 	1BH 			//0113 	011B
		ORG		0114H
		RET		 					//0114 	0004

		//;FT_62F21X_pwm.c: 165: P1CDTL=0;
		CLRR 	10H 			//0115 	0110

		//;FT_62F21X_pwm.c: 166: P1DDTL=0;
		CLRR 	8H 			//0116 	0108

		//;FT_62F21X_pwm.c: 168: P1OE=0B00100000;
		LDWI 	20H 			//0117 	2A20
		BSR 	STATUS,5 		//0118 	1A83
		STR 	10H 			//0119 	0190

		//;FT_62F21X_pwm.c: 176: P1BR1=0B00000100;
		LDWI 	4H 			//011A 	2A04
		BCR 	STATUS,5 		//011B 	1283
		ORG		011CH
		STR 	19H 			//011C 	0199
		RET		 					//011D 	0004

		//;FT_62F21x_IR.c: 38: TRISA3 =1;
		BSR 	STATUS,5 		//011E 	1A83
		BSR 	5H,3 			//011F 	1985

		//;FT_62F21x_IR.c: 39: ReadAPin = PORTA;
		BCR 	STATUS,5 		//0120 	1283
		LDR 	5H,0 			//0121 	0805

		//;FT_62F21x_IR.c: 40: PAIF =0;
		BCR 	INTCON,0 		//0122 	100B

		//;FT_62F21x_IR.c: 41: IOCA3 =1;
		BSR 	STATUS,5 		//0123 	1A83
		ORG		0124H
		BSR 	16H,3 			//0124 	1996

		//;FT_62F21x_IR.c: 42: PAIE =1;
		BSR 	INTCON,3 		//0125 	198B
		RET		 					//0126 	0004

		//;FT_62F21X_pwm.c: 146: P1CDTL=0;
		CLRR 	10H 			//0127 	0110

		//;FT_62F21X_pwm.c: 147: P1DDTL=0;
		CLRR 	8H 			//0128 	0108

		//;FT_62F21X_pwm.c: 149: P1OE=0B10000000;
		LDWI 	80H 			//0129 	2A80
		BSR 	STATUS,5 		//012A 	1A83
		STR 	10H 			//012B 	0190
		ORG		012CH

		//;FT_62F21X_pwm.c: 157: P1BR1=0B00000000;
		BCR 	STATUS,5 		//012C 	1283
		CLRR 	19H 			//012D 	0119
		RET		 					//012E 	0004

		//;FT_62F21x_IR.c: 20: OPTION = 0B00000011;
		LDWI 	3H 			//012F 	2A03
		BSR 	STATUS,5 		//0130 	1A83
		STR 	1H 			//0131 	0181

		//;FT_62F21x_IR.c: 27: TMR0 = 140;
		LDWI 	8CH 			//0132 	2A8C
		BCR 	STATUS,5 		//0133 	1283
		ORG		0134H
		STR 	1H 			//0134 	0181

		//;FT_62F21x_IR.c: 28: T0IF = 0;
		BCR 	INTCON,2 		//0135 	110B
		RET		 					//0136 	0004
		LJUMP 	F6H 			//0137 	38F6
		LJUMP 	F6H 			//0138 	38F6
		LJUMP 	F6H 			//0139 	38F6
		LJUMP 	F6H 			//013A 	38F6
		LJUMP 	F6H 			//013B 	38F6
		ORG		013CH
		LJUMP 	F6H 			//013C 	38F6

		//;FT_62F21X_pwm.c: 129: P1CDTL=0;
		CLRR 	10H 			//013D 	0110

		//;FT_62F21X_pwm.c: 131: P1OE=0B00000000;
		BSR 	STATUS,5 		//013E 	1A83
		CLRR 	10H 			//013F 	0110

		//;FT_62F21X_pwm.c: 139: P1BR1=0B00000000;
		BCR 	STATUS,5 		//0140 	1283
		CLRR 	19H 			//0141 	0119
		RET		 					//0142 	0004

		//;FT_62F21X_pwm.c: 96: P1CDTL=0;
		CLRR 	10H 			//0143 	0110
		ORG		0144H

		//;FT_62F21X_pwm.c: 98: P1OE=0B00000000;
		BSR 	STATUS,5 		//0144 	1A83
		CLRR 	10H 			//0145 	0110

		//;FT_62F21X_pwm.c: 106: P1BR1=0B00000000;
		BCR 	STATUS,5 		//0146 	1283
		CLRR 	19H 			//0147 	0119
		RET		 					//0148 	0004
		LJUMP 	62H 			//0149 	3862
		LJUMP 	64H 			//014A 	3864
		LJUMP 	66H 			//014B 	3866
		ORG		014CH
		LJUMP 	68H 			//014C 	3868
		LJUMP 	7CH 			//014D 	387C
		LJUMP 	7FH 			//014E 	387F
		LJUMP 	7CH 			//014F 	387C
		LJUMP 	7FH 			//0150 	387F
			END
