// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Wed Jul 29 21:54:56 2020
// Host        : LAPTOP-9IQPJH1B running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               e:/Vivado/JQSJ_1/JQSJ.srcs/sources_1/ip/Driver_MIPI0_0/Driver_MIPI0_0_stub.v
// Design      : Driver_MIPI0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7s15ftgb196-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "Driver_MIPI0,Vivado 2018.3" *)
module Driver_MIPI0_0(clk_200MHz, Clk_Rx_Data_N, Clk_Rx_Data_P, 
  Rx_Data_N, Rx_Data_P, Data_N, Data_P, Camera_GPIO, RGB_HSync, RGB_VSync, RGB_VDE, Data, HCnt, VCnt, 
  clk_100MHz_out)
/* synthesis syn_black_box black_box_pad_pin="clk_200MHz,Clk_Rx_Data_N,Clk_Rx_Data_P,Rx_Data_N[1:0],Rx_Data_P[1:0],Data_N,Data_P,Camera_GPIO,RGB_HSync,RGB_VSync,RGB_VDE,Data[7:0],HCnt[10:0],VCnt[9:0],clk_100MHz_out" */;
  input clk_200MHz;
  input Clk_Rx_Data_N;
  input Clk_Rx_Data_P;
  input [1:0]Rx_Data_N;
  input [1:0]Rx_Data_P;
  input Data_N;
  input Data_P;
  output Camera_GPIO;
  output RGB_HSync;
  output RGB_VSync;
  output RGB_VDE;
  output [7:0]Data;
  output [10:0]HCnt;
  output [9:0]VCnt;
  output clk_100MHz_out;
endmodule
