Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 13 09:43:49 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
| Design       : ntt_memory_wrapper
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 131
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 2          |
| SYNTH-12  | Warning  | DSP input not registered                   | 20         |
| TIMING-18 | Warning  | Missing input or output delay              | 109        |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[0].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[1].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#5 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#6 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#7 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#8 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#9 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#10 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#11 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#12 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[5].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#13 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#14 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#15 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#16 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#17 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#18 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#19 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#20 Warning
DSP input not registered  
DSP instance DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2] is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data64_in[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data64_in[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data64_in[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data64_in[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data64_in[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data64_in[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data64_in[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data64_in[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on data64_in[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on data64_in[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on data64_in[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on data64_in[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on data64_in[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on data64_in[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on data64_in[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on data64_in[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on data64_in[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on data64_in[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on data64_in[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on data64_in[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on data64_in[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on data64_in[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on data64_in[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on data64_in[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on data64_in[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on data64_in[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on data64_in[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on data64_in[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on intt relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on q[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on q[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on q[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on q[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on q[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on q[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on q[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on q[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on q[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on q[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on q[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on q[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on q[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on q[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on q[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on q[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on q[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on q[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on q[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on q[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on q[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on q[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on q[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on q[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on q[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on q[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on q[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on q[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on data64_out[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on data64_out[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on data64_out[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on data64_out[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on data64_out[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on data64_out[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on data64_out[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on data64_out[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on data64_out[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on data64_out[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on data64_out[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on data64_out[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on data64_out[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on data64_out[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on data64_out[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on data64_out[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on data64_out[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on data64_out[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on data64_out[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on data64_out[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on data64_out[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on data64_out[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on data64_out[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on data64_out[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on data64_out[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on data64_out[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on data64_out[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on data64_out[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on finish relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on read_address[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on read_address[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on read_address[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on read_address[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on read_address[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on read_address[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on read_address[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on read_address[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on read_address[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on read_address[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on wea relative to clock(s) clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on write_address[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on write_address[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on write_address[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on write_address[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on write_address[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on write_address[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on write_address[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on write_address[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on write_address[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on write_address[9] relative to clock(s) clk
Related violations: <none>


