.include "macros.inc"

.section .text, "ax" # 80075eac


.global dBgS_AcchCir
dBgS_AcchCir:
/* 80075EAC 00072DEC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80075EB0 00072DF0  7C 08 02 A6 */	mflr r0
/* 80075EB4 00072DF4  90 01 00 14 */	stw r0, 0x14(r1)
/* 80075EB8 00072DF8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80075EBC 00072DFC  7C 7F 1B 78 */	mr r31, r3
/* 80075EC0 00072E00  48 1F 21 B5 */	bl __ct__13cBgS_PolyInfoFv
/* 80075EC4 00072E04  3C 60 80 3B */	lis r3, lbl_803AB664@ha
/* 80075EC8 00072E08  38 03 B6 64 */	addi r0, r3, lbl_803AB664@l
/* 80075ECC 00072E0C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 80075ED0 00072E10  38 7F 00 14 */	addi r3, r31, 0x14
/* 80075ED4 00072E14  48 1F 8F E1 */	bl __ct__8cM3dGCirFv
/* 80075ED8 00072E18  38 00 00 00 */	li r0, 0
/* 80075EDC 00072E1C  90 1F 00 10 */	stw r0, 0x10(r31)
/* 80075EE0 00072E20  C0 02 8C C0 */	lfs f0, lbl_804526C0-_SDA2_BASE_(r2)
/* 80075EE4 00072E24  D0 1F 00 28 */	stfs f0, 0x28(r31)
/* 80075EE8 00072E28  D0 1F 00 2C */	stfs f0, 0x2c(r31)
/* 80075EEC 00072E2C  D0 1F 00 30 */	stfs f0, 0x30(r31)
/* 80075EF0 00072E30  D0 1F 00 34 */	stfs f0, 0x34(r31)
/* 80075EF4 00072E34  B0 1F 00 3C */	sth r0, 0x3c(r31)
/* 80075EF8 00072E38  D0 1F 00 38 */	stfs f0, 0x38(r31)
/* 80075EFC 00072E3C  7F E3 FB 78 */	mr r3, r31
/* 80075F00 00072E40  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80075F04 00072E44  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80075F08 00072E48  7C 08 03 A6 */	mtlr r0
/* 80075F0C 00072E4C  38 21 00 10 */	addi r1, r1, 0x10
/* 80075F10 00072E50  4E 80 00 20 */	blr 

.global ClrWallHit__12dBgS_AcchCirFv
ClrWallHit__12dBgS_AcchCirFv:
/* 80075F14 00072E54  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80075F18 00072E58  7C 08 02 A6 */	mflr r0
/* 80075F1C 00072E5C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80075F20 00072E60  80 03 00 10 */	lwz r0, 0x10(r3)
/* 80075F24 00072E64  54 00 07 FA */	rlwinm r0, r0, 0, 0x1f, 0x1d
/* 80075F28 00072E68  90 03 00 10 */	stw r0, 0x10(r3)
/* 80075F2C 00072E6C  48 1F 21 F5 */	bl ClearPi__13cBgS_PolyInfoFv
/* 80075F30 00072E70  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80075F34 00072E74  7C 08 03 A6 */	mtlr r0
/* 80075F38 00072E78  38 21 00 10 */	addi r1, r1, 0x10
/* 80075F3C 00072E7C  4E 80 00 20 */	blr 

.global SetWallR__12dBgS_AcchCirFf
SetWallR__12dBgS_AcchCirFf:
/* 80075F40 00072E80  D0 23 00 34 */	stfs f1, 0x34(r3)
/* 80075F44 00072E84  4E 80 00 20 */	blr 

.global CalcWallRR__12dBgS_AcchCirFv
CalcWallRR__12dBgS_AcchCirFv:
/* 80075F48 00072E88  C0 03 00 34 */	lfs f0, 0x34(r3)
/* 80075F4C 00072E8C  EC 00 00 32 */	fmuls f0, f0, f0
/* 80075F50 00072E90  D0 03 00 28 */	stfs f0, 0x28(r3)
/* 80075F54 00072E94  4E 80 00 20 */	blr 

.global SetWall__12dBgS_AcchCirFff
SetWall__12dBgS_AcchCirFff:
/* 80075F58 00072E98  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80075F5C 00072E9C  7C 08 02 A6 */	mflr r0
/* 80075F60 00072EA0  90 01 00 14 */	stw r0, 0x14(r1)
/* 80075F64 00072EA4  D0 23 00 30 */	stfs f1, 0x30(r3)
/* 80075F68 00072EA8  FC 20 10 90 */	fmr f1, f2
/* 80075F6C 00072EAC  4B FF FF D5 */	bl SetWallR__12dBgS_AcchCirFf
/* 80075F70 00072EB0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80075F74 00072EB4  7C 08 03 A6 */	mtlr r0
/* 80075F78 00072EB8  38 21 00 10 */	addi r1, r1, 0x10
/* 80075F7C 00072EBC  4E 80 00 20 */	blr 

.global SetWall__12dBgS_AcchCirFffHDirect
SetWall__12dBgS_AcchCirFffHDirect:
/* 80075F80 00072EC0  80 03 00 10 */	lwz r0, 0x10(r3)
/* 80075F84 00072EC4  60 00 00 04 */	ori r0, r0, 4
/* 80075F88 00072EC8  90 03 00 10 */	stw r0, 0x10(r3)
/* 80075F8C 00072ECC  D0 23 00 38 */	stfs f1, 0x38(r3)
/* 80075F90 00072ED0  4E 80 00 20 */	blr 

.global __dt__9dBgS_AcchFv
__dt__9dBgS_AcchFv:
/* 80075F94 00072ED4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80075F98 00072ED8  7C 08 02 A6 */	mflr r0
/* 80075F9C 00072EDC  90 01 00 14 */	stw r0, 0x14(r1)
/* 80075FA0 00072EE0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80075FA4 00072EE4  93 C1 00 08 */	stw r30, 8(r1)
/* 80075FA8 00072EE8  7C 7E 1B 79 */	or. r30, r3, r3
/* 80075FAC 00072EEC  7C 9F 23 78 */	mr r31, r4
/* 80075FB0 00072EF0  41 82 00 D4 */	beq lbl_80076084
/* 80075FB4 00072EF4  3C 60 80 3B */	lis r3, lbl_803AB640@ha
/* 80075FB8 00072EF8  38 63 B6 40 */	addi r3, r3, lbl_803AB640@l
/* 80075FBC 00072EFC  90 7E 00 10 */	stw r3, 0x10(r30)
/* 80075FC0 00072F00  38 03 00 0C */	addi r0, r3, 0xc
/* 80075FC4 00072F04  90 1E 00 14 */	stw r0, 0x14(r30)
/* 80075FC8 00072F08  38 03 00 18 */	addi r0, r3, 0x18
/* 80075FCC 00072F0C  90 1E 00 24 */	stw r0, 0x24(r30)
/* 80075FD0 00072F10  34 1E 01 80 */	addic. r0, r30, 0x180
/* 80075FD4 00072F14  41 82 00 34 */	beq lbl_80076008
/* 80075FD8 00072F18  3C 60 80 3A */	lis r3, lbl_803A37FC@ha
/* 80075FDC 00072F1C  38 63 37 FC */	addi r3, r3, lbl_803A37FC@l
/* 80075FE0 00072F20  90 7E 01 8C */	stw r3, 0x18c(r30)
/* 80075FE4 00072F24  38 03 00 0C */	addi r0, r3, 0xc
/* 80075FE8 00072F28  90 1E 01 A0 */	stw r0, 0x1a0(r30)
/* 80075FEC 00072F2C  38 03 00 18 */	addi r0, r3, 0x18
/* 80075FF0 00072F30  90 1E 01 A4 */	stw r0, 0x1a4(r30)
/* 80075FF4 00072F34  38 03 00 24 */	addi r0, r3, 0x24
/* 80075FF8 00072F38  90 1E 01 B4 */	stw r0, 0x1b4(r30)
/* 80075FFC 00072F3C  38 7E 01 80 */	addi r3, r30, 0x180
/* 80076000 00072F40  38 80 00 00 */	li r4, 0
/* 80076004 00072F44  48 00 2C 75 */	bl __dt__14dBgS_SplGrpChkFv
lbl_80076008:
/* 80076008 00072F48  38 7E 01 30 */	addi r3, r30, 0x130
/* 8007600C 00072F4C  38 80 FF FF */	li r4, -1
/* 80076010 00072F50  48 00 30 81 */	bl __dt__12dBgS_RoofChkFv
/* 80076014 00072F54  38 7E 00 DC */	addi r3, r30, 0xdc
/* 80076018 00072F58  38 80 FF FF */	li r4, -1
/* 8007601C 00072F5C  48 00 15 D5 */	bl __dt__11dBgS_GndChkFv
/* 80076020 00072F60  34 1E 00 A0 */	addic. r0, r30, 0xa0
/* 80076024 00072F64  41 82 00 10 */	beq lbl_80076034
/* 80076028 00072F68  3C 60 80 3A */	lis r3, lbl_803A37C0@ha
/* 8007602C 00072F6C  38 03 37 C0 */	addi r0, r3, lbl_803A37C0@l
/* 80076030 00072F70  90 1E 00 B0 */	stw r0, 0xb0(r30)
lbl_80076034:
/* 80076034 00072F74  34 1E 00 60 */	addic. r0, r30, 0x60
/* 80076038 00072F78  41 82 00 10 */	beq lbl_80076048
/* 8007603C 00072F7C  3C 60 80 3A */	lis r3, lbl_803A720C@ha
/* 80076040 00072F80  38 03 72 0C */	addi r0, r3, lbl_803A720C@l
/* 80076044 00072F84  90 1E 00 74 */	stw r0, 0x74(r30)
lbl_80076048:
/* 80076048 00072F88  34 1E 00 44 */	addic. r0, r30, 0x44
/* 8007604C 00072F8C  41 82 00 10 */	beq lbl_8007605C
/* 80076050 00072F90  3C 60 80 3A */	lis r3, lbl_803A78F8@ha
/* 80076054 00072F94  38 03 78 F8 */	addi r0, r3, lbl_803A78F8@l
/* 80076058 00072F98  90 1E 00 5C */	stw r0, 0x5c(r30)
lbl_8007605C:
/* 8007605C 00072F9C  38 7E 00 14 */	addi r3, r30, 0x14
/* 80076060 00072FA0  38 80 00 00 */	li r4, 0
/* 80076064 00072FA4  48 00 14 85 */	bl __dt__8dBgS_ChkFv
/* 80076068 00072FA8  7F C3 F3 78 */	mr r3, r30
/* 8007606C 00072FAC  38 80 00 00 */	li r4, 0
/* 80076070 00072FB0  48 1F 1B 01 */	bl __dt__8cBgS_ChkFv
/* 80076074 00072FB4  7F E0 07 35 */	extsh. r0, r31
/* 80076078 00072FB8  40 81 00 0C */	ble lbl_80076084
/* 8007607C 00072FBC  7F C3 F3 78 */	mr r3, r30
/* 80076080 00072FC0  48 25 8C BD */	bl __dl__FPv
lbl_80076084:
/* 80076084 00072FC4  7F C3 F3 78 */	mr r3, r30
/* 80076088 00072FC8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8007608C 00072FCC  83 C1 00 08 */	lwz r30, 8(r1)
/* 80076090 00072FD0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80076094 00072FD4  7C 08 03 A6 */	mtlr r0
/* 80076098 00072FD8  38 21 00 10 */	addi r1, r1, 0x10
/* 8007609C 00072FDC  4E 80 00 20 */	blr 

.global dBgS_Acch
dBgS_Acch:
/* 800760A0 00072FE0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800760A4 00072FE4  7C 08 02 A6 */	mflr r0
/* 800760A8 00072FE8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800760AC 00072FEC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800760B0 00072FF0  7C 7F 1B 78 */	mr r31, r3
/* 800760B4 00072FF4  48 1F 1A 99 */	bl __ct__8cBgS_ChkFv
/* 800760B8 00072FF8  38 7F 00 14 */	addi r3, r31, 0x14
/* 800760BC 00072FFC  48 00 13 E1 */	bl dBgS_Chk
/* 800760C0 00073000  3C 60 80 3B */	lis r3, lbl_803AB640@ha
/* 800760C4 00073004  38 63 B6 40 */	addi r3, r3, lbl_803AB640@l
/* 800760C8 00073008  90 7F 00 10 */	stw r3, 0x10(r31)
/* 800760CC 0007300C  38 03 00 0C */	addi r0, r3, 0xc
/* 800760D0 00073010  90 1F 00 14 */	stw r0, 0x14(r31)
/* 800760D4 00073014  38 03 00 18 */	addi r0, r3, 0x18
/* 800760D8 00073018  90 1F 00 24 */	stw r0, 0x24(r31)
/* 800760DC 0007301C  3C 60 80 3A */	lis r3, lbl_803A78F8@ha
/* 800760E0 00073020  38 03 78 F8 */	addi r0, r3, lbl_803A78F8@l
/* 800760E4 00073024  90 1F 00 5C */	stw r0, 0x5c(r31)
/* 800760E8 00073028  3C 60 80 3A */	lis r3, lbl_803A720C@ha
/* 800760EC 0007302C  38 03 72 0C */	addi r0, r3, lbl_803A720C@l
/* 800760F0 00073030  90 1F 00 74 */	stw r0, 0x74(r31)
/* 800760F4 00073034  3C 60 80 3A */	lis r3, lbl_803A37C0@ha
/* 800760F8 00073038  38 03 37 C0 */	addi r0, r3, lbl_803A37C0@l
/* 800760FC 0007303C  90 1F 00 B0 */	stw r0, 0xb0(r31)
/* 80076100 00073040  38 7F 00 DC */	addi r3, r31, 0xdc
/* 80076104 00073044  48 00 14 79 */	bl dBgS_GndChk
/* 80076108 00073048  38 7F 01 30 */	addi r3, r31, 0x130
/* 8007610C 0007304C  48 00 2E E9 */	bl dBgS_RoofChk
/* 80076110 00073050  38 7F 01 80 */	addi r3, r31, 0x180
/* 80076114 00073054  48 00 30 51 */	bl dBgS_WtrChk
/* 80076118 00073058  38 7F 00 14 */	addi r3, r31, 0x14
/* 8007611C 0007305C  48 00 14 45 */	bl GetPolyPassChkInfo__8dBgS_ChkFv
/* 80076120 00073060  90 7F 00 00 */	stw r3, 0(r31)
/* 80076124 00073064  38 7F 00 14 */	addi r3, r31, 0x14
/* 80076128 00073068  48 00 14 3D */	bl GetGrpPassChkInfo__8dBgS_ChkFv
/* 8007612C 0007306C  90 7F 00 04 */	stw r3, 4(r31)
/* 80076130 00073070  38 60 00 00 */	li r3, 0
/* 80076134 00073074  90 7F 00 2C */	stw r3, 0x2c(r31)
/* 80076138 00073078  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 8007613C 0007307C  60 00 00 08 */	ori r0, r0, 8
/* 80076140 00073080  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 80076144 00073084  90 7F 00 30 */	stw r3, 0x30(r31)
/* 80076148 00073088  90 7F 00 34 */	stw r3, 0x34(r31)
/* 8007614C 0007308C  90 7F 00 38 */	stw r3, 0x38(r31)
/* 80076150 00073090  C0 42 8C C4 */	lfs f2, lbl_804526C4-_SDA2_BASE_(r2)
/* 80076154 00073094  D0 5F 00 98 */	stfs f2, 0x98(r31)
/* 80076158 00073098  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 8007615C 0007309C  D0 3F 00 90 */	stfs f1, 0x90(r31)
/* 80076160 000730A0  C0 02 8C C8 */	lfs f0, lbl_804526C8-_SDA2_BASE_(r2)
/* 80076164 000730A4  D0 1F 00 9C */	stfs f0, 0x9c(r31)
/* 80076168 000730A8  D0 3F 00 94 */	stfs f1, 0x94(r31)
/* 8007616C 000730AC  98 7F 00 B4 */	stb r3, 0xb4(r31)
/* 80076170 000730B0  D0 3F 00 B8 */	stfs f1, 0xb8(r31)
/* 80076174 000730B4  D0 3F 00 BC */	stfs f1, 0xbc(r31)
/* 80076178 000730B8  90 7F 00 88 */	stw r3, 0x88(r31)
/* 8007617C 000730BC  90 7F 00 8C */	stw r3, 0x8c(r31)
/* 80076180 000730C0  C0 02 8C CC */	lfs f0, lbl_804526CC-_SDA2_BASE_(r2)
/* 80076184 000730C4  D0 1F 00 C4 */	stfs f0, 0xc4(r31)
/* 80076188 000730C8  D0 3F 00 C8 */	stfs f1, 0xc8(r31)
/* 8007618C 000730CC  D0 3F 00 CC */	stfs f1, 0xcc(r31)
/* 80076190 000730D0  38 00 00 01 */	li r0, 1
/* 80076194 000730D4  98 1F 01 D4 */	stb r0, 0x1d4(r31)
/* 80076198 000730D8  C0 02 8C D0 */	lfs f0, lbl_804526D0-_SDA2_BASE_(r2)
/* 8007619C 000730DC  D0 1F 00 D0 */	stfs f0, 0xd0(r31)
/* 800761A0 000730E0  90 7F 00 3C */	stw r3, 0x3c(r31)
/* 800761A4 000730E4  90 7F 00 40 */	stw r3, 0x40(r31)
/* 800761A8 000730E8  90 7F 00 84 */	stw r3, 0x84(r31)
/* 800761AC 000730EC  90 7F 00 D4 */	stw r3, 0xd4(r31)
/* 800761B0 000730F0  D0 5F 00 D8 */	stfs f2, 0xd8(r31)
/* 800761B4 000730F4  7F E3 FB 78 */	mr r3, r31
/* 800761B8 000730F8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 800761BC 000730FC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800761C0 00073100  7C 08 03 A6 */	mtlr r0
/* 800761C4 00073104  38 21 00 10 */	addi r1, r1, 0x10
/* 800761C8 00073108  4E 80 00 20 */	blr 

.global Init__9dBgS_AcchFv
Init__9dBgS_AcchFv:
/* 800761CC 0007310C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800761D0 00073110  7C 08 02 A6 */	mflr r0
/* 800761D4 00073114  90 01 00 24 */	stw r0, 0x24(r1)
/* 800761D8 00073118  39 61 00 20 */	addi r11, r1, 0x20
/* 800761DC 0007311C  48 2E C0 01 */	bl _savegpr_29
/* 800761E0 00073120  7C 7D 1B 78 */	mr r29, r3
/* 800761E4 00073124  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800761E8 00073128  54 00 07 34 */	rlwinm r0, r0, 0, 0x1c, 0x1a
/* 800761EC 0007312C  90 03 00 2C */	stw r0, 0x2c(r3)
/* 800761F0 00073130  3B C0 00 00 */	li r30, 0
/* 800761F4 00073134  3B E0 00 00 */	li r31, 0
/* 800761F8 00073138  48 00 00 2C */	b lbl_80076224
lbl_800761FC:
/* 800761FC 0007313C  80 1D 00 8C */	lwz r0, 0x8c(r29)
/* 80076200 00073140  7C 60 FA 14 */	add r3, r0, r31
/* 80076204 00073144  4B FF FD 11 */	bl ClrWallHit__12dBgS_AcchCirFv
/* 80076208 00073148  80 9D 00 8C */	lwz r4, 0x8c(r29)
/* 8007620C 0007314C  38 7F 00 10 */	addi r3, r31, 0x10
/* 80076210 00073150  7C 04 18 2E */	lwzx r0, r4, r3
/* 80076214 00073154  54 00 07 B8 */	rlwinm r0, r0, 0, 0x1e, 0x1c
/* 80076218 00073158  7C 04 19 2E */	stwx r0, r4, r3
/* 8007621C 0007315C  3B DE 00 01 */	addi r30, r30, 1
/* 80076220 00073160  3B FF 00 40 */	addi r31, r31, 0x40
lbl_80076224:
/* 80076224 00073164  80 1D 00 88 */	lwz r0, 0x88(r29)
/* 80076228 00073168  7C 1E 00 00 */	cmpw r30, r0
/* 8007622C 0007316C  41 80 FF D0 */	blt lbl_800761FC
/* 80076230 00073170  39 61 00 20 */	addi r11, r1, 0x20
/* 80076234 00073174  48 2E BF F5 */	bl _restgpr_29
/* 80076238 00073178  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8007623C 0007317C  7C 08 03 A6 */	mtlr r0
/* 80076240 00073180  38 21 00 20 */	addi r1, r1, 0x20
/* 80076244 00073184  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyz
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyz:
/* 80076248 00073188  81 61 00 08 */	lwz r11, 8(r1)
/* 8007624C 0007318C  90 83 00 30 */	stw r4, 0x30(r3)
/* 80076250 00073190  90 A3 00 34 */	stw r5, 0x34(r3)
/* 80076254 00073194  90 C3 00 84 */	stw r6, 0x84(r3)
/* 80076258 00073198  28 06 00 00 */	cmplwi r6, 0
/* 8007625C 0007319C  41 82 00 0C */	beq lbl_80076268
/* 80076260 000731A0  80 06 00 04 */	lwz r0, 4(r6)
/* 80076264 000731A4  48 00 00 08 */	b lbl_8007626C
lbl_80076268:
/* 80076268 000731A8  38 00 FF FF */	li r0, -1
lbl_8007626C:
/* 8007626C 000731AC  90 03 00 08 */	stw r0, 8(r3)
/* 80076270 000731B0  91 23 00 38 */	stw r9, 0x38(r3)
/* 80076274 000731B4  90 E3 00 88 */	stw r7, 0x88(r3)
/* 80076278 000731B8  91 03 00 8C */	stw r8, 0x8c(r3)
/* 8007627C 000731BC  91 43 00 3C */	stw r10, 0x3c(r3)
/* 80076280 000731C0  91 63 00 40 */	stw r11, 0x40(r3)
/* 80076284 000731C4  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyz_X1_
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyz_X1_:
/* 80076288 000731C8  90 A3 00 88 */	stw r5, 0x88(r3)
/* 8007628C 000731CC  90 C3 00 8C */	stw r6, 0x8c(r3)
/* 80076290 000731D0  90 83 00 84 */	stw r4, 0x84(r3)
/* 80076294 000731D4  28 04 00 00 */	cmplwi r4, 0
/* 80076298 000731D8  41 82 00 0C */	beq lbl_800762A4
/* 8007629C 000731DC  80 04 00 04 */	lwz r0, 4(r4)
/* 800762A0 000731E0  48 00 00 08 */	b lbl_800762A8
lbl_800762A4:
/* 800762A4 000731E4  38 00 FF FF */	li r0, -1
lbl_800762A8:
/* 800762A8 000731E8  90 03 00 08 */	stw r0, 8(r3)
/* 800762AC 000731EC  38 04 04 D0 */	addi r0, r4, 0x4d0
/* 800762B0 000731F0  90 03 00 30 */	stw r0, 0x30(r3)
/* 800762B4 000731F4  38 04 04 BC */	addi r0, r4, 0x4bc
/* 800762B8 000731F8  90 03 00 34 */	stw r0, 0x34(r3)
/* 800762BC 000731FC  38 04 04 F8 */	addi r0, r4, 0x4f8
/* 800762C0 00073200  90 03 00 38 */	stw r0, 0x38(r3)
/* 800762C4 00073204  38 04 04 DC */	addi r0, r4, 0x4dc
/* 800762C8 00073208  90 03 00 3C */	stw r0, 0x3c(r3)
/* 800762CC 0007320C  38 04 04 E4 */	addi r0, r4, 0x4e4
/* 800762D0 00073210  90 03 00 40 */	stw r0, 0x40(r3)
/* 800762D4 00073214  4E 80 00 20 */	blr 

.global GroundCheckInit__9dBgS_AcchFR4dBgS
GroundCheckInit__9dBgS_AcchFR4dBgS:
/* 800762D8 00073218  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800762DC 0007321C  7C 08 02 A6 */	mflr r0
/* 800762E0 00073220  90 01 00 14 */	stw r0, 0x14(r1)
/* 800762E4 00073224  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800762E8 00073228  7C 7F 1B 78 */	mr r31, r3
/* 800762EC 0007322C  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800762F0 00073230  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 800762F4 00073234  40 82 00 48 */	bne lbl_8007633C
/* 800762F8 00073238  C0 02 8C C4 */	lfs f0, lbl_804526C4-_SDA2_BASE_(r2)
/* 800762FC 0007323C  D0 1F 00 98 */	stfs f0, 0x98(r31)
/* 80076300 00073240  38 7F 00 DC */	addi r3, r31, 0xdc
/* 80076304 00073244  7F E4 FB 78 */	mr r4, r31
/* 80076308 00073248  48 1F 18 B1 */	bl SetExtChk__8cBgS_ChkFR8cBgS_Chk
/* 8007630C 0007324C  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 80076310 00073250  54 00 DF FE */	rlwinm r0, r0, 0x1b, 0x1f, 0x1f
/* 80076314 00073254  98 1F 00 B4 */	stb r0, 0xb4(r31)
/* 80076318 00073258  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 8007631C 0007325C  54 00 06 F2 */	rlwinm r0, r0, 0, 0x1b, 0x19
/* 80076320 00073260  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 80076324 00073264  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 80076328 00073268  54 00 06 6E */	rlwinm r0, r0, 0, 0x19, 0x17
/* 8007632C 0007326C  90 1F 00 2C */	stw r0, 0x2c(r31)
/* 80076330 00073270  80 1F 00 2C */	lwz r0, 0x2c(r31)
/* 80076334 00073274  54 00 06 2C */	rlwinm r0, r0, 0, 0x18, 0x16
/* 80076338 00073278  90 1F 00 2C */	stw r0, 0x2c(r31)
lbl_8007633C:
/* 8007633C 0007327C  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80076340 00073280  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80076344 00073284  7C 08 03 A6 */	mtlr r0
/* 80076348 00073288  38 21 00 10 */	addi r1, r1, 0x10
/* 8007634C 0007328C  4E 80 00 20 */	blr 

.global GroundCheck__9dBgS_AcchFR4dBgS
GroundCheck__9dBgS_AcchFR4dBgS:
/* 80076350 00073290  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80076354 00073294  7C 08 02 A6 */	mflr r0
/* 80076358 00073298  90 01 00 24 */	stw r0, 0x24(r1)
/* 8007635C 0007329C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 80076360 000732A0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80076364 000732A4  7C 7E 1B 78 */	mr r30, r3
/* 80076368 000732A8  7C 9F 23 78 */	mr r31, r4
/* 8007636C 000732AC  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 80076370 000732B0  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 80076374 000732B4  40 82 01 C0 */	bne lbl_80076534
/* 80076378 000732B8  80 9E 00 30 */	lwz r4, 0x30(r30)
/* 8007637C 000732BC  C0 04 00 00 */	lfs f0, 0(r4)
/* 80076380 000732C0  D0 01 00 08 */	stfs f0, 8(r1)
/* 80076384 000732C4  C0 64 00 04 */	lfs f3, 4(r4)
/* 80076388 000732C8  D0 61 00 0C */	stfs f3, 0xc(r1)
/* 8007638C 000732CC  C0 04 00 08 */	lfs f0, 8(r4)
/* 80076390 000732D0  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 80076394 000732D4  C0 5E 00 94 */	lfs f2, 0x94(r30)
/* 80076398 000732D8  C0 3E 00 9C */	lfs f1, 0x9c(r30)
/* 8007639C 000732DC  C0 1E 00 90 */	lfs f0, 0x90(r30)
/* 800763A0 000732E0  EC 01 00 28 */	fsubs f0, f1, f0
/* 800763A4 000732E4  EC 02 00 2A */	fadds f0, f2, f0
/* 800763A8 000732E8  EC 03 00 2A */	fadds f0, f3, f0
/* 800763AC 000732EC  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 800763B0 000732F0  48 00 10 31 */	bl ChkGndThinCellingOff__9dBgS_AcchFv
/* 800763B4 000732F4  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 800763B8 000732F8  40 82 00 7C */	bne lbl_80076434
/* 800763BC 000732FC  88 0D 89 E8 */	lbz r0, lbl_80450F68-_SDA_BASE_(r13)
/* 800763C0 00073300  7C 00 07 75 */	extsb. r0, r0
/* 800763C4 00073304  40 82 00 2C */	bne lbl_800763F0
/* 800763C8 00073308  3C 60 80 42 */	lis r3, lbl_80424B2C@ha
/* 800763CC 0007330C  38 63 4B 2C */	addi r3, r3, lbl_80424B2C@l
/* 800763D0 00073310  48 00 2C 25 */	bl dBgS_RoofChk
/* 800763D4 00073314  3C 80 80 08 */	lis r4, __dt__12dBgS_RoofChkFv@ha
/* 800763D8 00073318  38 84 90 90 */	addi r4, r4, __dt__12dBgS_RoofChkFv@l
/* 800763DC 0007331C  3C A0 80 42 */	lis r5, lbl_80424B20@ha
/* 800763E0 00073320  38 A5 4B 20 */	addi r5, r5, lbl_80424B20@l
/* 800763E4 00073324  48 2E B8 41 */	bl func_80361C24
/* 800763E8 00073328  38 00 00 01 */	li r0, 1
/* 800763EC 0007332C  98 0D 89 E8 */	stb r0, lbl_80450F68-_SDA_BASE_(r13)
lbl_800763F0:
/* 800763F0 00073330  80 1E 00 E4 */	lwz r0, 0xe4(r30)
/* 800763F4 00073334  3C 60 80 42 */	lis r3, lbl_80424B2C@ha
/* 800763F8 00073338  38 83 4B 2C */	addi r4, r3, lbl_80424B2C@l
/* 800763FC 0007333C  90 04 00 18 */	stw r0, 0x18(r4)
/* 80076400 00073340  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076404 00073344  C0 03 00 00 */	lfs f0, 0(r3)
/* 80076408 00073348  D0 04 00 3C */	stfs f0, 0x3c(r4)
/* 8007640C 0007334C  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076410 00073350  D0 04 00 40 */	stfs f0, 0x40(r4)
/* 80076414 00073354  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076418 00073358  D0 04 00 44 */	stfs f0, 0x44(r4)
/* 8007641C 0007335C  7F E3 FB 78 */	mr r3, r31
/* 80076420 00073360  4B FF F0 7D */	bl RoofChk__4dBgSFP12dBgS_RoofChk
/* 80076424 00073364  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80076428 00073368  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 8007642C 0007336C  40 81 00 08 */	ble lbl_80076434
/* 80076430 00073370  D0 21 00 0C */	stfs f1, 0xc(r1)
lbl_80076434:
/* 80076434 00073374  C0 02 8C C0 */	lfs f0, lbl_804526C0-_SDA2_BASE_(r2)
/* 80076438 00073378  D0 1E 00 94 */	stfs f0, 0x94(r30)
/* 8007643C 0007337C  38 7E 00 DC */	addi r3, r30, 0xdc
/* 80076440 00073380  38 81 00 08 */	addi r4, r1, 8
/* 80076444 00073384  48 1F 18 E5 */	bl SetPos__11cBgS_GndChkFPC4cXyz
/* 80076448 00073388  7F E3 FB 78 */	mr r3, r31
/* 8007644C 0007338C  38 9E 00 DC */	addi r4, r30, 0xdc
/* 80076450 00073390  4B FF E0 51 */	bl GroundCross__4cBgSFP11cBgS_GndChk
/* 80076454 00073394  D0 3E 00 98 */	stfs f1, 0x98(r30)
/* 80076458 00073398  C0 02 8C C4 */	lfs f0, lbl_804526C4-_SDA2_BASE_(r2)
/* 8007645C 0007339C  C0 3E 00 98 */	lfs f1, 0x98(r30)
/* 80076460 000733A0  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80076464 000733A4  41 82 00 AC */	beq lbl_80076510
/* 80076468 000733A8  C0 1E 00 90 */	lfs f0, 0x90(r30)
/* 8007646C 000733AC  EC 01 00 2A */	fadds f0, f1, f0
/* 80076470 000733B0  D0 1E 00 BC */	stfs f0, 0xbc(r30)
/* 80076474 000733B4  C0 3E 00 BC */	lfs f1, 0xbc(r30)
/* 80076478 000733B8  C0 1E 00 B8 */	lfs f0, 0xb8(r30)
/* 8007647C 000733BC  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076480 000733C0  40 81 00 90 */	ble lbl_80076510
/* 80076484 000733C4  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076488 000733C8  D0 23 00 04 */	stfs f1, 4(r3)
/* 8007648C 000733CC  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076490 000733D0  54 00 04 21 */	rlwinm. r0, r0, 0, 0x10, 0x10
/* 80076494 000733D4  40 82 00 18 */	bne lbl_800764AC
/* 80076498 000733D8  80 7E 00 38 */	lwz r3, 0x38(r30)
/* 8007649C 000733DC  28 03 00 00 */	cmplwi r3, 0
/* 800764A0 000733E0  41 82 00 0C */	beq lbl_800764AC
/* 800764A4 000733E4  C0 02 8C C0 */	lfs f0, lbl_804526C0-_SDA2_BASE_(r2)
/* 800764A8 000733E8  D0 03 00 04 */	stfs f0, 4(r3)
lbl_800764AC:
/* 800764AC 000733EC  7F E3 FB 78 */	mr r3, r31
/* 800764B0 000733F0  38 9E 00 F0 */	addi r4, r30, 0xf0
/* 800764B4 000733F4  38 BE 00 A0 */	addi r5, r30, 0xa0
/* 800764B8 000733F8  4B FF E2 8D */	bl GetTriPla__4cBgSCFRC13cBgS_PolyInfoP8cM3dGPla
/* 800764BC 000733FC  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 800764C0 00073400  60 00 00 40 */	ori r0, r0, 0x40
/* 800764C4 00073404  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 800764C8 00073408  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 800764CC 0007340C  60 00 00 20 */	ori r0, r0, 0x20
/* 800764D0 00073410  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 800764D4 00073414  88 1E 00 C0 */	lbz r0, 0xc0(r30)
/* 800764D8 00073418  28 00 00 00 */	cmplwi r0, 0
/* 800764DC 0007341C  40 82 00 1C */	bne lbl_800764F8
/* 800764E0 00073420  38 00 00 01 */	li r0, 1
/* 800764E4 00073424  98 1E 00 C0 */	stb r0, 0xc0(r30)
/* 800764E8 00073428  7F E3 FB 78 */	mr r3, r31
/* 800764EC 0007342C  38 9E 00 F0 */	addi r4, r30, 0xf0
/* 800764F0 00073430  80 BE 00 84 */	lwz r5, 0x84(r30)
/* 800764F4 00073434  4B FF F6 91 */	bl RideCallBack__4dBgSFRC13cBgS_PolyInfoP10fopAc_ac_c
lbl_800764F8:
/* 800764F8 00073438  88 1E 00 B4 */	lbz r0, 0xb4(r30)
/* 800764FC 0007343C  28 00 00 00 */	cmplwi r0, 0
/* 80076500 00073440  40 82 00 10 */	bne lbl_80076510
/* 80076504 00073444  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076508 00073448  60 00 00 80 */	ori r0, r0, 0x80
/* 8007650C 0007344C  90 1E 00 2C */	stw r0, 0x2c(r30)
lbl_80076510:
/* 80076510 00073450  88 1E 00 B4 */	lbz r0, 0xb4(r30)
/* 80076514 00073454  28 00 00 00 */	cmplwi r0, 0
/* 80076518 00073458  41 82 00 1C */	beq lbl_80076534
/* 8007651C 0007345C  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076520 00073460  54 00 06 B5 */	rlwinm. r0, r0, 0, 0x1a, 0x1a
/* 80076524 00073464  40 82 00 10 */	bne lbl_80076534
/* 80076528 00073468  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 8007652C 0007346C  60 00 01 00 */	ori r0, r0, 0x100
/* 80076530 00073470  90 1E 00 2C */	stw r0, 0x2c(r30)
lbl_80076534:
/* 80076534 00073474  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80076538 00073478  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8007653C 0007347C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80076540 00073480  7C 08 03 A6 */	mtlr r0
/* 80076544 00073484  38 21 00 20 */	addi r1, r1, 0x20
/* 80076548 00073488  4E 80 00 20 */	blr 

.global GroundRoofProc__9dBgS_AcchFR4dBgS
GroundRoofProc__9dBgS_AcchFR4dBgS:
/* 8007654C 0007348C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80076550 00073490  7C 08 02 A6 */	mflr r0
/* 80076554 00073494  90 01 00 24 */	stw r0, 0x24(r1)
/* 80076558 00073498  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8007655C 0007349C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 80076560 000734A0  7C 7E 1B 78 */	mr r30, r3
/* 80076564 000734A4  7C 9F 23 78 */	mr r31, r4
/* 80076568 000734A8  C0 22 8C C4 */	lfs f1, lbl_804526C4-_SDA2_BASE_(r2)
/* 8007656C 000734AC  C0 03 00 98 */	lfs f0, 0x98(r3)
/* 80076570 000734B0  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80076574 000734B4  41 82 00 98 */	beq lbl_8007660C
/* 80076578 000734B8  C0 1E 00 BC */	lfs f0, 0xbc(r30)
/* 8007657C 000734BC  C0 3E 00 CC */	lfs f1, 0xcc(r30)
/* 80076580 000734C0  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80076584 000734C4  40 80 00 18 */	bge lbl_8007659C
/* 80076588 000734C8  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 8007658C 000734CC  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076590 000734D0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076594 000734D4  40 80 00 08 */	bge lbl_8007659C
/* 80076598 000734D8  D0 23 00 04 */	stfs f1, 4(r3)
lbl_8007659C:
/* 8007659C 000734DC  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 800765A0 000734E0  54 00 07 39 */	rlwinm. r0, r0, 0, 0x1c, 0x1c
/* 800765A4 000734E4  40 82 00 68 */	bne lbl_8007660C
/* 800765A8 000734E8  C0 3E 00 98 */	lfs f1, 0x98(r30)
/* 800765AC 000734EC  C0 1E 00 C4 */	lfs f0, 0xc4(r30)
/* 800765B0 000734F0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800765B4 000734F4  4C 41 13 82 */	cror 2, 1, 2
/* 800765B8 000734F8  40 82 00 54 */	bne lbl_8007660C
/* 800765BC 000734FC  38 7E 01 40 */	addi r3, r30, 0x140
/* 800765C0 00073500  7F C4 F3 78 */	mr r4, r30
/* 800765C4 00073504  48 1F 15 F5 */	bl SetExtChk__8cBgS_ChkFR8cBgS_Chk
/* 800765C8 00073508  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 800765CC 0007350C  54 00 05 EA */	rlwinm r0, r0, 0, 0x17, 0x15
/* 800765D0 00073510  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 800765D4 00073514  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 800765D8 00073518  C0 43 00 00 */	lfs f2, 0(r3)
/* 800765DC 0007351C  D0 41 00 08 */	stfs f2, 8(r1)
/* 800765E0 00073520  C0 23 00 04 */	lfs f1, 4(r3)
/* 800765E4 00073524  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 800765E8 00073528  C0 03 00 08 */	lfs f0, 8(r3)
/* 800765EC 0007352C  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800765F0 00073530  D0 5E 01 6C */	stfs f2, 0x16c(r30)
/* 800765F4 00073534  D0 3E 01 70 */	stfs f1, 0x170(r30)
/* 800765F8 00073538  D0 1E 01 74 */	stfs f0, 0x174(r30)
/* 800765FC 0007353C  7F E3 FB 78 */	mr r3, r31
/* 80076600 00073540  38 9E 01 30 */	addi r4, r30, 0x130
/* 80076604 00073544  4B FF EE 99 */	bl RoofChk__4dBgSFP12dBgS_RoofChk
/* 80076608 00073548  D0 3E 00 C4 */	stfs f1, 0xc4(r30)
lbl_8007660C:
/* 8007660C 0007354C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80076610 00073550  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 80076614 00073554  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80076618 00073558  7C 08 03 A6 */	mtlr r0
/* 8007661C 0007355C  38 21 00 20 */	addi r1, r1, 0x20
/* 80076620 00073560  4E 80 00 20 */	blr 

.global LineCheck__9dBgS_AcchFR4dBgS
LineCheck__9dBgS_AcchFR4dBgS:
/* 80076624 00073564  94 21 FE 70 */	stwu r1, -0x190(r1)
/* 80076628 00073568  7C 08 02 A6 */	mflr r0
/* 8007662C 0007356C  90 01 01 94 */	stw r0, 0x194(r1)
/* 80076630 00073570  DB E1 01 80 */	stfd f31, 0x180(r1)
/* 80076634 00073574  F3 E1 01 88 */	psq_st f31, 392(r1), 0, qr0
/* 80076638 00073578  DB C1 01 70 */	stfd f30, 0x170(r1)
/* 8007663C 0007357C  F3 C1 01 78 */	psq_st f30, 376(r1), 0, qr0
/* 80076640 00073580  39 61 01 70 */	addi r11, r1, 0x170
/* 80076644 00073584  48 2E BB 89 */	bl _savegpr_25
/* 80076648 00073588  7C 7A 1B 78 */	mr r26, r3
/* 8007664C 0007358C  7C 9B 23 78 */	mr r27, r4
/* 80076650 00073590  38 61 00 FC */	addi r3, r1, 0xfc
/* 80076654 00073594  48 00 29 A1 */	bl dBgS_RoofChk
/* 80076658 00073598  80 1A 00 E4 */	lwz r0, 0xe4(r26)
/* 8007665C 0007359C  90 01 01 14 */	stw r0, 0x114(r1)
/* 80076660 000735A0  80 7A 00 34 */	lwz r3, 0x34(r26)
/* 80076664 000735A4  C0 03 00 00 */	lfs f0, 0(r3)
/* 80076668 000735A8  D0 01 01 38 */	stfs f0, 0x138(r1)
/* 8007666C 000735AC  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076670 000735B0  D0 01 01 3C */	stfs f0, 0x13c(r1)
/* 80076674 000735B4  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076678 000735B8  D0 01 01 40 */	stfs f0, 0x140(r1)
/* 8007667C 000735BC  3C 60 80 40 */	lis r3, g_dComIfG_gameInfo@ha
/* 80076680 000735C0  38 63 61 C0 */	addi r3, r3, g_dComIfG_gameInfo@l
/* 80076684 000735C4  38 63 0F 38 */	addi r3, r3, 0xf38
/* 80076688 000735C8  38 81 00 FC */	addi r4, r1, 0xfc
/* 8007668C 000735CC  4B FF EE 11 */	bl RoofChk__4dBgSFP12dBgS_RoofChk
/* 80076690 000735D0  FF E0 08 90 */	fmr f31, f1
/* 80076694 000735D4  C3 C2 8C CC */	lfs f30, lbl_804526CC-_SDA2_BASE_(r2)
/* 80076698 000735D8  3B C0 00 00 */	li r30, 0
/* 8007669C 000735DC  3B A0 00 00 */	li r29, 0
/* 800766A0 000735E0  3B 80 00 00 */	li r28, 0
/* 800766A4 000735E4  3B 20 00 00 */	li r25, 0
/* 800766A8 000735E8  3B E1 00 B8 */	addi r31, r1, 0xb8
/* 800766AC 000735EC  48 00 02 88 */	b lbl_80076934
lbl_800766B0:
/* 800766B0 000735F0  38 61 00 A4 */	addi r3, r1, 0xa4
/* 800766B4 000735F4  48 1F 16 A9 */	bl __ct__11cBgS_LinChkFv
/* 800766B8 000735F8  80 7A 00 34 */	lwz r3, 0x34(r26)
/* 800766BC 000735FC  C0 03 00 00 */	lfs f0, 0(r3)
/* 800766C0 00073600  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 800766C4 00073604  C0 23 00 04 */	lfs f1, 4(r3)
/* 800766C8 00073608  D0 21 00 30 */	stfs f1, 0x30(r1)
/* 800766CC 0007360C  C0 03 00 08 */	lfs f0, 8(r3)
/* 800766D0 00073610  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 800766D4 00073614  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 800766D8 00073618  C0 03 00 00 */	lfs f0, 0(r3)
/* 800766DC 0007361C  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 800766E0 00073620  C0 03 00 04 */	lfs f0, 4(r3)
/* 800766E4 00073624  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 800766E8 00073628  C0 03 00 08 */	lfs f0, 8(r3)
/* 800766EC 0007362C  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 800766F0 00073630  80 7A 00 8C */	lwz r3, 0x8c(r26)
/* 800766F4 00073634  38 19 00 30 */	addi r0, r25, 0x30
/* 800766F8 00073638  7C 03 04 2E */	lfsx f0, r3, r0
/* 800766FC 0007363C  FC 40 00 90 */	fmr f2, f0
/* 80076700 00073640  EC 01 00 2A */	fadds f0, f1, f0
/* 80076704 00073644  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 80076708 00073648  40 80 00 2C */	bge lbl_80076734
/* 8007670C 0007364C  57 A0 06 3F */	clrlwi. r0, r29, 0x18
/* 80076710 00073650  41 82 00 14 */	beq lbl_80076724
/* 80076714 00073654  38 61 00 A4 */	addi r3, r1, 0xa4
/* 80076718 00073658  38 80 FF FF */	li r4, -1
/* 8007671C 0007365C  48 1F 16 A1 */	bl __dt__11cBgS_LinChkFv
/* 80076720 00073660  48 00 02 0C */	b lbl_8007692C
lbl_80076724:
/* 80076724 00073664  EC 3F 08 28 */	fsubs f1, f31, f1
/* 80076728 00073668  C0 02 8C D4 */	lfs f0, lbl_804526D4-_SDA2_BASE_(r2)
/* 8007672C 0007366C  EC 41 00 28 */	fsubs f2, f1, f0
/* 80076730 00073670  3B A0 00 01 */	li r29, 1
lbl_80076734:
/* 80076734 00073674  FC 1E 10 40 */	fcmpo cr0, f30, f2
/* 80076738 00073678  40 81 00 08 */	ble lbl_80076740
/* 8007673C 0007367C  FF C0 10 90 */	fmr f30, f2
lbl_80076740:
/* 80076740 00073680  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 80076744 00073684  EC 00 10 2A */	fadds f0, f0, f2
/* 80076748 00073688  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 8007674C 0007368C  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 80076750 00073690  EC 00 10 2A */	fadds f0, f0, f2
/* 80076754 00073694  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 80076758 00073698  7F 43 D3 78 */	mr r3, r26
/* 8007675C 0007369C  48 00 0A 89 */	bl GetSpeedY__9dBgS_AcchFv
/* 80076760 000736A0  C0 02 8C C0 */	lfs f0, lbl_804526C0-_SDA2_BASE_(r2)
/* 80076764 000736A4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076768 000736A8  40 80 00 54 */	bge lbl_800767BC
/* 8007676C 000736AC  80 7A 00 84 */	lwz r3, 0x84(r26)
/* 80076770 000736B0  28 03 00 00 */	cmplwi r3, 0
/* 80076774 000736B4  41 82 00 48 */	beq lbl_800767BC
/* 80076778 000736B8  A8 03 00 08 */	lha r0, 8(r3)
/* 8007677C 000736BC  2C 00 00 FD */	cmpwi r0, 0xfd
/* 80076780 000736C0  40 82 00 3C */	bne lbl_800767BC
/* 80076784 000736C4  81 83 06 28 */	lwz r12, 0x628(r3)
/* 80076788 000736C8  81 8C 00 44 */	lwz r12, 0x44(r12)
/* 8007678C 000736CC  7D 89 03 A6 */	mtctr r12
/* 80076790 000736D0  4E 80 04 21 */	bctrl 
/* 80076794 000736D4  28 03 00 00 */	cmplwi r3, 0
/* 80076798 000736D8  40 82 00 24 */	bne lbl_800767BC
/* 8007679C 000736DC  88 1A 00 1A */	lbz r0, 0x1a(r26)
/* 800767A0 000736E0  28 00 00 00 */	cmplwi r0, 0
/* 800767A4 000736E4  41 82 00 18 */	beq lbl_800767BC
/* 800767A8 000736E8  7F 43 D3 78 */	mr r3, r26
/* 800767AC 000736EC  48 00 0A 39 */	bl GetSpeedY__9dBgS_AcchFv
/* 800767B0 000736F0  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 800767B4 000736F4  EC 00 08 28 */	fsubs f0, f0, f1
/* 800767B8 000736F8  D0 01 00 24 */	stfs f0, 0x24(r1)
lbl_800767BC:
/* 800767BC 000736FC  38 61 00 A4 */	addi r3, r1, 0xa4
/* 800767C0 00073700  38 81 00 2C */	addi r4, r1, 0x2c
/* 800767C4 00073704  38 A1 00 20 */	addi r5, r1, 0x20
/* 800767C8 00073708  80 DA 00 08 */	lwz r6, 8(r26)
/* 800767CC 0007370C  48 1F 17 05 */	bl Set2__11cBgS_LinChkFPC4cXyzPC4cXyzUi
/* 800767D0 00073710  38 61 00 A4 */	addi r3, r1, 0xa4
/* 800767D4 00073714  7F 44 D3 78 */	mr r4, r26
/* 800767D8 00073718  48 1F 13 E1 */	bl SetExtChk__8cBgS_ChkFR8cBgS_Chk
/* 800767DC 0007371C  7F 63 DB 78 */	mr r3, r27
/* 800767E0 00073720  38 81 00 A4 */	addi r4, r1, 0xa4
/* 800767E4 00073724  4B FF DB D1 */	bl LineCross__4cBgSFP11cBgS_LinChk
/* 800767E8 00073728  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 800767EC 0007372C  41 82 01 34 */	beq lbl_80076920
/* 800767F0 00073730  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 800767F4 00073734  C0 01 00 D4 */	lfs f0, 0xd4(r1)
/* 800767F8 00073738  D0 03 00 00 */	stfs f0, 0(r3)
/* 800767FC 0007373C  C0 01 00 D8 */	lfs f0, 0xd8(r1)
/* 80076800 00073740  D0 03 00 04 */	stfs f0, 4(r3)
/* 80076804 00073744  C0 01 00 DC */	lfs f0, 0xdc(r1)
/* 80076808 00073748  D0 03 00 08 */	stfs f0, 8(r3)
/* 8007680C 0007374C  80 1A 00 2C */	lwz r0, 0x2c(r26)
/* 80076810 00073750  64 00 00 01 */	oris r0, r0, 1
/* 80076814 00073754  90 1A 00 2C */	stw r0, 0x2c(r26)
/* 80076818 00073758  80 7A 00 D4 */	lwz r3, 0xd4(r26)
/* 8007681C 0007375C  28 03 00 00 */	cmplwi r3, 0
/* 80076820 00073760  41 82 00 24 */	beq lbl_80076844
/* 80076824 00073764  A0 01 00 B8 */	lhz r0, 0xb8(r1)
/* 80076828 00073768  B0 03 00 00 */	sth r0, 0(r3)
/* 8007682C 0007376C  A0 01 00 BA */	lhz r0, 0xba(r1)
/* 80076830 00073770  B0 03 00 02 */	sth r0, 2(r3)
/* 80076834 00073774  80 01 00 BC */	lwz r0, 0xbc(r1)
/* 80076838 00073778  90 03 00 04 */	stw r0, 4(r3)
/* 8007683C 0007377C  80 01 00 C0 */	lwz r0, 0xc0(r1)
/* 80076840 00073780  90 03 00 08 */	stw r0, 8(r3)
lbl_80076844:
/* 80076844 00073784  3C 60 80 3A */	lis r3, lbl_803A37C0@ha
/* 80076848 00073788  38 03 37 C0 */	addi r0, r3, lbl_803A37C0@l
/* 8007684C 0007378C  90 01 00 48 */	stw r0, 0x48(r1)
/* 80076850 00073790  7F 63 DB 78 */	mr r3, r27
/* 80076854 00073794  7F E4 FB 78 */	mr r4, r31
/* 80076858 00073798  38 A1 00 38 */	addi r5, r1, 0x38
/* 8007685C 0007379C  4B FF DE E9 */	bl GetTriPla__4cBgSCFRC13cBgS_PolyInfoP8cM3dGPla
/* 80076860 000737A0  C0 21 00 3C */	lfs f1, 0x3c(r1)
/* 80076864 000737A4  48 1F 19 81 */	bl cBgW_CheckBGround
/* 80076868 000737A8  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 8007686C 000737AC  40 82 00 84 */	bne lbl_800768F0
/* 80076870 000737B0  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 80076874 000737B4  38 81 00 38 */	addi r4, r1, 0x38
/* 80076878 000737B8  7C 65 1B 78 */	mr r5, r3
/* 8007687C 000737BC  48 2D 08 15 */	bl PSVECAdd
/* 80076880 000737C0  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 80076884 000737C4  EC 20 00 32 */	fmuls f1, f0, f0
/* 80076888 000737C8  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 8007688C 000737CC  EC 00 00 32 */	fmuls f0, f0, f0
/* 80076890 000737D0  EC 21 00 2A */	fadds f1, f1, f0
/* 80076894 000737D4  C0 02 8C C0 */	lfs f0, lbl_804526C0-_SDA2_BASE_(r2)
/* 80076898 000737D8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 8007689C 000737DC  40 81 00 0C */	ble lbl_800768A8
/* 800768A0 000737E0  FC 00 08 34 */	frsqrte f0, f1
/* 800768A4 000737E4  EC 20 00 72 */	fmuls f1, f0, f1
lbl_800768A8:
/* 800768A8 000737E8  FC 00 0A 10 */	fabs f0, f1
/* 800768AC 000737EC  FC 20 00 18 */	frsp f1, f0
/* 800768B0 000737F0  C0 0D 8C 00 */	lfs f0, lbl_80451180-_SDA_BASE_(r13)
/* 800768B4 000737F4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800768B8 000737F8  41 80 00 18 */	blt lbl_800768D0
/* 800768BC 000737FC  80 1A 00 8C */	lwz r0, 0x8c(r26)
/* 800768C0 00073800  7C 60 CA 14 */	add r3, r0, r25
/* 800768C4 00073804  80 9A 00 30 */	lwz r4, 0x30(r26)
/* 800768C8 00073808  C0 24 00 04 */	lfs f1, 4(r4)
/* 800768CC 0007380C  4B FF F6 B5 */	bl SetWall__12dBgS_AcchCirFffHDirect
lbl_800768D0:
/* 800768D0 00073810  80 7A 00 8C */	lwz r3, 0x8c(r26)
/* 800768D4 00073814  38 19 00 30 */	addi r0, r25, 0x30
/* 800768D8 00073818  7C 23 04 2E */	lfsx f1, r3, r0
/* 800768DC 0007381C  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 800768E0 00073820  C0 03 00 04 */	lfs f0, 4(r3)
/* 800768E4 00073824  EC 00 08 28 */	fsubs f0, f0, f1
/* 800768E8 00073828  D0 03 00 04 */	stfs f0, 4(r3)
/* 800768EC 0007382C  48 00 00 28 */	b lbl_80076914
lbl_800768F0:
/* 800768F0 00073830  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 800768F4 00073834  C0 23 00 04 */	lfs f1, 4(r3)
/* 800768F8 00073838  C0 02 8C D4 */	lfs f0, lbl_804526D4-_SDA2_BASE_(r2)
/* 800768FC 0007383C  EC 01 00 28 */	fsubs f0, f1, f0
/* 80076900 00073840  D0 03 00 04 */	stfs f0, 4(r3)
/* 80076904 00073844  7F 43 D3 78 */	mr r3, r26
/* 80076908 00073848  7F 64 DB 78 */	mr r4, r27
/* 8007690C 0007384C  4B FF FA 45 */	bl GroundCheck__9dBgS_AcchFR4dBgS
/* 80076910 00073850  3B C0 00 01 */	li r30, 1
lbl_80076914:
/* 80076914 00073854  3C 60 80 3A */	lis r3, lbl_803A37C0@ha
/* 80076918 00073858  38 03 37 C0 */	addi r0, r3, lbl_803A37C0@l
/* 8007691C 0007385C  90 01 00 48 */	stw r0, 0x48(r1)
lbl_80076920:
/* 80076920 00073860  38 61 00 A4 */	addi r3, r1, 0xa4
/* 80076924 00073864  38 80 FF FF */	li r4, -1
/* 80076928 00073868  48 1F 14 95 */	bl __dt__11cBgS_LinChkFv
lbl_8007692C:
/* 8007692C 0007386C  3B 9C 00 01 */	addi r28, r28, 1
/* 80076930 00073870  3B 39 00 40 */	addi r25, r25, 0x40
lbl_80076934:
/* 80076934 00073874  80 1A 00 88 */	lwz r0, 0x88(r26)
/* 80076938 00073878  7C 1C 00 00 */	cmpw r28, r0
/* 8007693C 0007387C  41 80 FD 74 */	blt lbl_800766B0
/* 80076940 00073880  7F 43 D3 78 */	mr r3, r26
/* 80076944 00073884  48 00 0A C5 */	bl ChkLineDown__9dBgS_AcchFv
/* 80076948 00073888  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 8007694C 0007388C  41 82 01 2C */	beq lbl_80076A78
/* 80076950 00073890  80 7A 00 34 */	lwz r3, 0x34(r26)
/* 80076954 00073894  C0 23 00 04 */	lfs f1, 4(r3)
/* 80076958 00073898  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 8007695C 0007389C  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076960 000738A0  EC 21 00 28 */	fsubs f1, f1, f0
/* 80076964 000738A4  C0 02 8C CC */	lfs f0, lbl_804526CC-_SDA2_BASE_(r2)
/* 80076968 000738A8  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 8007696C 000738AC  41 82 01 0C */	beq lbl_80076A78
/* 80076970 000738B0  57 C0 06 3F */	clrlwi. r0, r30, 0x18
/* 80076974 000738B4  40 82 01 04 */	bne lbl_80076A78
/* 80076978 000738B8  FC 00 0A 10 */	fabs f0, f1
/* 8007697C 000738BC  FC 20 00 18 */	frsp f1, f0
/* 80076980 000738C0  C0 0D 8C 00 */	lfs f0, lbl_80451180-_SDA_BASE_(r13)
/* 80076984 000738C4  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076988 000738C8  41 80 00 F0 */	blt lbl_80076A78
/* 8007698C 000738CC  38 61 00 4C */	addi r3, r1, 0x4c
/* 80076990 000738D0  48 1F 13 CD */	bl __ct__11cBgS_LinChkFv
/* 80076994 000738D4  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 80076998 000738D8  C0 43 00 00 */	lfs f2, 0(r3)
/* 8007699C 000738DC  D0 41 00 14 */	stfs f2, 0x14(r1)
/* 800769A0 000738E0  C0 23 00 04 */	lfs f1, 4(r3)
/* 800769A4 000738E4  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 800769A8 000738E8  C0 03 00 08 */	lfs f0, 8(r3)
/* 800769AC 000738EC  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 800769B0 000738F0  D0 41 00 08 */	stfs f2, 8(r1)
/* 800769B4 000738F4  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 800769B8 000738F8  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800769BC 000738FC  EC 01 F0 2A */	fadds f0, f1, f30
/* 800769C0 00073900  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 800769C4 00073904  38 61 00 4C */	addi r3, r1, 0x4c
/* 800769C8 00073908  38 81 00 14 */	addi r4, r1, 0x14
/* 800769CC 0007390C  38 A1 00 08 */	addi r5, r1, 8
/* 800769D0 00073910  80 DA 00 08 */	lwz r6, 8(r26)
/* 800769D4 00073914  48 1F 14 FD */	bl Set2__11cBgS_LinChkFPC4cXyzPC4cXyzUi
/* 800769D8 00073918  38 61 00 4C */	addi r3, r1, 0x4c
/* 800769DC 0007391C  7F 44 D3 78 */	mr r4, r26
/* 800769E0 00073920  48 1F 11 D9 */	bl SetExtChk__8cBgS_ChkFR8cBgS_Chk
/* 800769E4 00073924  7F 63 DB 78 */	mr r3, r27
/* 800769E8 00073928  38 81 00 4C */	addi r4, r1, 0x4c
/* 800769EC 0007392C  4B FF D9 C9 */	bl LineCross__4cBgSFP11cBgS_LinChk
/* 800769F0 00073930  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 800769F4 00073934  41 82 00 78 */	beq lbl_80076A6C
/* 800769F8 00073938  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 800769FC 0007393C  C0 01 00 7C */	lfs f0, 0x7c(r1)
/* 80076A00 00073940  D0 03 00 00 */	stfs f0, 0(r3)
/* 80076A04 00073944  C0 01 00 80 */	lfs f0, 0x80(r1)
/* 80076A08 00073948  D0 03 00 04 */	stfs f0, 4(r3)
/* 80076A0C 0007394C  C0 01 00 84 */	lfs f0, 0x84(r1)
/* 80076A10 00073950  D0 03 00 08 */	stfs f0, 8(r3)
/* 80076A14 00073954  80 1A 00 2C */	lwz r0, 0x2c(r26)
/* 80076A18 00073958  64 00 00 01 */	oris r0, r0, 1
/* 80076A1C 0007395C  90 1A 00 2C */	stw r0, 0x2c(r26)
/* 80076A20 00073960  80 7A 00 D4 */	lwz r3, 0xd4(r26)
/* 80076A24 00073964  28 03 00 00 */	cmplwi r3, 0
/* 80076A28 00073968  41 82 00 24 */	beq lbl_80076A4C
/* 80076A2C 0007396C  A0 01 00 60 */	lhz r0, 0x60(r1)
/* 80076A30 00073970  B0 03 00 00 */	sth r0, 0(r3)
/* 80076A34 00073974  A0 01 00 62 */	lhz r0, 0x62(r1)
/* 80076A38 00073978  B0 03 00 02 */	sth r0, 2(r3)
/* 80076A3C 0007397C  80 01 00 64 */	lwz r0, 0x64(r1)
/* 80076A40 00073980  90 03 00 04 */	stw r0, 4(r3)
/* 80076A44 00073984  80 01 00 68 */	lwz r0, 0x68(r1)
/* 80076A48 00073988  90 03 00 08 */	stw r0, 8(r3)
lbl_80076A4C:
/* 80076A4C 0007398C  80 7A 00 30 */	lwz r3, 0x30(r26)
/* 80076A50 00073990  C0 23 00 04 */	lfs f1, 4(r3)
/* 80076A54 00073994  C0 02 8C D4 */	lfs f0, lbl_804526D4-_SDA2_BASE_(r2)
/* 80076A58 00073998  EC 01 00 28 */	fsubs f0, f1, f0
/* 80076A5C 0007399C  D0 03 00 04 */	stfs f0, 4(r3)
/* 80076A60 000739A0  7F 43 D3 78 */	mr r3, r26
/* 80076A64 000739A4  7F 64 DB 78 */	mr r4, r27
/* 80076A68 000739A8  4B FF F8 E9 */	bl GroundCheck__9dBgS_AcchFR4dBgS
lbl_80076A6C:
/* 80076A6C 000739AC  38 61 00 4C */	addi r3, r1, 0x4c
/* 80076A70 000739B0  38 80 FF FF */	li r4, -1
/* 80076A74 000739B4  48 1F 13 49 */	bl __dt__11cBgS_LinChkFv
lbl_80076A78:
/* 80076A78 000739B8  38 61 00 FC */	addi r3, r1, 0xfc
/* 80076A7C 000739BC  38 80 FF FF */	li r4, -1
/* 80076A80 000739C0  48 00 26 11 */	bl __dt__12dBgS_RoofChkFv
/* 80076A84 000739C4  E3 E1 01 88 */	psq_l f31, 392(r1), 0, qr0
/* 80076A88 000739C8  CB E1 01 80 */	lfd f31, 0x180(r1)
/* 80076A8C 000739CC  E3 C1 01 78 */	psq_l f30, 376(r1), 0, qr0
/* 80076A90 000739D0  CB C1 01 70 */	lfd f30, 0x170(r1)
/* 80076A94 000739D4  39 61 01 70 */	addi r11, r1, 0x170
/* 80076A98 000739D8  48 2E B7 81 */	bl _restgpr_25
/* 80076A9C 000739DC  80 01 01 94 */	lwz r0, 0x194(r1)
/* 80076AA0 000739E0  7C 08 03 A6 */	mtlr r0
/* 80076AA4 000739E4  38 21 01 90 */	addi r1, r1, 0x190
/* 80076AA8 000739E8  4E 80 00 20 */	blr 

.global CrrPos__9dBgS_AcchFR4dBgS
CrrPos__9dBgS_AcchFR4dBgS:
/* 80076AAC 000739EC  94 21 FF 30 */	stwu r1, -0xd0(r1)
/* 80076AB0 000739F0  7C 08 02 A6 */	mflr r0
/* 80076AB4 000739F4  90 01 00 D4 */	stw r0, 0xd4(r1)
/* 80076AB8 000739F8  DB E1 00 C0 */	stfd f31, 0xc0(r1)
/* 80076ABC 000739FC  F3 E1 00 C8 */	psq_st f31, 200(r1), 0, qr0
/* 80076AC0 00073A00  DB C1 00 B0 */	stfd f30, 0xb0(r1)
/* 80076AC4 00073A04  F3 C1 00 B8 */	psq_st f30, 184(r1), 0, qr0
/* 80076AC8 00073A08  DB A1 00 A0 */	stfd f29, 0xa0(r1)
/* 80076ACC 00073A0C  F3 A1 00 A8 */	psq_st f29, 168(r1), 0, qr0
/* 80076AD0 00073A10  39 61 00 A0 */	addi r11, r1, 0xa0
/* 80076AD4 00073A14  48 2E B7 09 */	bl _savegpr_29
/* 80076AD8 00073A18  7C 7E 1B 78 */	mr r30, r3
/* 80076ADC 00073A1C  7C 9F 23 78 */	mr r31, r4
/* 80076AE0 00073A20  80 A3 00 2C */	lwz r5, 0x2c(r3)
/* 80076AE4 00073A24  54 A0 07 FF */	clrlwi. r0, r5, 0x1f
/* 80076AE8 00073A28  40 82 04 6C */	bne lbl_80076F54
/* 80076AEC 00073A2C  7F E3 FB 78 */	mr r3, r31
/* 80076AF0 00073A30  38 9E 00 F0 */	addi r4, r30, 0xf0
/* 80076AF4 00073A34  54 A5 DF FE */	rlwinm r5, r5, 0x1b, 0x1f, 0x1f
/* 80076AF8 00073A38  80 DE 00 30 */	lwz r6, 0x30(r30)
/* 80076AFC 00073A3C  80 FE 00 3C */	lwz r7, 0x3c(r30)
/* 80076B00 00073A40  81 1E 00 40 */	lwz r8, 0x40(r30)
/* 80076B04 00073A44  39 20 00 00 */	li r9, 0
/* 80076B08 00073A48  39 40 00 00 */	li r10, 0
/* 80076B0C 00073A4C  4B FF EC 69 */	bl Move__4dBgSFvBgCrrPos
/* 80076B10 00073A50  80 7E 00 2C */	lwz r3, 0x2c(r30)
/* 80076B14 00073A54  54 60 06 B5 */	rlwinm. r0, r3, 0, 0x1a, 0x1a
/* 80076B18 00073A58  40 82 00 A0 */	bne lbl_80076BB8
/* 80076B1C 00073A5C  38 A0 00 00 */	li r5, 0
/* 80076B20 00073A60  54 60 06 F7 */	rlwinm. r0, r3, 0, 0x1b, 0x1b
/* 80076B24 00073A64  41 82 00 5C */	beq lbl_80076B80
/* 80076B28 00073A68  38 60 00 00 */	li r3, 0
/* 80076B2C 00073A6C  80 1E 00 88 */	lwz r0, 0x88(r30)
/* 80076B30 00073A70  7C 09 03 A6 */	mtctr r0
/* 80076B34 00073A74  2C 00 00 00 */	cmpwi r0, 0
/* 80076B38 00073A78  40 81 00 48 */	ble lbl_80076B80
lbl_80076B3C:
/* 80076B3C 00073A7C  80 1E 00 8C */	lwz r0, 0x8c(r30)
/* 80076B40 00073A80  7C 80 1A 14 */	add r4, r0, r3
/* 80076B44 00073A84  80 04 00 10 */	lwz r0, 0x10(r4)
/* 80076B48 00073A88  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 80076B4C 00073A8C  41 82 00 2C */	beq lbl_80076B78
/* 80076B50 00073A90  7F E3 FB 78 */	mr r3, r31
/* 80076B54 00073A94  38 A0 00 01 */	li r5, 1
/* 80076B58 00073A98  80 DE 00 30 */	lwz r6, 0x30(r30)
/* 80076B5C 00073A9C  80 FE 00 3C */	lwz r7, 0x3c(r30)
/* 80076B60 00073AA0  81 1E 00 40 */	lwz r8, 0x40(r30)
/* 80076B64 00073AA4  39 20 00 01 */	li r9, 1
/* 80076B68 00073AA8  39 40 00 00 */	li r10, 0
/* 80076B6C 00073AAC  4B FF EC 09 */	bl Move__4dBgSFvBgCrrPos
/* 80076B70 00073AB0  38 A0 00 01 */	li r5, 1
/* 80076B74 00073AB4  48 00 00 0C */	b lbl_80076B80
lbl_80076B78:
/* 80076B78 00073AB8  38 63 00 40 */	addi r3, r3, 0x40
/* 80076B7C 00073ABC  42 00 FF C0 */	bdnz lbl_80076B3C
lbl_80076B80:
/* 80076B80 00073AC0  54 A0 06 3F */	clrlwi. r0, r5, 0x18
/* 80076B84 00073AC4  40 82 00 34 */	bne lbl_80076BB8
/* 80076B88 00073AC8  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076B8C 00073ACC  54 00 05 AD */	rlwinm. r0, r0, 0, 0x16, 0x16
/* 80076B90 00073AD0  41 82 00 28 */	beq lbl_80076BB8
/* 80076B94 00073AD4  7F E3 FB 78 */	mr r3, r31
/* 80076B98 00073AD8  38 9E 01 30 */	addi r4, r30, 0x130
/* 80076B9C 00073ADC  38 A0 00 01 */	li r5, 1
/* 80076BA0 00073AE0  80 DE 00 30 */	lwz r6, 0x30(r30)
/* 80076BA4 00073AE4  80 FE 00 3C */	lwz r7, 0x3c(r30)
/* 80076BA8 00073AE8  81 1E 00 40 */	lwz r8, 0x40(r30)
/* 80076BAC 00073AEC  39 20 00 00 */	li r9, 0
/* 80076BB0 00073AF0  39 40 00 01 */	li r10, 1
/* 80076BB4 00073AF4  4B FF EB C1 */	bl Move__4dBgSFvBgCrrPos
lbl_80076BB8:
/* 80076BB8 00073AF8  7F C3 F3 78 */	mr r3, r30
/* 80076BBC 00073AFC  7F E4 FB 78 */	mr r4, r31
/* 80076BC0 00073B00  4B FF F7 19 */	bl GroundCheckInit__9dBgS_AcchFR4dBgS
/* 80076BC4 00073B04  7F C3 F3 78 */	mr r3, r30
/* 80076BC8 00073B08  4B FF F6 05 */	bl Init__9dBgS_AcchFv
/* 80076BCC 00073B0C  7F C3 F3 78 */	mr r3, r30
/* 80076BD0 00073B10  48 00 05 A9 */	bl GetWallAllLowH__9dBgS_AcchFv_R
/* 80076BD4 00073B14  FF C0 08 90 */	fmr f30, f1
/* 80076BD8 00073B18  80 7E 00 34 */	lwz r3, 0x34(r30)
/* 80076BDC 00073B1C  80 9E 00 30 */	lwz r4, 0x30(r30)
/* 80076BE0 00073B20  C0 43 00 08 */	lfs f2, 8(r3)
/* 80076BE4 00073B24  C0 03 00 00 */	lfs f0, 0(r3)
/* 80076BE8 00073B28  D0 01 00 08 */	stfs f0, 8(r1)
/* 80076BEC 00073B2C  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 80076BF0 00073B30  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 80076BF4 00073B34  D0 41 00 10 */	stfs f2, 0x10(r1)
/* 80076BF8 00073B38  C0 44 00 08 */	lfs f2, 8(r4)
/* 80076BFC 00073B3C  C0 04 00 00 */	lfs f0, 0(r4)
/* 80076C00 00073B40  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 80076C04 00073B44  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 80076C08 00073B48  D0 41 00 1C */	stfs f2, 0x1c(r1)
/* 80076C0C 00073B4C  38 61 00 08 */	addi r3, r1, 8
/* 80076C10 00073B50  38 81 00 14 */	addi r4, r1, 0x14
/* 80076C14 00073B54  48 2D 07 89 */	bl PSVECSquareDistance
/* 80076C18 00073B58  FF E0 08 90 */	fmr f31, f1
/* 80076C1C 00073B5C  80 7E 00 34 */	lwz r3, 0x34(r30)
/* 80076C20 00073B60  C0 23 00 04 */	lfs f1, 4(r3)
/* 80076C24 00073B64  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076C28 00073B68  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076C2C 00073B6C  EF A1 00 28 */	fsubs f29, f1, f0
/* 80076C30 00073B70  7F C3 F3 78 */	mr r3, r30
/* 80076C34 00073B74  48 00 04 F5 */	bl GetWallAllLowH__9dBgS_AcchFv
/* 80076C38 00073B78  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076C3C 00073B7C  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076C40 00073B80  D0 1E 00 B8 */	stfs f0, 0xb8(r30)
/* 80076C44 00073B84  38 00 00 00 */	li r0, 0
/* 80076C48 00073B88  98 1E 00 C0 */	stb r0, 0xc0(r30)
/* 80076C4C 00073B8C  80 7E 00 34 */	lwz r3, 0x34(r30)
/* 80076C50 00073B90  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076C54 00073B94  EC 41 00 2A */	fadds f2, f1, f0
/* 80076C58 00073B98  C0 3E 00 9C */	lfs f1, 0x9c(r30)
/* 80076C5C 00073B9C  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076C60 00073BA0  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076C64 00073BA4  EC 61 00 2A */	fadds f3, f1, f0
/* 80076C68 00073BA8  3B A0 00 00 */	li r29, 0
/* 80076C6C 00073BAC  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076C70 00073BB0  54 00 04 1C */	rlwinm r0, r0, 0, 0x10, 0xe
/* 80076C74 00073BB4  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 80076C78 00073BB8  80 7E 00 2C */	lwz r3, 0x2c(r30)
/* 80076C7C 00073BBC  54 60 04 63 */	rlwinm. r0, r3, 0, 0x11, 0x11
/* 80076C80 00073BC0  40 82 00 50 */	bne lbl_80076CD0
/* 80076C84 00073BC4  FC 00 F2 10 */	fabs f0, f30
/* 80076C88 00073BC8  FC 20 00 18 */	frsp f1, f0
/* 80076C8C 00073BCC  C0 0D 8C 00 */	lfs f0, lbl_80451180-_SDA_BASE_(r13)
/* 80076C90 00073BD0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076C94 00073BD4  41 80 00 3C */	blt lbl_80076CD0
/* 80076C98 00073BD8  EC 1E 07 B2 */	fmuls f0, f30, f30
/* 80076C9C 00073BDC  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 80076CA0 00073BE0  41 81 00 20 */	bgt lbl_80076CC0
/* 80076CA4 00073BE4  FC 02 18 40 */	fcmpo cr0, f2, f3
/* 80076CA8 00073BE8  41 81 00 18 */	bgt lbl_80076CC0
/* 80076CAC 00073BEC  C0 1E 00 9C */	lfs f0, 0x9c(r30)
/* 80076CB0 00073BF0  FC 1D 00 40 */	fcmpo cr0, f29, f0
/* 80076CB4 00073BF4  41 81 00 0C */	bgt lbl_80076CC0
/* 80076CB8 00073BF8  54 60 04 A5 */	rlwinm. r0, r3, 0, 0x12, 0x12
/* 80076CBC 00073BFC  41 82 00 14 */	beq lbl_80076CD0
lbl_80076CC0:
/* 80076CC0 00073C00  3B A0 00 01 */	li r29, 1
/* 80076CC4 00073C04  7F C3 F3 78 */	mr r3, r30
/* 80076CC8 00073C08  7F E4 FB 78 */	mr r4, r31
/* 80076CCC 00073C0C  4B FF F9 59 */	bl LineCheck__9dBgS_AcchFR4dBgS
lbl_80076CD0:
/* 80076CD0 00073C10  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076CD4 00073C14  54 00 07 7B */	rlwinm. r0, r0, 0, 0x1d, 0x1d
/* 80076CD8 00073C18  40 82 00 30 */	bne lbl_80076D08
/* 80076CDC 00073C1C  7F C3 F3 78 */	mr r3, r30
/* 80076CE0 00073C20  48 00 07 1D */	bl ChkWallSort__9dBgS_AcchFv
/* 80076CE4 00073C24  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80076CE8 00073C28  41 82 00 14 */	beq lbl_80076CFC
/* 80076CEC 00073C2C  7F E3 FB 78 */	mr r3, r31
/* 80076CF0 00073C30  7F C4 F3 78 */	mr r4, r30
/* 80076CF4 00073C34  4B FF E6 81 */	bl WallCorrect__4dBgSFP9dBgS_AcchSort
/* 80076CF8 00073C38  48 00 00 10 */	b lbl_80076D08
lbl_80076CFC:
/* 80076CFC 00073C3C  7F E3 FB 78 */	mr r3, r31
/* 80076D00 00073C40  7F C4 F3 78 */	mr r4, r30
/* 80076D04 00073C44  4B FF E5 49 */	bl WallCorrect__4dBgSFP9dBgS_Acch
lbl_80076D08:
/* 80076D08 00073C48  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076D0C 00073C4C  54 00 06 F7 */	rlwinm. r0, r0, 0, 0x1b, 0x1b
/* 80076D10 00073C50  41 82 00 18 */	beq lbl_80076D28
/* 80076D14 00073C54  57 A0 06 3F */	clrlwi. r0, r29, 0x18
/* 80076D18 00073C58  41 82 00 10 */	beq lbl_80076D28
/* 80076D1C 00073C5C  7F C3 F3 78 */	mr r3, r30
/* 80076D20 00073C60  7F E4 FB 78 */	mr r4, r31
/* 80076D24 00073C64  4B FF F9 01 */	bl LineCheck__9dBgS_AcchFR4dBgS
lbl_80076D28:
/* 80076D28 00073C68  C0 02 8C CC */	lfs f0, lbl_804526CC-_SDA2_BASE_(r2)
/* 80076D2C 00073C6C  D0 1E 00 CC */	stfs f0, 0xcc(r30)
/* 80076D30 00073C70  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076D34 00073C74  54 00 07 39 */	rlwinm. r0, r0, 0, 0x1c, 0x1c
/* 80076D38 00073C78  40 82 00 90 */	bne lbl_80076DC8
/* 80076D3C 00073C7C  38 7E 01 40 */	addi r3, r30, 0x140
/* 80076D40 00073C80  7F C4 F3 78 */	mr r4, r30
/* 80076D44 00073C84  48 1F 0E 75 */	bl SetExtChk__8cBgS_ChkFR8cBgS_Chk
/* 80076D48 00073C88  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076D4C 00073C8C  54 00 05 EA */	rlwinm r0, r0, 0, 0x17, 0x15
/* 80076D50 00073C90  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 80076D54 00073C94  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076D58 00073C98  C0 43 00 00 */	lfs f2, 0(r3)
/* 80076D5C 00073C9C  D0 41 00 2C */	stfs f2, 0x2c(r1)
/* 80076D60 00073CA0  C0 23 00 04 */	lfs f1, 4(r3)
/* 80076D64 00073CA4  D0 21 00 30 */	stfs f1, 0x30(r1)
/* 80076D68 00073CA8  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076D6C 00073CAC  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 80076D70 00073CB0  D0 5E 01 6C */	stfs f2, 0x16c(r30)
/* 80076D74 00073CB4  D0 3E 01 70 */	stfs f1, 0x170(r30)
/* 80076D78 00073CB8  D0 1E 01 74 */	stfs f0, 0x174(r30)
/* 80076D7C 00073CBC  7F E3 FB 78 */	mr r3, r31
/* 80076D80 00073CC0  38 9E 01 30 */	addi r4, r30, 0x130
/* 80076D84 00073CC4  4B FF E7 19 */	bl RoofChk__4dBgSFP12dBgS_RoofChk
/* 80076D88 00073CC8  D0 3E 00 C4 */	stfs f1, 0xc4(r30)
/* 80076D8C 00073CCC  C0 02 8C CC */	lfs f0, lbl_804526CC-_SDA2_BASE_(r2)
/* 80076D90 00073CD0  C0 3E 00 C4 */	lfs f1, 0xc4(r30)
/* 80076D94 00073CD4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80076D98 00073CD8  41 82 00 30 */	beq lbl_80076DC8
/* 80076D9C 00073CDC  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076DA0 00073CE0  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076DA4 00073CE4  C0 5E 00 C8 */	lfs f2, 0xc8(r30)
/* 80076DA8 00073CE8  EC 00 10 2A */	fadds f0, f0, f2
/* 80076DAC 00073CEC  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80076DB0 00073CF0  40 81 00 18 */	ble lbl_80076DC8
/* 80076DB4 00073CF4  EC 01 10 28 */	fsubs f0, f1, f2
/* 80076DB8 00073CF8  D0 1E 00 CC */	stfs f0, 0xcc(r30)
/* 80076DBC 00073CFC  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076DC0 00073D00  60 00 02 00 */	ori r0, r0, 0x200
/* 80076DC4 00073D04  90 1E 00 2C */	stw r0, 0x2c(r30)
lbl_80076DC8:
/* 80076DC8 00073D08  80 7E 00 2C */	lwz r3, 0x2c(r30)
/* 80076DCC 00073D0C  54 60 07 BD */	rlwinm. r0, r3, 0, 0x1e, 0x1e
/* 80076DD0 00073D10  40 82 00 28 */	bne lbl_80076DF8
/* 80076DD4 00073D14  54 60 06 B0 */	rlwinm r0, r3, 0, 0x1a, 0x18
/* 80076DD8 00073D18  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 80076DDC 00073D1C  7F C3 F3 78 */	mr r3, r30
/* 80076DE0 00073D20  7F E4 FB 78 */	mr r4, r31
/* 80076DE4 00073D24  4B FF F5 6D */	bl GroundCheck__9dBgS_AcchFR4dBgS
/* 80076DE8 00073D28  7F C3 F3 78 */	mr r3, r30
/* 80076DEC 00073D2C  7F E4 FB 78 */	mr r4, r31
/* 80076DF0 00073D30  4B FF F7 5D */	bl GroundRoofProc__9dBgS_AcchFR4dBgS
/* 80076DF4 00073D34  48 00 00 1C */	b lbl_80076E10
lbl_80076DF8:
/* 80076DF8 00073D38  C0 3E 00 CC */	lfs f1, 0xcc(r30)
/* 80076DFC 00073D3C  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076E00 00073D40  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076E04 00073D44  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076E08 00073D48  40 80 00 08 */	bge lbl_80076E10
/* 80076E0C 00073D4C  D0 23 00 04 */	stfs f1, 4(r3)
lbl_80076E10:
/* 80076E10 00073D50  80 7E 00 2C */	lwz r3, 0x2c(r30)
/* 80076E14 00073D54  54 60 05 6B */	rlwinm. r0, r3, 0, 0x15, 0x15
/* 80076E18 00073D58  40 82 01 3C */	bne lbl_80076F54
/* 80076E1C 00073D5C  54 60 05 66 */	rlwinm r0, r3, 0, 0x15, 0x13
/* 80076E20 00073D60  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 80076E24 00073D64  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076E28 00073D68  54 00 05 24 */	rlwinm r0, r0, 0, 0x14, 0x12
/* 80076E2C 00073D6C  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 80076E30 00073D70  C0 02 8C C4 */	lfs f0, lbl_804526C4-_SDA2_BASE_(r2)
/* 80076E34 00073D74  D0 1E 01 CC */	stfs f0, 0x1cc(r30)
/* 80076E38 00073D78  C0 3E 00 98 */	lfs f1, 0x98(r30)
/* 80076E3C 00073D7C  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80076E40 00073D80  40 82 00 18 */	bne lbl_80076E58
/* 80076E44 00073D84  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076E48 00073D88  C0 23 00 04 */	lfs f1, 4(r3)
/* 80076E4C 00073D8C  C0 02 8C D8 */	lfs f0, lbl_804526D8-_SDA2_BASE_(r2)
/* 80076E50 00073D90  EF A1 00 28 */	fsubs f29, f1, f0
/* 80076E54 00073D94  48 00 00 08 */	b lbl_80076E5C
lbl_80076E58:
/* 80076E58 00073D98  FF A0 08 90 */	fmr f29, f1
lbl_80076E5C:
/* 80076E5C 00073D9C  88 1E 01 D4 */	lbz r0, 0x1d4(r30)
/* 80076E60 00073DA0  28 00 00 01 */	cmplwi r0, 1
/* 80076E64 00073DA4  40 82 00 10 */	bne lbl_80076E74
/* 80076E68 00073DA8  C0 1E 00 D0 */	lfs f0, 0xd0(r30)
/* 80076E6C 00073DAC  EF DD 00 2A */	fadds f30, f29, f0
/* 80076E70 00073DB0  48 00 00 68 */	b lbl_80076ED8
lbl_80076E74:
/* 80076E74 00073DB4  38 61 00 38 */	addi r3, r1, 0x38
/* 80076E78 00073DB8  48 00 21 7D */	bl dBgS_RoofChk
/* 80076E7C 00073DBC  38 61 00 5C */	addi r3, r1, 0x5c
/* 80076E80 00073DC0  48 00 20 6D */	bl SetUnderwaterRoof__16dBgS_PolyPassChkFv
/* 80076E84 00073DC4  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076E88 00073DC8  C0 03 00 00 */	lfs f0, 0(r3)
/* 80076E8C 00073DCC  D0 01 00 74 */	stfs f0, 0x74(r1)
/* 80076E90 00073DD0  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076E94 00073DD4  D0 01 00 78 */	stfs f0, 0x78(r1)
/* 80076E98 00073DD8  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076E9C 00073DDC  D0 01 00 7C */	stfs f0, 0x7c(r1)
/* 80076EA0 00073DE0  7F E3 FB 78 */	mr r3, r31
/* 80076EA4 00073DE4  38 81 00 38 */	addi r4, r1, 0x38
/* 80076EA8 00073DE8  4B FF E5 F5 */	bl RoofChk__4dBgSFP12dBgS_RoofChk
/* 80076EAC 00073DEC  FF C0 08 90 */	fmr f30, f1
/* 80076EB0 00073DF0  C0 02 8C CC */	lfs f0, lbl_804526CC-_SDA2_BASE_(r2)
/* 80076EB4 00073DF4  FC 00 F0 00 */	fcmpu cr0, f0, f30
/* 80076EB8 00073DF8  40 82 00 14 */	bne lbl_80076ECC
/* 80076EBC 00073DFC  C0 22 8C DC */	lfs f1, lbl_804526DC-_SDA2_BASE_(r2)
/* 80076EC0 00073E00  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076EC4 00073E04  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076EC8 00073E08  EF C1 00 2A */	fadds f30, f1, f0
lbl_80076ECC:
/* 80076ECC 00073E0C  38 61 00 38 */	addi r3, r1, 0x38
/* 80076ED0 00073E10  38 80 FF FF */	li r4, -1
/* 80076ED4 00073E14  48 00 21 BD */	bl __dt__12dBgS_RoofChkFv
lbl_80076ED8:
/* 80076ED8 00073E18  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076EDC 00073E1C  C0 03 00 00 */	lfs f0, 0(r3)
/* 80076EE0 00073E20  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 80076EE4 00073E24  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076EE8 00073E28  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 80076EEC 00073E2C  C0 03 00 08 */	lfs f0, 8(r3)
/* 80076EF0 00073E30  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 80076EF4 00073E34  D3 A1 00 24 */	stfs f29, 0x24(r1)
/* 80076EF8 00073E38  38 7E 01 80 */	addi r3, r30, 0x180
/* 80076EFC 00073E3C  38 81 00 20 */	addi r4, r1, 0x20
/* 80076F00 00073E40  FC 20 F0 90 */	fmr f1, f30
/* 80076F04 00073E44  48 00 1C 8D */	bl Set__14dBgS_SplGrpChkFR4cXyzf
/* 80076F08 00073E48  38 7E 01 A4 */	addi r3, r30, 0x1a4
/* 80076F0C 00073E4C  38 9E 00 14 */	addi r4, r30, 0x14
/* 80076F10 00073E50  48 00 1E FD */	bl SetPassChkInfo__16dBgS_PolyPassChkFR16dBgS_PolyPassChk
/* 80076F14 00073E54  7F E3 FB 78 */	mr r3, r31
/* 80076F18 00073E58  38 9E 01 80 */	addi r4, r30, 0x180
/* 80076F1C 00073E5C  4B FF E6 49 */	bl SplGrpChk__4dBgSFP14dBgS_SplGrpChk
/* 80076F20 00073E60  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80076F24 00073E64  41 82 00 30 */	beq lbl_80076F54
/* 80076F28 00073E68  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076F2C 00073E6C  60 00 08 00 */	ori r0, r0, 0x800
/* 80076F30 00073E70  90 1E 00 2C */	stw r0, 0x2c(r30)
/* 80076F34 00073E74  C0 3E 01 CC */	lfs f1, 0x1cc(r30)
/* 80076F38 00073E78  80 7E 00 30 */	lwz r3, 0x30(r30)
/* 80076F3C 00073E7C  C0 03 00 04 */	lfs f0, 4(r3)
/* 80076F40 00073E80  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076F44 00073E84  40 81 00 10 */	ble lbl_80076F54
/* 80076F48 00073E88  80 1E 00 2C */	lwz r0, 0x2c(r30)
/* 80076F4C 00073E8C  60 00 10 00 */	ori r0, r0, 0x1000
/* 80076F50 00073E90  90 1E 00 2C */	stw r0, 0x2c(r30)
lbl_80076F54:
/* 80076F54 00073E94  E3 E1 00 C8 */	psq_l f31, 200(r1), 0, qr0
/* 80076F58 00073E98  CB E1 00 C0 */	lfd f31, 0xc0(r1)
/* 80076F5C 00073E9C  E3 C1 00 B8 */	psq_l f30, 184(r1), 0, qr0
/* 80076F60 00073EA0  CB C1 00 B0 */	lfd f30, 0xb0(r1)
/* 80076F64 00073EA4  E3 A1 00 A8 */	psq_l f29, 168(r1), 0, qr0
/* 80076F68 00073EA8  CB A1 00 A0 */	lfd f29, 0xa0(r1)
/* 80076F6C 00073EAC  39 61 00 A0 */	addi r11, r1, 0xa0
/* 80076F70 00073EB0  48 2E B2 B9 */	bl _restgpr_29
/* 80076F74 00073EB4  80 01 00 D4 */	lwz r0, 0xd4(r1)
/* 80076F78 00073EB8  7C 08 03 A6 */	mtlr r0
/* 80076F7C 00073EBC  38 21 00 D0 */	addi r1, r1, 0xd0
/* 80076F80 00073EC0  4E 80 00 20 */	blr 

.global GetWallAllR__9dBgS_AcchFv
GetWallAllR__9dBgS_AcchFv:
/* 80076F84 00073EC4  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 80076F88 00073EC8  38 80 00 00 */	li r4, 0
/* 80076F8C 00073ECC  80 03 00 88 */	lwz r0, 0x88(r3)
/* 80076F90 00073ED0  7C 09 03 A6 */	mtctr r0
/* 80076F94 00073ED4  2C 00 00 00 */	cmpwi r0, 0
/* 80076F98 00073ED8  4C 81 00 20 */	blelr 
lbl_80076F9C:
/* 80076F9C 00073EDC  80 A3 00 8C */	lwz r5, 0x8c(r3)
/* 80076FA0 00073EE0  38 04 00 34 */	addi r0, r4, 0x34
/* 80076FA4 00073EE4  7C 05 04 2E */	lfsx f0, r5, r0
/* 80076FA8 00073EE8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80076FAC 00073EEC  40 80 00 08 */	bge lbl_80076FB4
/* 80076FB0 00073EF0  FC 20 00 90 */	fmr f1, f0
lbl_80076FB4:
/* 80076FB4 00073EF4  38 84 00 40 */	addi r4, r4, 0x40
/* 80076FB8 00073EF8  42 00 FF E4 */	bdnz lbl_80076F9C
/* 80076FBC 00073EFC  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzWallCir
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzWallCir:
/* 80076FC0 00073F00  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80076FC4 00073F04  7C 08 02 A6 */	mflr r0
/* 80076FC8 00073F08  90 01 00 24 */	stw r0, 0x24(r1)
/* 80076FCC 00073F0C  39 61 00 20 */	addi r11, r1, 0x20
/* 80076FD0 00073F10  48 2E B2 0D */	bl _savegpr_29
/* 80076FD4 00073F14  7C 7D 1B 78 */	mr r29, r3
/* 80076FD8 00073F18  3B C0 00 00 */	li r30, 0
/* 80076FDC 00073F1C  3B E0 00 00 */	li r31, 0
/* 80076FE0 00073F20  48 00 00 38 */	b lbl_80077018
lbl_80076FE4:
/* 80076FE4 00073F24  80 BD 00 30 */	lwz r5, 0x30(r29)
/* 80076FE8 00073F28  80 1D 00 8C */	lwz r0, 0x8c(r29)
/* 80076FEC 00073F2C  7C 80 FA 14 */	add r4, r0, r31
/* 80076FF0 00073F30  38 64 00 14 */	addi r3, r4, 0x14
/* 80076FF4 00073F34  C0 25 00 00 */	lfs f1, 0(r5)
/* 80076FF8 00073F38  C0 45 00 08 */	lfs f2, 8(r5)
/* 80076FFC 00073F3C  C0 65 00 04 */	lfs f3, 4(r5)
/* 80077000 00073F40  C0 04 00 30 */	lfs f0, 0x30(r4)
/* 80077004 00073F44  EC 63 00 2A */	fadds f3, f3, f0
/* 80077008 00073F48  C0 84 00 34 */	lfs f4, 0x34(r4)
/* 8007700C 00073F4C  48 1F 7F 69 */	bl Set__8cM3dGCirFffff
/* 80077010 00073F50  3B DE 00 01 */	addi r30, r30, 1
/* 80077014 00073F54  3B FF 00 40 */	addi r31, r31, 0x40
lbl_80077018:
/* 80077018 00073F58  80 1D 00 88 */	lwz r0, 0x88(r29)
/* 8007701C 00073F5C  7C 1E 00 00 */	cmpw r30, r0
/* 80077020 00073F60  41 80 FF C4 */	blt lbl_80076FE4
/* 80077024 00073F64  39 61 00 20 */	addi r11, r1, 0x20
/* 80077028 00073F68  48 2E B2 01 */	bl _restgpr_29
/* 8007702C 00073F6C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80077030 00073F70  7C 08 03 A6 */	mtlr r0
/* 80077034 00073F74  38 21 00 20 */	addi r1, r1, 0x20
/* 80077038 00073F78  4E 80 00 20 */	blr 

.global CalcWallBmdCyl__9dBgS_AcchFv
CalcWallBmdCyl__9dBgS_AcchFv:
/* 8007703C 00073F7C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80077040 00073F80  7C 08 02 A6 */	mflr r0
/* 80077044 00073F84  90 01 00 24 */	stw r0, 0x24(r1)
/* 80077048 00073F88  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8007704C 00073F8C  7C 7F 1B 78 */	mr r31, r3
/* 80077050 00073F90  80 03 00 88 */	lwz r0, 0x88(r3)
/* 80077054 00073F94  2C 00 00 00 */	cmpwi r0, 0
/* 80077058 00073F98  41 81 00 1C */	bgt lbl_80077074
/* 8007705C 00073F9C  38 7F 00 60 */	addi r3, r31, 0x60
/* 80077060 00073FA0  80 9F 00 30 */	lwz r4, 0x30(r31)
/* 80077064 00073FA4  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 80077068 00073FA8  FC 40 08 90 */	fmr f2, f1
/* 8007706C 00073FAC  48 1F 81 15 */	bl Set__8cM3dGCylFRC4cXyzff
/* 80077070 00073FB0  48 00 00 90 */	b lbl_80077100
lbl_80077074:
/* 80077074 00073FB4  4B FF FF 11 */	bl GetWallAllR__9dBgS_AcchFv
/* 80077078 00073FB8  80 9F 00 8C */	lwz r4, 0x8c(r31)
/* 8007707C 00073FBC  C0 04 00 30 */	lfs f0, 0x30(r4)
/* 80077080 00073FC0  FC 60 00 90 */	fmr f3, f0
/* 80077084 00073FC4  FC 80 00 90 */	fmr f4, f0
/* 80077088 00073FC8  80 1F 00 88 */	lwz r0, 0x88(r31)
/* 8007708C 00073FCC  2C 00 00 01 */	cmpwi r0, 1
/* 80077090 00073FD0  41 80 00 3C */	blt lbl_800770CC
/* 80077094 00073FD4  38 60 00 00 */	li r3, 0
/* 80077098 00073FD8  7C 09 03 A6 */	mtctr r0
/* 8007709C 00073FDC  2C 00 00 00 */	cmpwi r0, 0
/* 800770A0 00073FE0  40 81 00 2C */	ble lbl_800770CC
lbl_800770A4:
/* 800770A4 00073FE4  38 03 00 30 */	addi r0, r3, 0x30
/* 800770A8 00073FE8  7C 04 04 2E */	lfsx f0, r4, r0
/* 800770AC 00073FEC  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800770B0 00073FF0  40 81 00 08 */	ble lbl_800770B8
/* 800770B4 00073FF4  FC 60 00 90 */	fmr f3, f0
lbl_800770B8:
/* 800770B8 00073FF8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800770BC 00073FFC  40 80 00 08 */	bge lbl_800770C4
/* 800770C0 00074000  FC 80 00 90 */	fmr f4, f0
lbl_800770C4:
/* 800770C4 00074004  38 63 00 40 */	addi r3, r3, 0x40
/* 800770C8 00074008  42 00 FF DC */	bdnz lbl_800770A4
lbl_800770CC:
/* 800770CC 0007400C  80 7F 00 30 */	lwz r3, 0x30(r31)
/* 800770D0 00074010  C0 03 00 00 */	lfs f0, 0(r3)
/* 800770D4 00074014  D0 01 00 08 */	stfs f0, 8(r1)
/* 800770D8 00074018  C0 43 00 04 */	lfs f2, 4(r3)
/* 800770DC 0007401C  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 800770E0 00074020  C0 03 00 08 */	lfs f0, 8(r3)
/* 800770E4 00074024  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800770E8 00074028  EC 02 18 2A */	fadds f0, f2, f3
/* 800770EC 0007402C  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 800770F0 00074030  38 7F 00 60 */	addi r3, r31, 0x60
/* 800770F4 00074034  38 81 00 08 */	addi r4, r1, 8
/* 800770F8 00074038  EC 44 18 28 */	fsubs f2, f4, f3
/* 800770FC 0007403C  48 1F 80 85 */	bl Set__8cM3dGCylFRC4cXyzff
lbl_80077100:
/* 80077100 00074040  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80077104 00074044  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80077108 00074048  7C 08 03 A6 */	mtlr r0
/* 8007710C 0007404C  38 21 00 20 */	addi r1, r1, 0x20
/* 80077110 00074050  4E 80 00 20 */	blr 
/* 80077114 00074054  C0 03 00 90 */	lfs f0, 0x90(r3)
/* 80077118 00074058  EC 01 00 28 */	fsubs f0, f1, f0
/* 8007711C 0007405C  D0 03 00 94 */	stfs f0, 0x94(r3)
/* 80077120 00074060  D0 23 00 90 */	stfs f1, 0x90(r3)
/* 80077124 00074064  4E 80 00 20 */	blr 

.global GetWallAllLowH__9dBgS_AcchFv
GetWallAllLowH__9dBgS_AcchFv:
/* 80077128 00074068  80 83 00 88 */	lwz r4, 0x88(r3)
/* 8007712C 0007406C  2C 04 00 00 */	cmpwi r4, 0
/* 80077130 00074070  41 81 00 0C */	bgt lbl_8007713C
/* 80077134 00074074  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 80077138 00074078  4E 80 00 20 */	blr 
lbl_8007713C:
/* 8007713C 0007407C  80 A3 00 8C */	lwz r5, 0x8c(r3)
/* 80077140 00074080  C0 25 00 30 */	lfs f1, 0x30(r5)
/* 80077144 00074084  38 60 00 40 */	li r3, 0x40
/* 80077148 00074088  38 04 FF FF */	addi r0, r4, -1
/* 8007714C 0007408C  7C 09 03 A6 */	mtctr r0
/* 80077150 00074090  2C 04 00 01 */	cmpwi r4, 1
/* 80077154 00074094  4C 81 00 20 */	blelr 
lbl_80077158:
/* 80077158 00074098  38 03 00 30 */	addi r0, r3, 0x30
/* 8007715C 0007409C  7C 05 04 2E */	lfsx f0, r5, r0
/* 80077160 000740A0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077164 000740A4  40 81 00 08 */	ble lbl_8007716C
/* 80077168 000740A8  FC 20 00 90 */	fmr f1, f0
lbl_8007716C:
/* 8007716C 000740AC  38 63 00 40 */	addi r3, r3, 0x40
/* 80077170 000740B0  42 00 FF E8 */	bdnz lbl_80077158
/* 80077174 000740B4  4E 80 00 20 */	blr 

.global GetWallAllLowH__9dBgS_AcchFv_R
GetWallAllLowH__9dBgS_AcchFv_R:
/* 80077178 000740B8  80 83 00 88 */	lwz r4, 0x88(r3)
/* 8007717C 000740BC  2C 04 00 00 */	cmpwi r4, 0
/* 80077180 000740C0  41 81 00 0C */	bgt lbl_8007718C
/* 80077184 000740C4  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 80077188 000740C8  4E 80 00 20 */	blr 
lbl_8007718C:
/* 8007718C 000740CC  38 C0 00 00 */	li r6, 0
/* 80077190 000740D0  80 A3 00 8C */	lwz r5, 0x8c(r3)
/* 80077194 000740D4  C0 25 00 30 */	lfs f1, 0x30(r5)
/* 80077198 000740D8  38 E0 00 01 */	li r7, 1
/* 8007719C 000740DC  38 60 00 40 */	li r3, 0x40
/* 800771A0 000740E0  38 04 FF FF */	addi r0, r4, -1
/* 800771A4 000740E4  7C 09 03 A6 */	mtctr r0
/* 800771A8 000740E8  2C 04 00 01 */	cmpwi r4, 1
/* 800771AC 000740EC  40 81 00 28 */	ble lbl_800771D4
lbl_800771B0:
/* 800771B0 000740F0  38 03 00 30 */	addi r0, r3, 0x30
/* 800771B4 000740F4  7C 05 04 2E */	lfsx f0, r5, r0
/* 800771B8 000740F8  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800771BC 000740FC  40 81 00 0C */	ble lbl_800771C8
/* 800771C0 00074100  FC 20 00 90 */	fmr f1, f0
/* 800771C4 00074104  7C E6 3B 78 */	mr r6, r7
lbl_800771C8:
/* 800771C8 00074108  38 E7 00 01 */	addi r7, r7, 1
/* 800771CC 0007410C  38 63 00 40 */	addi r3, r3, 0x40
/* 800771D0 00074110  42 00 FF E0 */	bdnz lbl_800771B0
lbl_800771D4:
/* 800771D4 00074114  54 C3 30 32 */	slwi r3, r6, 6
/* 800771D8 00074118  38 03 00 34 */	addi r0, r3, 0x34
/* 800771DC 0007411C  7C 25 04 2E */	lfsx f1, r5, r0
/* 800771E0 00074120  4E 80 00 20 */	blr 

.global GetSpeedY__9dBgS_AcchFv
GetSpeedY__9dBgS_AcchFv:
/* 800771E4 00074124  80 63 00 38 */	lwz r3, 0x38(r3)
/* 800771E8 00074128  28 03 00 00 */	cmplwi r3, 0
/* 800771EC 0007412C  41 82 00 0C */	beq lbl_800771F8
/* 800771F0 00074130  C0 23 00 04 */	lfs f1, 4(r3)
/* 800771F4 00074134  4E 80 00 20 */	blr 
lbl_800771F8:
/* 800771F8 00074138  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 800771FC 0007413C  4E 80 00 20 */	blr 

.global GetWallAddY__9dBgS_AcchFR3Vec
GetWallAddY__9dBgS_AcchFR3Vec:
/* 80077200 00074140  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80077204 00074144  7C 08 02 A6 */	mflr r0
/* 80077208 00074148  90 01 00 14 */	stw r0, 0x14(r1)
/* 8007720C 0007414C  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 80077210 00074150  54 00 06 73 */	rlwinm. r0, r0, 0, 0x19, 0x19
/* 80077214 00074154  41 82 00 14 */	beq lbl_80077228
/* 80077218 00074158  C0 23 00 A4 */	lfs f1, 0xa4(r3)
/* 8007721C 0007415C  C0 02 8C E0 */	lfs f0, lbl_804526E0-_SDA2_BASE_(r2)
/* 80077220 00074160  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077224 00074164  40 80 00 0C */	bge lbl_80077230
lbl_80077228:
/* 80077228 00074168  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
/* 8007722C 0007416C  48 00 00 3C */	b lbl_80077268
lbl_80077230:
/* 80077230 00074170  38 63 00 A0 */	addi r3, r3, 0xa0
/* 80077234 00074174  38 A1 00 08 */	addi r5, r1, 8
/* 80077238 00074178  48 1F 83 9D */	bl getCrossYLessD__8cM3dGPlaCFRC3VecPf
/* 8007723C 0007417C  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80077240 00074180  41 82 00 24 */	beq lbl_80077264
/* 80077244 00074184  C0 21 00 08 */	lfs f1, 8(r1)
/* 80077248 00074188  C0 02 8C C0 */	lfs f0, lbl_804526C0-_SDA2_BASE_(r2)
/* 8007724C 0007418C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80077250 00074190  40 81 00 08 */	ble lbl_80077258
/* 80077254 00074194  D0 01 00 08 */	stfs f0, 8(r1)
lbl_80077258:
/* 80077258 00074198  C0 01 00 08 */	lfs f0, 8(r1)
/* 8007725C 0007419C  FC 20 00 50 */	fneg f1, f0
/* 80077260 000741A0  48 00 00 08 */	b lbl_80077268
lbl_80077264:
/* 80077264 000741A4  C0 22 8C C0 */	lfs f1, lbl_804526C0-_SDA2_BASE_(r2)
lbl_80077268:
/* 80077268 000741A8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8007726C 000741AC  7C 08 03 A6 */	mtlr r0
/* 80077270 000741B0  38 21 00 10 */	addi r1, r1, 0x10
/* 80077274 000741B4  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzNowActorInfo
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzNowActorInfo:
/* 80077278 000741B8  90 83 00 78 */	stw r4, 0x78(r3)
/* 8007727C 000741BC  90 A3 00 7C */	stw r5, 0x7c(r3)
/* 80077280 000741C0  90 C3 00 80 */	stw r6, 0x80(r3)
/* 80077284 000741C4  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzWallPolyIndex
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzWallPolyIndex:
/* 80077288 000741C8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8007728C 000741CC  7C 08 02 A6 */	mflr r0
/* 80077290 000741D0  90 01 00 24 */	stw r0, 0x24(r1)
/* 80077294 000741D4  39 61 00 20 */	addi r11, r1, 0x20
/* 80077298 000741D8  48 2E AF 45 */	bl _savegpr_29
/* 8007729C 000741DC  7C 7D 1B 78 */	mr r29, r3
/* 800772A0 000741E0  7C BE 2B 78 */	mr r30, r5
/* 800772A4 000741E4  80 03 00 8C */	lwz r0, 0x8c(r3)
/* 800772A8 000741E8  54 9F 30 32 */	slwi r31, r4, 6
/* 800772AC 000741EC  7C 60 FA 14 */	add r3, r0, r31
/* 800772B0 000741F0  80 9D 00 78 */	lwz r4, 0x78(r29)
/* 800772B4 000741F4  80 BD 00 7C */	lwz r5, 0x7c(r29)
/* 800772B8 000741F8  80 DD 00 80 */	lwz r6, 0x80(r29)
/* 800772BC 000741FC  48 1F 0E B1 */	bl SetActorInfo__13cBgS_PolyInfoFiPvUi
/* 800772C0 00074200  80 1D 00 8C */	lwz r0, 0x8c(r29)
/* 800772C4 00074204  7C 60 FA 14 */	add r3, r0, r31
/* 800772C8 00074208  7F C4 F3 78 */	mr r4, r30
/* 800772CC 0007420C  48 1F 0E D9 */	bl SetPolyIndex__13cBgS_PolyInfoFi
/* 800772D0 00074210  39 61 00 20 */	addi r11, r1, 0x20
/* 800772D4 00074214  48 2E AF 55 */	bl _restgpr_29
/* 800772D8 00074218  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800772DC 0007421C  7C 08 03 A6 */	mtlr r0
/* 800772E0 00074220  38 21 00 20 */	addi r1, r1, 0x20
/* 800772E4 00074224  4E 80 00 20 */	blr 

.global CalcMovePosWork__9dBgS_AcchFv
CalcMovePosWork__9dBgS_AcchFv:
/* 800772E8 00074228  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800772EC 0007422C  7C 08 02 A6 */	mflr r0
/* 800772F0 00074230  90 01 00 14 */	stw r0, 0x14(r1)
/* 800772F4 00074234  93 E1 00 0C */	stw r31, 0xc(r1)
/* 800772F8 00074238  7C 7F 1B 78 */	mr r31, r3
/* 800772FC 0007423C  4B FF FC C5 */	bl Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzWallCir
/* 80077300 00074240  38 7F 00 44 */	addi r3, r31, 0x44
/* 80077304 00074244  80 9F 00 34 */	lwz r4, 0x34(r31)
/* 80077308 00074248  80 BF 00 30 */	lwz r5, 0x30(r31)
/* 8007730C 0007424C  48 1F 7F DD */	bl SetStartEnd__8cM3dGLinFRC4cXyzRC4cXyz
/* 80077310 00074250  7F E3 FB 78 */	mr r3, r31
/* 80077314 00074254  4B FF FD 29 */	bl CalcWallBmdCyl__9dBgS_AcchFv
/* 80077318 00074258  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8007731C 0007425C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80077320 00074260  7C 08 03 A6 */	mtlr r0
/* 80077324 00074264  38 21 00 10 */	addi r1, r1, 0x10
/* 80077328 00074268  4E 80 00 20 */	blr 

.global CalcWallRR__9dBgS_AcchFv
CalcWallRR__9dBgS_AcchFv:
/* 8007732C 0007426C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80077330 00074270  7C 08 02 A6 */	mflr r0
/* 80077334 00074274  90 01 00 24 */	stw r0, 0x24(r1)
/* 80077338 00074278  39 61 00 20 */	addi r11, r1, 0x20
/* 8007733C 0007427C  48 2E AE A1 */	bl _savegpr_29
/* 80077340 00074280  7C 7D 1B 78 */	mr r29, r3
/* 80077344 00074284  3B C0 00 00 */	li r30, 0
/* 80077348 00074288  3B E0 00 00 */	li r31, 0
/* 8007734C 0007428C  48 00 00 18 */	b lbl_80077364
lbl_80077350:
/* 80077350 00074290  80 1D 00 8C */	lwz r0, 0x8c(r29)
/* 80077354 00074294  7C 60 FA 14 */	add r3, r0, r31
/* 80077358 00074298  4B FF EB F1 */	bl CalcWallRR__12dBgS_AcchCirFv
/* 8007735C 0007429C  3B DE 00 01 */	addi r30, r30, 1
/* 80077360 000742A0  3B FF 00 40 */	addi r31, r31, 0x40
lbl_80077364:
/* 80077364 000742A4  80 1D 00 88 */	lwz r0, 0x88(r29)
/* 80077368 000742A8  7C 1E 00 00 */	cmpw r30, r0
/* 8007736C 000742AC  41 80 FF E4 */	blt lbl_80077350
/* 80077370 000742B0  39 61 00 20 */	addi r11, r1, 0x20
/* 80077374 000742B4  48 2E AE B5 */	bl _restgpr_29
/* 80077378 000742B8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8007737C 000742BC  7C 08 03 A6 */	mtlr r0
/* 80077380 000742C0  38 21 00 20 */	addi r1, r1, 0x20
/* 80077384 000742C4  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzMoveBGOnly
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzMoveBGOnly:
/* 80077388 000742C8  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 8007738C 000742CC  64 00 00 10 */	oris r0, r0, 0x10
/* 80077390 000742D0  90 03 00 2C */	stw r0, 0x2c(r3)
/* 80077394 000742D4  80 03 01 D0 */	lwz r0, 0x1d0(r3)
/* 80077398 000742D8  60 00 00 04 */	ori r0, r0, 4
/* 8007739C 000742DC  90 03 01 D0 */	stw r0, 0x1d0(r3)
/* 800773A0 000742E0  4E 80 00 20 */	blr 

.global ClrMoveBGOnly__9dBgS_AcchFv
ClrMoveBGOnly__9dBgS_AcchFv:
/* 800773A4 000742E4  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800773A8 000742E8  54 00 03 14 */	rlwinm r0, r0, 0, 0xc, 0xa
/* 800773AC 000742EC  90 03 00 2C */	stw r0, 0x2c(r3)
/* 800773B0 000742F0  80 03 01 D0 */	lwz r0, 0x1d0(r3)
/* 800773B4 000742F4  54 00 07 B8 */	rlwinm r0, r0, 0, 0x1e, 0x1c
/* 800773B8 000742F8  90 03 01 D0 */	stw r0, 0x1d0(r3)
/* 800773BC 000742FC  4E 80 00 20 */	blr 

.global Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzGndThinCellingOff
Set__9dBgS_AcchFP4cXyzP4cXyzP10fopAc_ac_ciP12dBgS_AcchCirP4cXyzP5csXyzP5csXyzGndThinCellingOff:
/* 800773C0 00074300  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800773C4 00074304  64 00 00 20 */	oris r0, r0, 0x20
/* 800773C8 00074308  90 03 00 2C */	stw r0, 0x2c(r3)
/* 800773CC 0007430C  4E 80 00 20 */	blr 

.global ClrGndThinCellingOff__9dBgS_AcchFv
ClrGndThinCellingOff__9dBgS_AcchFv:
/* 800773D0 00074310  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800773D4 00074314  54 00 02 D2 */	rlwinm r0, r0, 0, 0xb, 9
/* 800773D8 00074318  90 03 00 2C */	stw r0, 0x2c(r3)
/* 800773DC 0007431C  4E 80 00 20 */	blr 

.global ChkGndThinCellingOff__9dBgS_AcchFv
ChkGndThinCellingOff__9dBgS_AcchFv:
/* 800773E0 00074320  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800773E4 00074324  54 03 5F FE */	rlwinm r3, r0, 0xb, 0x1f, 0x1f
/* 800773E8 00074328  4E 80 00 20 */	blr 

.global OnWallSort__9dBgS_AcchFv
OnWallSort__9dBgS_AcchFv:
/* 800773EC 0007432C  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 800773F0 00074330  64 00 00 40 */	oris r0, r0, 0x40
/* 800773F4 00074334  90 03 00 2C */	stw r0, 0x2c(r3)
/* 800773F8 00074338  4E 80 00 20 */	blr 

.global ChkWallSort__9dBgS_AcchFv
ChkWallSort__9dBgS_AcchFv:
/* 800773FC 0007433C  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 80077400 00074340  54 03 57 FE */	rlwinm r3, r0, 0xa, 0x1f, 0x1f
/* 80077404 00074344  4E 80 00 20 */	blr 

.global ChkLineDown__9dBgS_AcchFv
ChkLineDown__9dBgS_AcchFv:
/* 80077408 00074348  80 03 00 2C */	lwz r0, 0x2c(r3)
/* 8007740C 0007434C  54 03 4F FE */	rlwinm r3, r0, 9, 0x1f, 0x1f
/* 80077410 00074350  4E 80 00 20 */	blr 
.global __dt__12dBgS_AcchCirFv
__dt__12dBgS_AcchCirFv:
/* 80077414 00074354  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80077418 00074358  7C 08 02 A6 */	mflr r0
/* 8007741C 0007435C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80077420 00074360  93 E1 00 0C */	stw r31, 0xc(r1)
/* 80077424 00074364  93 C1 00 08 */	stw r30, 8(r1)
/* 80077428 00074368  7C 7E 1B 79 */	or. r30, r3, r3
/* 8007742C 0007436C  7C 9F 23 78 */	mr r31, r4
/* 80077430 00074370  41 82 00 38 */	beq lbl_80077468
/* 80077434 00074374  3C 60 80 3B */	lis r3, lbl_803AB664@ha
/* 80077438 00074378  38 03 B6 64 */	addi r0, r3, lbl_803AB664@l
/* 8007743C 0007437C  90 1E 00 0C */	stw r0, 0xc(r30)
/* 80077440 00074380  38 7E 00 14 */	addi r3, r30, 0x14
/* 80077444 00074384  38 80 FF FF */	li r4, -1
/* 80077448 00074388  48 1F 7A D1 */	bl __dt__8cM3dGCirFv
/* 8007744C 0007438C  7F C3 F3 78 */	mr r3, r30
/* 80077450 00074390  38 80 00 00 */	li r4, 0
/* 80077454 00074394  48 1F 0C 5D */	bl __dt__13cBgS_PolyInfoFv
/* 80077458 00074398  7F E0 07 35 */	extsh. r0, r31
/* 8007745C 0007439C  40 81 00 0C */	ble lbl_80077468
/* 80077460 000743A0  7F C3 F3 78 */	mr r3, r30
/* 80077464 000743A4  48 25 78 D9 */	bl __dl__FPv
lbl_80077468:
/* 80077468 000743A8  7F C3 F3 78 */	mr r3, r30
/* 8007746C 000743AC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 80077470 000743B0  83 C1 00 08 */	lwz r30, 8(r1)
/* 80077474 000743B4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80077478 000743B8  7C 08 03 A6 */	mtlr r0
/* 8007747C 000743BC  38 21 00 10 */	addi r1, r1, 0x10
/* 80077480 000743C0  4E 80 00 20 */	blr 
/* 80077484 000743C4  38 63 FF DC */	addi r3, r3, -36
/* 80077488 000743C8  4B FF EB 0C */	b __dt__9dBgS_AcchFv
/* 8007748C 000743CC  38 63 FF EC */	addi r3, r3, -20
/* 80077490 000743D0  4B FF EB 04 */	b __dt__9dBgS_AcchFv
/* 80077494 000743D4  38 60 00 00 */	li r3, 0
/* 80077498 000743D8  4E 80 00 20 */	blr 

