$date
	Fri Mar 15 14:59:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_4x1_1_st_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & select [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' select [1:0] $end
$var wire 1 ( out2 $end
$var wire 1 ) out1 $end
$var wire 1 ! out $end
$scope module mux1 $end
$var wire 1 " a $end
$var wire 1 * and_1 $end
$var wire 1 + and_2 $end
$var wire 1 # b $end
$var wire 1 ) out $end
$var wire 1 , select $end
$var wire 1 - select_not $end
$upscope $end
$scope module mux2 $end
$var wire 1 $ a $end
$var wire 1 . and_1 $end
$var wire 1 / and_2 $end
$var wire 1 % b $end
$var wire 1 ( out $end
$var wire 1 0 select $end
$var wire 1 1 select_not $end
$upscope $end
$scope module mux3 $end
$var wire 1 ) a $end
$var wire 1 2 and_1 $end
$var wire 1 3 and_2 $end
$var wire 1 ( b $end
$var wire 1 ! out $end
$var wire 1 4 select $end
$var wire 1 5 select_not $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
15
04
03
02
11
00
0/
0.
1-
0,
0+
0*
0)
0(
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10
1!
13
1(
1/
1%
#20
03
05
12
0(
1)
14
0/
1+
b1 &
b1 '
0%
1#
#30
13
1(
1!
0-
01
1.
15
02
0)
1,
10
04
0+
b10 &
b10 '
1$
0#
#40
03
05
12
0(
1)
14
0.
1*
b11 &
b11 '
0$
1"
#50
