
30-Aug-2021 09:53:04
Checking compatibility for test generation: model 'Assignment4'
Compiling model...done
Building model representation...done

30-Aug-2021 09:53:29
'Assignment4' is compatible for test generation with Simulink Design Verifier.


Generating tests using model representation from 30-Aug-2021 09:53:29...

SATISFIED
Subsystem/AND
Logic: input port 2 false
Analysis Time = 00:00:17

SATISFIED
Subsystem/AND
Logic: input port 2 true
Analysis Time = 00:00:17

SATISFIED
Subsystem/Compare To Constant1/Compare
RelationalOperator: input1 >= input2 true
Analysis Time = 00:00:17

SATISFIED
Subsystem/Switch1
logical trigger input false (output is from 3rd input port)
Analysis Time = 00:00:17

SATISFIED
Subsystem/Switch1
logical trigger input true (output is from 1st input port)
Analysis Time = 00:00:17

SATISFIED
Subsystem/Compare To Constant1/Compare
RelationalOperator: input1 >= input2 false
Analysis Time = 00:00:17

SATISFIED
Subsystem/Switch
logical trigger input true (output is from 1st input port)
Analysis Time = 00:00:17

SATISFIED
Subsystem/Switch
logical trigger input false (output is from 3rd input port)
Analysis Time = 00:00:17

SATISFIED
Subsystem/GreaterThan
RelationalOperator: input1 > input2 false
Analysis Time = 00:00:17

SATISFIED
Subsystem/Compare To Constant/Compare
RelationalOperator: input1 <= input2 true
Analysis Time = 00:00:17

SATISFIED
Subsystem/GreaterThan
RelationalOperator: input1 > input2 true
Analysis Time = 00:00:17

SATISFIED
Subsystem/Compare To Constant/Compare
RelationalOperator: input1 <= input2 false
Analysis Time = 00:00:17

SATISFIED
Subsystem/AND
Logic: input port 1 false
Analysis Time = 00:00:17

SATISFIED
Subsystem/AND
Logic: input port 1 true
Analysis Time = 00:00:17


30-Aug-2021 09:54:26

Completed normally.

Generating output files:

30-Aug-2021 09:54:26
Results generation completed.

    Data file:
    D:\Counters Assignments\sldv_output\Assignment4\Assignment4_sldvdata.mat

