<profile>

<section name = "Vivado HLS Report for 'matrix_vector'" level="0">
<item name = "Date">Tue Apr 23 16:40:43 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">matrix_vector_base.proj</item>
<item name = "Solution">solution</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">5.00</item>
<item name = "Clock uncertainty (ns)">0.62</item>
<item name = "Estimated clock period (ns)">4.108</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">15, 15, 15, 15, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_loop">13, 13, 7, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 273</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 32, 1328, 392</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 48</column>
<column name="Register">0, -, 1523, 320</column>
<specialColumn name="Available">1590, 1260, 728400, 364200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="matrix_vector_mulbkb_U1">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U2">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U3">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U4">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U5">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U6">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U7">matrix_vector_mulbkb, 0, 4, 166, 49</column>
<column name="matrix_vector_mulbkb_U8">matrix_vector_mulbkb, 0, 4, 166, 49</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="V_Out_d0">+, 0, 0, 32, 32, 32</column>
<column name="i_1_fu_252_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp1_fu_324_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp2_fu_302_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp3_fu_306_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp4_fu_318_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp5_fu_310_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp6_fu_314_p2">+, 0, 0, 39, 32, 32</column>
<column name="exitcond1_fu_246_p2">icmp, 0, 0, 11, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="i_reg_235">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_0_load_reg_428">32, 0, 32, 0</column>
<column name="M_1_load_reg_433">32, 0, 32, 0</column>
<column name="M_2_load_reg_438">32, 0, 32, 0</column>
<column name="M_3_load_reg_443">32, 0, 32, 0</column>
<column name="M_4_load_reg_448">32, 0, 32, 0</column>
<column name="M_5_load_reg_453">32, 0, 32, 0</column>
<column name="M_6_load_reg_458">32, 0, 32, 0</column>
<column name="M_7_load_reg_463">32, 0, 32, 0</column>
<column name="V_In_0_read_reg_348">32, 0, 32, 0</column>
<column name="V_In_1_read_reg_358">32, 0, 32, 0</column>
<column name="V_In_2_read_reg_368">32, 0, 32, 0</column>
<column name="V_In_3_read_reg_378">32, 0, 32, 0</column>
<column name="V_In_4_read_reg_388">32, 0, 32, 0</column>
<column name="V_In_5_read_reg_398">32, 0, 32, 0</column>
<column name="V_In_6_read_reg_408">32, 0, 32, 0</column>
<column name="V_In_7_read_reg_418">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="exitcond1_reg_334">1, 0, 1, 0</column>
<column name="i_reg_235">4, 0, 4, 0</column>
<column name="tmp2_reg_508">32, 0, 32, 0</column>
<column name="tmp3_reg_513">32, 0, 32, 0</column>
<column name="tmp4_reg_518">32, 0, 32, 0</column>
<column name="tmp_3_1_reg_473">32, 0, 32, 0</column>
<column name="tmp_3_2_reg_478">32, 0, 32, 0</column>
<column name="tmp_3_3_reg_483">32, 0, 32, 0</column>
<column name="tmp_3_4_reg_488">32, 0, 32, 0</column>
<column name="tmp_3_5_reg_493">32, 0, 32, 0</column>
<column name="tmp_3_6_reg_498">32, 0, 32, 0</column>
<column name="tmp_3_7_reg_503">32, 0, 32, 0</column>
<column name="tmp_3_reg_468">32, 0, 32, 0</column>
<column name="tmp_reg_343">4, 0, 64, 60</column>
<column name="V_In_0_read_reg_348">64, 32, 32, 0</column>
<column name="V_In_1_read_reg_358">64, 32, 32, 0</column>
<column name="V_In_2_read_reg_368">64, 32, 32, 0</column>
<column name="V_In_3_read_reg_378">64, 32, 32, 0</column>
<column name="V_In_4_read_reg_388">64, 32, 32, 0</column>
<column name="V_In_5_read_reg_398">64, 32, 32, 0</column>
<column name="V_In_6_read_reg_408">64, 32, 32, 0</column>
<column name="V_In_7_read_reg_418">64, 32, 32, 0</column>
<column name="exitcond1_reg_334">64, 32, 1, 0</column>
<column name="tmp_reg_343">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="M_0_address0">out, 3, ap_memory, M_0, array</column>
<column name="M_0_ce0">out, 1, ap_memory, M_0, array</column>
<column name="M_0_q0">in, 32, ap_memory, M_0, array</column>
<column name="M_1_address0">out, 3, ap_memory, M_1, array</column>
<column name="M_1_ce0">out, 1, ap_memory, M_1, array</column>
<column name="M_1_q0">in, 32, ap_memory, M_1, array</column>
<column name="M_2_address0">out, 3, ap_memory, M_2, array</column>
<column name="M_2_ce0">out, 1, ap_memory, M_2, array</column>
<column name="M_2_q0">in, 32, ap_memory, M_2, array</column>
<column name="M_3_address0">out, 3, ap_memory, M_3, array</column>
<column name="M_3_ce0">out, 1, ap_memory, M_3, array</column>
<column name="M_3_q0">in, 32, ap_memory, M_3, array</column>
<column name="M_4_address0">out, 3, ap_memory, M_4, array</column>
<column name="M_4_ce0">out, 1, ap_memory, M_4, array</column>
<column name="M_4_q0">in, 32, ap_memory, M_4, array</column>
<column name="M_5_address0">out, 3, ap_memory, M_5, array</column>
<column name="M_5_ce0">out, 1, ap_memory, M_5, array</column>
<column name="M_5_q0">in, 32, ap_memory, M_5, array</column>
<column name="M_6_address0">out, 3, ap_memory, M_6, array</column>
<column name="M_6_ce0">out, 1, ap_memory, M_6, array</column>
<column name="M_6_q0">in, 32, ap_memory, M_6, array</column>
<column name="M_7_address0">out, 3, ap_memory, M_7, array</column>
<column name="M_7_ce0">out, 1, ap_memory, M_7, array</column>
<column name="M_7_q0">in, 32, ap_memory, M_7, array</column>
<column name="V_In_0">in, 32, ap_none, V_In_0, pointer</column>
<column name="V_In_1">in, 32, ap_none, V_In_1, pointer</column>
<column name="V_In_2">in, 32, ap_none, V_In_2, pointer</column>
<column name="V_In_3">in, 32, ap_none, V_In_3, pointer</column>
<column name="V_In_4">in, 32, ap_none, V_In_4, pointer</column>
<column name="V_In_5">in, 32, ap_none, V_In_5, pointer</column>
<column name="V_In_6">in, 32, ap_none, V_In_6, pointer</column>
<column name="V_In_7">in, 32, ap_none, V_In_7, pointer</column>
<column name="V_Out_address0">out, 3, ap_memory, V_Out, array</column>
<column name="V_Out_ce0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_we0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_d0">out, 32, ap_memory, V_Out, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.11</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_3', ./matrix_vector_base.c:15">mul, 4.11, 4.11, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
