vsim -voptargs=+acc work.RISCV_tb
# vsim -voptargs="+acc" work.RISCV_tb 
# Start time: 13:25:47 on Apr 10,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
do {E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/simulation/wave.do}
run
# End time: 14:24:34 on Apr 10,2023, Elapsed time: 0:58:47
# Errors: 0, Warnings: 1
