Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  1 23:41:25 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.276        0.000                      0                 2303        0.055        0.000                      0                 2303        3.750        0.000                       0                  1061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.276        0.000                      0                 2303        0.055        0.000                      0                 2303        3.750        0.000                       0                  1061  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 1.678ns (17.788%)  route 7.755ns (82.212%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.289    12.651    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.775 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           1.110    13.885    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.492    14.502    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB1
    SLICE_X52Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.778    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 1.678ns (17.795%)  route 7.752ns (82.205%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.289    12.651    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.775 r  U_Core/U_ControlUnit/q[9]_i_1/O
                         net (fo=2, routed)           1.110    13.885    U_Core/U_ControlUnit/q_reg[31][7]
    SLICE_X54Y28         LUT6 (Prop_lut6_I4_O)        0.124    14.009 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.489    14.498    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB1
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.777    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.318ns  (logic 1.678ns (18.009%)  route 7.640ns (81.991%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.174    12.536    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.660 r  U_Core/U_ControlUnit/q[8]_i_1/O
                         net (fo=2, routed)           0.950    13.610    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.734 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.652    14.386    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB0
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.820    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -14.386    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 1.678ns (18.047%)  route 7.620ns (81.953%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.096    12.459    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.583 r  U_Core/U_ControlUnit/q[14]_i_1/O
                         net (fo=2, routed)           1.168    13.750    U_Core/U_ControlUnit/q_reg[31][12]
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.874 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.492    14.366    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X52Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X52Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.822    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -14.366    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 1.678ns (18.177%)  route 7.554ns (81.823%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.250    12.613    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.737 r  U_Core/U_ControlUnit/q[17]_i_1/O
                         net (fo=2, routed)           0.928    13.665    U_Core/U_ControlUnit/q_reg[31][15]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.789 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.511    14.300    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X52Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.441    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X52Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 1.678ns (18.189%)  route 7.547ns (81.811%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.250    12.613    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.737 r  U_Core/U_ControlUnit/q[17]_i_1/O
                         net (fo=2, routed)           0.928    13.665    U_Core/U_ControlUnit/q_reg[31][15]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.124    13.789 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.505    14.294    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X56Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X56Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.759    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.759    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 1.678ns (18.050%)  route 7.618ns (81.950%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.235    12.598    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.722 r  U_Core/U_ControlUnit/q[10]_i_1/O
                         net (fo=2, routed)           0.981    13.702    U_Core/U_ControlUnit/q_reg[31][8]
    SLICE_X50Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.826 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.538    14.364    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIC0
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.830    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 1.678ns (18.247%)  route 7.518ns (81.753%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.186    12.548    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  U_Core/U_ControlUnit/q[11]_i_1/O
                         net (fo=2, routed)           0.961    13.634    U_Core/U_ControlUnit/q_reg[31][9]
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.758 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.507    14.264    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIC1
    SLICE_X52Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y28         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.757    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -14.264    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 1.678ns (18.289%)  route 7.497ns (81.711%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.222    12.584    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.708 r  U_Core/U_ControlUnit/q[13]_i_1/O
                         net (fo=2, routed)           0.925    13.633    U_Core/U_ControlUnit/q_reg[31][11]
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.757 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.486    14.243    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIA1
    SLICE_X56Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X56Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.750    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -14.243    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 1.678ns (18.284%)  route 7.499ns (81.716%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.547     5.068    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X44Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=73, routed)          1.163     6.687    U_ROM/Q[3]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.811 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.754     7.565    U_ROM/q[12]_i_3_n_0
    SLICE_X46Y25         LUT3 (Prop_lut3_I1_O)        0.124     7.689 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.825     8.514    U_Core/U_DataPath/U_PC/q_reg[7]_0[10]
    SLICE_X46Y27         LUT4 (Prop_lut4_I0_O)        0.124     8.638 r  U_Core/U_DataPath/U_PC/q[31]_i_18/O
                         net (fo=1, routed)           0.287     8.925    U_Core/U_ControlUnit/q_reg[2]_5
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.049 r  U_Core/U_ControlUnit/q[31]_i_6/O
                         net (fo=37, routed)          0.881     9.930    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.152    10.082 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=40, routed)          0.954    11.036    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X45Y36         LUT2 (Prop_lut2_I0_O)        0.326    11.362 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.186    12.548    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.124    12.672 r  U_Core/U_ControlUnit/q[11]_i_1/O
                         net (fo=2, routed)           0.961    13.634    U_Core/U_ControlUnit/q_reg[31][9]
    SLICE_X54Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.758 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.488    14.246    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIC1
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        1.439    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.756    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.246    
  -------------------------------------------------------------------
                         slack                                  0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.244%)  route 0.265ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.556     1.439    U_APB_Master/clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_APB_Master/temp_wdata_reg_reg[3]/Q
                         net (fo=11, routed)          0.265     1.868    U_RAM/mem_reg_0[3]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.157     1.739    U_RAM/Q[3]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.681    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.158     1.740    U_RAM/Q[8]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.681    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.558     1.441    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[20]/Q
                         net (fo=1, routed)           0.054     1.636    u_fnd_pp/U_APB_Intf_GPIO/slv_reg1[20]
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.681 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[20]_i_1__3/O
                         net (fo=1, routed)           0.000     1.681    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[20]
    SLICE_X54Y19         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.827     1.954    u_fnd_pp/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[20]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.553     1.436    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y24         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.054     1.631    U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[18]
    SLICE_X54Y24         LUT4 (Prop_lut4_I0_O)        0.045     1.676 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[18]_i_1__2/O
                         net (fo=1, routed)           0.000     1.676    U_GPIOD/U_APB_Intf_GPIO/p_0_in[18]
    SLICE_X54Y24         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.821     1.948    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[18]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.121     1.570    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.990%)  route 0.212ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_APB_Master/temp_addr_reg_reg[6]/Q
                         net (fo=1, routed)           0.212     1.794    U_RAM/Q[4]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.681    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.590     1.473    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y36         FDCE                                         r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[31]/Q
                         net (fo=1, routed)           0.080     1.694    U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[31]
    SLICE_X60Y36         LUT4 (Prop_lut4_I0_O)        0.045     1.739 r  U_GPIB/U_APB_Intf_GPIO/PRDATA[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.739    U_GPIB/U_APB_Intf_GPIO/p_0_in[31]
    SLICE_X60Y36         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.859     1.986    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[31]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.121     1.607    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.591     1.474    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X63Y34         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg0_reg[5]/Q
                         net (fo=1, routed)           0.057     1.673    U_GPIOD/U_APB_Intf_GPIO/moder[5]
    SLICE_X62Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.718 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.718    U_GPIOD/U_APB_Intf_GPIO/p_0_in[5]
    SLICE_X62Y34         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.860     1.987    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[5]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.092     1.579    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.030%)  route 0.236ns (58.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.556     1.439    U_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_APB_Master/temp_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.236     1.839    U_RAM/Q[6]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.700    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.587     1.470    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.087     1.698    U_GPIB/U_APB_Intf_GPIO/slv_reg2_reg_n_0_[23]
    SLICE_X64Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.743 r  U_GPIB/U_APB_Intf_GPIO/PRDATA[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.743    U_GPIB/U_APB_Intf_GPIO/p_0_in[23]
    SLICE_X64Y30         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1060, routed)        0.856     1.983    U_GPIB/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     1.603    U_GPIB/U_APB_Intf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X56Y32   U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y32   U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y32   U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y29   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y29   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y31   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y32   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y33   U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y25   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y31   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y31   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y30   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y32   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y29   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK



