|general_testing
CLK => os_mem:oc_mem.clk
reset => spi_slave:slave_i.RESET
reset => os_mem:oc_mem.reset
reset => s_din[16].ACLR
reset => s_din[17].ACLR
reset => s_din[18].ACLR
reset => s_din[19].ACLR
reset => s_din[20].ACLR
reset => s_din[21].ACLR
reset => s_din[22].ACLR
reset => s_din[23].ACLR
reset => rw.ACLR
reset => spi_state[0].ACLR
reset => spi_state[1].ACLR
reset => data[1].IN1
reset => adr[0].ACLR
reset => adr[1].ACLR
reset => adr[2].ACLR
reset => adr[3].ACLR
reset => adr[4].ACLR
reset => adr[5].ACLR
reset => adr[6].ACLR
S_SCLK => spi_slave:slave_i.SCLK
S_MOSI => spi_slave:slave_i.MOSI
S_MISO <= spi_slave:slave_i.MISO
S_SS => rw.IN1
S_SS => data.IN1
S_SS => spi_slave:slave_i.SS
S_SS => spi_state[0].CLK
S_SS => spi_state[1].CLK
S_SS => s_din[16].LATCH_ENABLE
S_SS => s_din[17].LATCH_ENABLE
S_SS => s_din[18].LATCH_ENABLE
S_SS => s_din[19].LATCH_ENABLE
S_SS => s_din[20].LATCH_ENABLE
S_SS => s_din[21].LATCH_ENABLE
S_SS => s_din[22].LATCH_ENABLE
S_SS => s_din[23].LATCH_ENABLE


|general_testing|spi_slave:slave_i
SCLK => MISO~reg0.CLK
SCLK => shift_reg_out[0].CLK
SCLK => shift_reg_out[1].CLK
SCLK => shift_reg_out[2].CLK
SCLK => shift_reg_out[3].CLK
SCLK => shift_reg_out[4].CLK
SCLK => shift_reg_out[5].CLK
SCLK => shift_reg_out[6].CLK
SCLK => shift_reg_out[7].CLK
SCLK => shift_reg_out[8].CLK
SCLK => shift_reg_out[9].CLK
SCLK => shift_reg_out[10].CLK
SCLK => shift_reg_out[11].CLK
SCLK => shift_reg_out[12].CLK
SCLK => shift_reg_out[13].CLK
SCLK => shift_reg_out[14].CLK
SCLK => shift_reg_out[15].CLK
SCLK => shift_reg_out[16].CLK
SCLK => shift_reg_out[17].CLK
SCLK => shift_reg_out[18].CLK
SCLK => shift_reg_out[19].CLK
SCLK => shift_reg_out[20].CLK
SCLK => shift_reg_out[21].CLK
SCLK => shift_reg_out[22].CLK
SCLK => shift_reg_in[0].CLK
SCLK => shift_reg_in[1].CLK
SCLK => shift_reg_in[2].CLK
SCLK => shift_reg_in[3].CLK
SCLK => shift_reg_in[4].CLK
SCLK => shift_reg_in[5].CLK
SCLK => shift_reg_in[6].CLK
SCLK => shift_reg_in[7].CLK
SCLK => shift_reg_in[8].CLK
SCLK => shift_reg_in[9].CLK
SCLK => shift_reg_in[10].CLK
SCLK => shift_reg_in[11].CLK
SCLK => shift_reg_in[12].CLK
SCLK => shift_reg_in[13].CLK
SCLK => shift_reg_in[14].CLK
SCLK => shift_reg_in[15].CLK
SCLK => shift_reg_in[16].CLK
SCLK => shift_reg_in[17].CLK
SCLK => shift_reg_in[18].CLK
SCLK => shift_reg_in[19].CLK
SCLK => shift_reg_in[20].CLK
SCLK => shift_reg_in[21].CLK
SCLK => shift_reg_in[22].CLK
SCLK => shift_reg_in[23].CLK
MISO <= MISO~reg0.DB_MAX_OUTPUT_PORT_TYPE
MOSI => shift_reg_in[0].DATAB
SS => MISO.IN0
SS => DATA_OUT[0]$latch.LATCH_ENABLE
SS => DATA_OUT[1]$latch.LATCH_ENABLE
SS => DATA_OUT[2]$latch.LATCH_ENABLE
SS => DATA_OUT[3]$latch.LATCH_ENABLE
SS => DATA_OUT[4]$latch.LATCH_ENABLE
SS => DATA_OUT[5]$latch.LATCH_ENABLE
SS => DATA_OUT[6]$latch.LATCH_ENABLE
SS => DATA_OUT[7]$latch.LATCH_ENABLE
SS => DATA_OUT[8]$latch.LATCH_ENABLE
SS => DATA_OUT[9]$latch.LATCH_ENABLE
SS => DATA_OUT[10]$latch.LATCH_ENABLE
SS => DATA_OUT[11]$latch.LATCH_ENABLE
SS => DATA_OUT[12]$latch.LATCH_ENABLE
SS => DATA_OUT[13]$latch.LATCH_ENABLE
SS => DATA_OUT[14]$latch.LATCH_ENABLE
SS => DATA_OUT[15]$latch.LATCH_ENABLE
SS => DATA_OUT[16]$latch.LATCH_ENABLE
SS => DATA_OUT[17]$latch.LATCH_ENABLE
SS => DATA_OUT[18]$latch.LATCH_ENABLE
SS => DATA_OUT[19]$latch.LATCH_ENABLE
SS => DATA_OUT[20]$latch.LATCH_ENABLE
SS => DATA_OUT[21]$latch.LATCH_ENABLE
SS => DATA_OUT[22]$latch.LATCH_ENABLE
SS => DATA_OUT[23]$latch.LATCH_ENABLE
SS => shift_reg_in[0].OUTPUTSELECT
SS => shift_reg_in[1].OUTPUTSELECT
SS => shift_reg_in[2].OUTPUTSELECT
SS => shift_reg_in[3].OUTPUTSELECT
SS => shift_reg_in[4].OUTPUTSELECT
SS => shift_reg_in[5].OUTPUTSELECT
SS => shift_reg_in[6].OUTPUTSELECT
SS => shift_reg_in[7].OUTPUTSELECT
SS => shift_reg_in[8].OUTPUTSELECT
SS => shift_reg_in[9].OUTPUTSELECT
SS => shift_reg_in[10].OUTPUTSELECT
SS => shift_reg_in[11].OUTPUTSELECT
SS => shift_reg_in[12].OUTPUTSELECT
SS => shift_reg_in[13].OUTPUTSELECT
SS => shift_reg_in[14].OUTPUTSELECT
SS => shift_reg_in[15].OUTPUTSELECT
SS => shift_reg_in[16].OUTPUTSELECT
SS => shift_reg_in[17].OUTPUTSELECT
SS => shift_reg_in[18].OUTPUTSELECT
SS => shift_reg_in[19].OUTPUTSELECT
SS => shift_reg_in[20].OUTPUTSELECT
SS => shift_reg_in[21].OUTPUTSELECT
SS => shift_reg_in[22].OUTPUTSELECT
SS => shift_reg_in[23].OUTPUTSELECT
SS => shift_reg_in[23].ENA
SS => shift_reg_in[22].ENA
SS => shift_reg_in[21].ENA
SS => shift_reg_in[20].ENA
SS => shift_reg_in[19].ENA
SS => shift_reg_in[18].ENA
SS => shift_reg_in[17].ENA
SS => shift_reg_in[16].ENA
SS => shift_reg_in[15].ENA
SS => shift_reg_in[14].ENA
SS => shift_reg_in[13].ENA
SS => shift_reg_in[12].ENA
SS => shift_reg_in[11].ENA
SS => shift_reg_in[10].ENA
SS => shift_reg_in[9].ENA
SS => shift_reg_in[8].ENA
SS => shift_reg_in[7].ENA
SS => shift_reg_in[6].ENA
SS => shift_reg_in[5].ENA
SS => shift_reg_in[4].ENA
SS => shift_reg_in[3].ENA
SS => shift_reg_in[2].ENA
SS => shift_reg_in[1].ENA
SS => shift_reg_in[0].ENA
SS => shift_reg_out[22].ENA
SS => shift_reg_out[21].ENA
SS => shift_reg_out[20].ENA
SS => shift_reg_out[19].ENA
SS => shift_reg_out[18].ENA
SS => shift_reg_out[17].ENA
SS => shift_reg_out[16].ENA
SS => shift_reg_out[15].ENA
SS => shift_reg_out[14].ENA
SS => shift_reg_out[13].ENA
SS => shift_reg_out[12].ENA
SS => shift_reg_out[11].ENA
SS => shift_reg_out[10].ENA
SS => shift_reg_out[9].ENA
SS => shift_reg_out[8].ENA
SS => shift_reg_out[7].ENA
SS => shift_reg_out[6].ENA
SS => shift_reg_out[5].ENA
SS => shift_reg_out[4].ENA
SS => shift_reg_out[3].ENA
SS => shift_reg_out[2].ENA
SS => shift_reg_out[1].ENA
SS => shift_reg_out[0].ENA
SS => MISO~reg0.ENA
RESET => MISO.IN1
RESET => shift_reg_in[0].ACLR
RESET => shift_reg_in[1].ACLR
RESET => shift_reg_in[2].ACLR
RESET => shift_reg_in[3].ACLR
RESET => shift_reg_in[4].ACLR
RESET => shift_reg_in[5].ACLR
RESET => shift_reg_in[6].ACLR
RESET => shift_reg_in[7].ACLR
RESET => shift_reg_in[8].ACLR
RESET => shift_reg_in[9].ACLR
RESET => shift_reg_in[10].ACLR
RESET => shift_reg_in[11].ACLR
RESET => shift_reg_in[12].ACLR
RESET => shift_reg_in[13].ACLR
RESET => shift_reg_in[14].ACLR
RESET => shift_reg_in[15].ACLR
RESET => shift_reg_in[16].ACLR
RESET => shift_reg_in[17].ACLR
RESET => shift_reg_in[18].ACLR
RESET => shift_reg_in[19].ACLR
RESET => shift_reg_in[20].ACLR
RESET => shift_reg_in[21].ACLR
RESET => shift_reg_in[22].ACLR
RESET => shift_reg_in[23].ACLR
RESET => DATA_OUT[0]$latch.ACLR
RESET => DATA_OUT[1]$latch.ACLR
RESET => DATA_OUT[2]$latch.ACLR
RESET => DATA_OUT[3]$latch.ACLR
RESET => DATA_OUT[4]$latch.ACLR
RESET => DATA_OUT[5]$latch.ACLR
RESET => DATA_OUT[6]$latch.ACLR
RESET => DATA_OUT[7]$latch.ACLR
RESET => DATA_OUT[8]$latch.ACLR
RESET => DATA_OUT[9]$latch.ACLR
RESET => DATA_OUT[10]$latch.ACLR
RESET => DATA_OUT[11]$latch.ACLR
RESET => DATA_OUT[12]$latch.ACLR
RESET => DATA_OUT[13]$latch.ACLR
RESET => DATA_OUT[14]$latch.ACLR
RESET => DATA_OUT[15]$latch.ACLR
RESET => DATA_OUT[16]$latch.ACLR
RESET => DATA_OUT[17]$latch.ACLR
RESET => DATA_OUT[18]$latch.ACLR
RESET => DATA_OUT[19]$latch.ACLR
RESET => DATA_OUT[20]$latch.ACLR
RESET => DATA_OUT[21]$latch.ACLR
RESET => DATA_OUT[22]$latch.ACLR
RESET => DATA_OUT[23]$latch.ACLR
DATA_IN[0] => shift_reg_out[0].ADATA
DATA_IN[1] => shift_reg_out[1].ADATA
DATA_IN[2] => shift_reg_out[2].ADATA
DATA_IN[3] => shift_reg_out[3].ADATA
DATA_IN[4] => shift_reg_out[4].ADATA
DATA_IN[5] => shift_reg_out[5].ADATA
DATA_IN[6] => shift_reg_out[6].ADATA
DATA_IN[7] => shift_reg_out[7].ADATA
DATA_IN[8] => shift_reg_out[8].ADATA
DATA_IN[9] => shift_reg_out[9].ADATA
DATA_IN[10] => shift_reg_out[10].ADATA
DATA_IN[11] => shift_reg_out[11].ADATA
DATA_IN[12] => shift_reg_out[12].ADATA
DATA_IN[13] => shift_reg_out[13].ADATA
DATA_IN[14] => shift_reg_out[14].ADATA
DATA_IN[15] => shift_reg_out[15].ADATA
DATA_IN[16] => shift_reg_out[16].ADATA
DATA_IN[17] => shift_reg_out[17].ADATA
DATA_IN[18] => shift_reg_out[18].ADATA
DATA_IN[19] => shift_reg_out[19].ADATA
DATA_IN[20] => shift_reg_out[20].ADATA
DATA_IN[21] => shift_reg_out[21].ADATA
DATA_IN[22] => shift_reg_out[22].ADATA
DATA_IN[23] => MISO~reg0.ADATA
DATA_OUT[0] <= DATA_OUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_OUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_OUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_OUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_OUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_OUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_OUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_OUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_OUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_OUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_OUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_OUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_OUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_OUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_OUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_OUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_OUT[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_OUT[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_OUT[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_OUT[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_OUT[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_OUT[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_OUT[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_OUT[23]$latch.DB_MAX_OUTPUT_PORT_TYPE


|general_testing|os_mem:oc_mem
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
addr[0] => Mux0.IN2
addr[0] => Mux1.IN2
addr[0] => Mux2.IN2
addr[0] => Mux3.IN2
addr[0] => Mux4.IN2
addr[0] => Mux5.IN2
addr[0] => Mux6.IN2
addr[0] => Mux7.IN2
addr[0] => Decoder0.IN2
addr[1] => Mux0.IN1
addr[1] => Mux1.IN1
addr[1] => Mux2.IN1
addr[1] => Mux3.IN1
addr[1] => Mux4.IN1
addr[1] => Mux5.IN1
addr[1] => Mux6.IN1
addr[1] => Mux7.IN1
addr[1] => Decoder0.IN1
addr[2] => Mux0.IN0
addr[2] => Mux1.IN0
addr[2] => Mux2.IN0
addr[2] => Mux3.IN0
addr[2] => Mux4.IN0
addr[2] => Mux5.IN0
addr[2] => Mux6.IN0
addr[2] => Mux7.IN0
addr[2] => Decoder0.IN0
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => mem.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data_out.OUTPUTSELECT
we => data[0].OE
we => data[1].OE
we => data[2].OE
we => data[3].OE
we => data[4].OE
we => data[5].OE
we => data[6].OE
we => data[7].OE
we => mem[7][7].ENA
we => mem[7][6].ENA
we => mem[7][5].ENA
we => mem[7][4].ENA
we => mem[7][3].ENA
we => mem[7][2].ENA
we => mem[7][1].ENA
we => mem[7][0].ENA
we => mem[6][7].ENA
we => mem[6][6].ENA
we => mem[6][5].ENA
we => mem[6][4].ENA
we => mem[6][3].ENA
we => mem[6][2].ENA
we => mem[6][1].ENA
we => mem[6][0].ENA
we => mem[5][7].ENA
we => mem[5][6].ENA
we => mem[5][5].ENA
we => mem[5][4].ENA
we => mem[5][3].ENA
we => mem[5][2].ENA
we => mem[5][1].ENA
we => mem[5][0].ENA
we => mem[4][7].ENA
we => mem[4][6].ENA
we => mem[4][5].ENA
we => mem[4][4].ENA
we => mem[4][3].ENA
we => mem[4][2].ENA
we => mem[4][1].ENA
we => mem[4][0].ENA
we => mem[3][7].ENA
we => mem[3][6].ENA
we => mem[3][5].ENA
we => mem[3][4].ENA
we => mem[3][3].ENA
we => mem[3][2].ENA
we => mem[3][1].ENA
we => mem[3][0].ENA
we => mem[2][7].ENA
we => mem[2][6].ENA
we => mem[2][5].ENA
we => mem[2][4].ENA
we => mem[2][3].ENA
we => mem[2][2].ENA
we => mem[2][1].ENA
we => mem[2][0].ENA
we => mem[1][7].ENA
we => mem[1][6].ENA
we => mem[1][5].ENA
we => mem[1][4].ENA
we => mem[1][3].ENA
we => mem[1][2].ENA
we => mem[1][1].ENA
we => mem[1][0].ENA
we => mem[0][7].ENA
we => mem[0][6].ENA
we => mem[0][5].ENA
we => mem[0][4].ENA
we => mem[0][3].ENA
we => mem[0][2].ENA
we => mem[0][1].ENA
we => mem[0][0].ENA
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[2][0].ACLR
reset => mem[2][1].ACLR
reset => mem[2][2].ACLR
reset => mem[2][3].ACLR
reset => mem[2][4].ACLR
reset => mem[2][5].ACLR
reset => mem[2][6].ACLR
reset => mem[2][7].ACLR
reset => mem[3][0].ACLR
reset => mem[3][1].ACLR
reset => mem[3][2].ACLR
reset => mem[3][3].ACLR
reset => mem[3][4].ACLR
reset => mem[3][5].ACLR
reset => mem[3][6].ACLR
reset => mem[3][7].ACLR
reset => mem[4][0].ACLR
reset => mem[4][1].ACLR
reset => mem[4][2].ACLR
reset => mem[4][3].ACLR
reset => mem[4][4].ACLR
reset => mem[4][5].ACLR
reset => mem[4][6].ACLR
reset => mem[4][7].ACLR
reset => mem[5][0].ACLR
reset => mem[5][1].ACLR
reset => mem[5][2].ACLR
reset => mem[5][3].ACLR
reset => mem[5][4].ACLR
reset => mem[5][5].ACLR
reset => mem[5][6].ACLR
reset => mem[5][7].ACLR
reset => mem[6][0].ACLR
reset => mem[6][1].ACLR
reset => mem[6][2].ACLR
reset => mem[6][3].ACLR
reset => mem[6][4].ACLR
reset => mem[6][5].ACLR
reset => mem[6][6].ACLR
reset => mem[6][7].ACLR
reset => mem[7][0].ACLR
reset => mem[7][1].ACLR
reset => mem[7][2].ACLR
reset => mem[7][3].ACLR
reset => mem[7][4].ACLR
reset => mem[7][5].ACLR
reset => mem[7][6].ACLR
reset => mem[7][7].ACLR
reset => data_out[0].ENA
reset => data_out[7].ENA
reset => data_out[6].ENA
reset => data_out[5].ENA
reset => data_out[4].ENA
reset => data_out[3].ENA
reset => data_out[2].ENA
reset => data_out[1].ENA


