<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>I/O Interface - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon.svg">
        <link rel="shortcut icon" href="../../favicon.png">
        <link rel="stylesheet" href="../../css/variables.css">
        <link rel="stylesheet" href="../../css/general.css">
        <link rel="stylesheet" href="../../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="io-interface"><a class="header" href="#io-interface">I/O Interface</a></h1>
<p>TODO: document</p>
<h2 id="tile-iois3"><a class="header" href="#tile-iois3">Tile IOI.S3</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0"><a class="header" href="#bel-io0">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3 bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN4</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA8</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC8</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA24</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA28</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA0</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA16</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA4</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1"><a class="header" href="#bel-io1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3 bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN5</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA9</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA25</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA29</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA1</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA17</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA5</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2"><a class="header" href="#bel-io2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3 bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN6</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA10</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK2</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK6</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC14</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA26</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA30</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK7</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA2</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA18</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3 bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>IO0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>IO1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>IO2.SR</td></tr>
<tr><td>IMUX.IOCLK0</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.IOCLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK2</td><td>IO2.ICLK1</td></tr>
<tr><td>IMUX.IOCLK3</td><td>IO2.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK4</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOCLK5</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.IOCLK6</td><td>IO2.ICLK2</td></tr>
<tr><td>IMUX.IOCLK7</td><td>IO2.OTCLK2</td></tr>
<tr><td>IMUX.CE0</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.CE2</td><td>IO2.OCE</td></tr>
<tr><td>IMUX.DATA0</td><td>IO0.REV</td></tr>
<tr><td>IMUX.DATA1</td><td>IO1.REV</td></tr>
<tr><td>IMUX.DATA2</td><td>IO2.REV</td></tr>
<tr><td>IMUX.DATA4</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.DATA5</td><td>IO1.TCE</td></tr>
<tr><td>IMUX.DATA6</td><td>IO2.TCE</td></tr>
<tr><td>IMUX.DATA8</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.DATA9</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.DATA10</td><td>IO2.ICE</td></tr>
<tr><td>IMUX.DATA16</td><td>IO0.T1</td></tr>
<tr><td>IMUX.DATA17</td><td>IO1.T1</td></tr>
<tr><td>IMUX.DATA18</td><td>IO2.T1</td></tr>
<tr><td>IMUX.DATA20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.DATA21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.DATA22</td><td>IO2.T2</td></tr>
<tr><td>IMUX.DATA24</td><td>IO0.O1</td></tr>
<tr><td>IMUX.DATA25</td><td>IO1.O1</td></tr>
<tr><td>IMUX.DATA26</td><td>IO2.O1</td></tr>
<tr><td>IMUX.DATA28</td><td>IO0.O2</td></tr>
<tr><td>IMUX.DATA29</td><td>IO1.O2</td></tr>
<tr><td>IMUX.DATA30</td><td>IO2.O2</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.T</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.T</td></tr>
<tr><td>OUT.FAN2</td><td>IO2.T</td></tr>
<tr><td>OUT.FAN4</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN5</td><td>IO1.I</td></tr>
<tr><td>OUT.FAN6</td><td>IO2.I</td></tr>
<tr><td>OUT.SEC8</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ1</td></tr>
<tr><td>OUT.SEC10</td><td>IO2.IQ1</td></tr>
<tr><td>OUT.SEC12</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC13</td><td>IO1.IQ2</td></tr>
<tr><td>OUT.SEC14</td><td>IO2.IQ2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3 bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-spartan3-IOI.S3-IO2:TMUX">IO2:TMUX[2]</a>
</td>
<td title="0.1.59">
<a href="#tile-spartan3-IOI.S3-IO2:OMUX">IO2:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-spartan3-IOI.S3-IO2:TFF2_LATCH">IO2:TFF2_LATCH</a>
</td>
<td title="0.1.58">
<a href="#tile-spartan3-IOI.S3-IO2:OFF2_LATCH">IO2:OFF2_LATCH</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-spartan3-IOI.S3-IO2:TFF1_LATCH">IO2:TFF1_LATCH</a>
</td>
<td title="0.1.57">
<a href="#tile-spartan3-IOI.S3-IO2:OFF1_LATCH">IO2:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-spartan3-IOI.S3-IO2:INV.TCE">~IO2:INV.TCE</a>
</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-spartan3-IOI.S3-IO2:TMUX">IO2:TMUX[0]</a>
</td>
<td title="0.1.56">
<a href="#tile-spartan3-IOI.S3-IO2:OMUX">IO2:OMUX[0]</a>
</td>
<td title="0.2.56">
<a href="#tile-spartan3-IOI.S3-IO2:IFF2_SRVAL">~IO2:IFF2_SRVAL</a>
</td>
<td title="0.3.56">
<a href="#tile-spartan3-IOI.S3-IO2:INV.OTCLK1">~IO2:INV.OTCLK1</a>
</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-spartan3-IOI.S3-IO2:TMUX">IO2:TMUX[3]</a>
</td>
<td title="0.1.55">
<a href="#tile-spartan3-IOI.S3-IO2:OMUX">IO2:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.55">
<a href="#tile-spartan3-IOI.S3-IO2:INV.OTCLK2">~IO2:INV.OTCLK2</a>
</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-spartan3-IOI.S3-IO2:TMUX">IO2:TMUX[1]</a>
</td>
<td title="0.1.54">
<a href="#tile-spartan3-IOI.S3-IO2:OMUX">IO2:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-spartan3-IOI.S3-IO2:INV.ICE">~IO2:INV.ICE</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-spartan3-IOI.S3-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</a>
</td>
<td title="0.1.53">
<a href="#tile-spartan3-IOI.S3-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.53">
<a href="#tile-spartan3-IOI.S3-IO2:INV.ICLK1">~IO2:INV.ICLK1</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-spartan3-IOI.S3-IO2:INV.T1">IO2:INV.T1</a>
</td>
<td title="0.1.52">
<a href="#tile-spartan3-IOI.S3-IO2:INV.O1">IO2:INV.O1</a>
</td>
<td title="0.2.52">
<a href="#tile-spartan3-IOI.S3-IO2:IFF2_INIT">~IO2:IFF2_INIT</a>
</td>
<td title="0.3.52">
<a href="#tile-spartan3-IOI.S3-IO2:INV.ICLK2">~IO2:INV.ICLK2</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-spartan3-IOI.S3-IO2:INV.T2">IO2:INV.T2</a>
</td>
<td title="0.1.51">
<a href="#tile-spartan3-IOI.S3-IO2:INV.O2">IO2:INV.O2</a>
</td>
<td title="0.2.51">
<a href="#tile-spartan3-IOI.S3-IO2:IFF_LATCH">IO2:IFF_LATCH</a>
</td>
<td title="0.3.51">
<a href="#tile-spartan3-IOI.S3-IO2:INV.REV">~IO2:INV.REV</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-spartan3-IOI.S3-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</a>
</td>
<td title="0.1.50">
<a href="#tile-spartan3-IOI.S3-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</a>
</td>
<td title="0.2.50">
<a href="#tile-spartan3-IOI.S3-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</a>
</td>
<td title="0.3.50">
<a href="#tile-spartan3-IOI.S3-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-spartan3-IOI.S3-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</a>
</td>
<td title="0.1.49">
<a href="#tile-spartan3-IOI.S3-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</a>
</td>
<td title="0.2.49">
<a href="#tile-spartan3-IOI.S3-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-spartan3-IOI.S3-IO2:TFF_INIT">~IO2:TFF_INIT</a>
</td>
<td title="0.1.48">
<a href="#tile-spartan3-IOI.S3-IO2:OFF_INIT">~IO2:OFF_INIT</a>
</td>
<td title="0.2.48">
<a href="#tile-spartan3-IOI.S3-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td title="0.2.47">
<a href="#tile-spartan3-IOI.S3-IO2:IFF1_INIT">~IO2:IFF1_INIT</a>
</td>
<td title="0.3.47">
<a href="#tile-spartan3-IOI.S3-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-spartan3-IOI.S3-IO2:TFF2_SRVAL">~IO2:TFF2_SRVAL</a>
</td>
<td title="0.1.45">
<a href="#tile-spartan3-IOI.S3-IO2:OFF2_SRVAL">~IO2:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-spartan3-IOI.S3-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-spartan3-IOI.S3-IO2:TFF1_SRVAL">~IO2:TFF1_SRVAL</a>
</td>
<td title="0.1.43">
<a href="#tile-spartan3-IOI.S3-IO2:OFF1_SRVAL">~IO2:OFF1_SRVAL</a>
</td>
<td title="0.2.43">
<a href="#tile-spartan3-IOI.S3-IO2:IFF1_SRVAL">~IO2:IFF1_SRVAL</a>
</td>
<td title="0.3.43">
<a href="#tile-spartan3-IOI.S3-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-spartan3-IOI.S3-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.40">
<a href="#tile-spartan3-IOI.S3-IO2:READBACK_I">IO2:READBACK_I</a>
</td>
</tr>
<tr><td>39</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.39">
<a href="#tile-spartan3-IOI.S3-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
</tr>
<tr><td>38</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-spartan3-IOI.S3-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>37</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan3-IOI.S3-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.36">
<a href="#tile-spartan3-IOI.S3-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
<td title="0.2.36">
<a href="#tile-spartan3-IOI.S3-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.3.36">
<a href="#tile-spartan3-IOI.S3-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-spartan3-IOI.S3-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan3-IOI.S3-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td title="0.1.34">
<a href="#tile-spartan3-IOI.S3-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td>-</td>
<td>-</td>
<td title="0.2.32">
<a href="#tile-spartan3-IOI.S3-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td title="0.3.32">
<a href="#tile-spartan3-IOI.S3-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-spartan3-IOI.S3-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.1.31">
<a href="#tile-spartan3-IOI.S3-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.2.31">
<a href="#tile-spartan3-IOI.S3-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan3-IOI.S3-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.1.30">
<a href="#tile-spartan3-IOI.S3-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.2.30">
<a href="#tile-spartan3-IOI.S3-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan3-IOI.S3-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-spartan3-IOI.S3-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.2.29">
<a href="#tile-spartan3-IOI.S3-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td title="0.3.29">
<a href="#tile-spartan3-IOI.S3-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan3-IOI.S3-IO1:INV.T2">IO1:INV.T2</a>
</td>
<td title="0.1.28">
<a href="#tile-spartan3-IOI.S3-IO1:INV.O2">IO1:INV.O2</a>
</td>
<td title="0.2.28">
<a href="#tile-spartan3-IOI.S3-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td title="0.3.28">
<a href="#tile-spartan3-IOI.S3-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan3-IOI.S3-IO1:INV.T1">IO1:INV.T1</a>
</td>
<td title="0.1.27">
<a href="#tile-spartan3-IOI.S3-IO1:INV.O1">IO1:INV.O1</a>
</td>
<td title="0.2.27">
<a href="#tile-spartan3-IOI.S3-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.3.27">
<a href="#tile-spartan3-IOI.S3-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan3-IOI.S3-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td title="0.1.26">
<a href="#tile-spartan3-IOI.S3-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-spartan3-IOI.S3-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan3-IOI.S3-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td title="0.1.25">
<a href="#tile-spartan3-IOI.S3-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-spartan3-IOI.S3-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan3-IOI.S3-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-spartan3-IOI.S3-IO1:OMUX">IO1:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.24">
<a href="#tile-spartan3-IOI.S3-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-spartan3-IOI.S3-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-spartan3-IOI.S3-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.2.23">
<a href="#tile-spartan3-IOI.S3-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td title="0.3.23">
<a href="#tile-spartan3-IOI.S3-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan3-IOI.S3-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td title="0.1.22">
<a href="#tile-spartan3-IOI.S3-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-spartan3-IOI.S3-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan3-IOI.S3-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.21">
<a href="#tile-spartan3-IOI.S3-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan3-IOI.S3-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td title="0.1.20">
<a href="#tile-spartan3-IOI.S3-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan3-IOI.S3-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td title="0.1.19">
<a href="#tile-spartan3-IOI.S3-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan3-IOI.S3-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.18">
<a href="#tile-spartan3-IOI.S3-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan3-IOI.S3-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-spartan3-IOI.S3-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.17">
<a href="#tile-spartan3-IOI.S3-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan3-IOI.S3-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td title="0.1.16">
<a href="#tile-spartan3-IOI.S3-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-spartan3-IOI.S3-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td title="0.3.16">
<a href="#tile-spartan3-IOI.S3-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan3-IOI.S3-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td title="0.1.15">
<a href="#tile-spartan3-IOI.S3-IO0:OMUX">IO0:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-spartan3-IOI.S3-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-spartan3-IOI.S3-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-spartan3-IOI.S3-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-spartan3-IOI.S3-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan3-IOI.S3-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-spartan3-IOI.S3-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.13">
<a href="#tile-spartan3-IOI.S3-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan3-IOI.S3-IO0:INV.T1">IO0:INV.T1</a>
</td>
<td title="0.1.12">
<a href="#tile-spartan3-IOI.S3-IO0:INV.O1">IO0:INV.O1</a>
</td>
<td title="0.2.12">
<a href="#tile-spartan3-IOI.S3-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.3.12">
<a href="#tile-spartan3-IOI.S3-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan3-IOI.S3-IO0:INV.T2">IO0:INV.T2</a>
</td>
<td title="0.1.11">
<a href="#tile-spartan3-IOI.S3-IO0:INV.O2">IO0:INV.O2</a>
</td>
<td title="0.2.11">
<a href="#tile-spartan3-IOI.S3-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td title="0.3.11">
<a href="#tile-spartan3-IOI.S3-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan3-IOI.S3-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.1.10">
<a href="#tile-spartan3-IOI.S3-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.2.10">
<a href="#tile-spartan3-IOI.S3-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td title="0.3.10">
<a href="#tile-spartan3-IOI.S3-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan3-IOI.S3-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-spartan3-IOI.S3-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.2.9">
<a href="#tile-spartan3-IOI.S3-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan3-IOI.S3-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.1.8">
<a href="#tile-spartan3-IOI.S3-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.2.8">
<a href="#tile-spartan3-IOI.S3-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>7</td>
<td>-</td>
<td>-</td>
<td title="0.2.7">
<a href="#tile-spartan3-IOI.S3-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td title="0.3.7">
<a href="#tile-spartan3-IOI.S3-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan3-IOI.S3-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-spartan3-IOI.S3-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-spartan3-IOI.S3-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan3-IOI.S3-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.3">
<a href="#tile-spartan3-IOI.S3-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
<td title="0.2.3">
<a href="#tile-spartan3-IOI.S3-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.3.3">
<a href="#tile-spartan3-IOI.S3-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-spartan3-IOI.S3-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.0">
<a href="#tile-spartan3-IOI.S3-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.2.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.2.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.2.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.25</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.1.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.1.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF1_INIT">IO2:IFF1_INIT</th>
<th>0.2.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF1_SRVAL">IO2:IFF1_SRVAL</th>
<th>0.2.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF2_INIT">IO2:IFF2_INIT</th>
<th>0.2.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF2_SRVAL">IO2:IFF2_SRVAL</th>
<th>0.2.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.ICE">IO2:INV.ICE</th>
<th>0.3.54</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.ICLK1">IO2:INV.ICLK1</th>
<th>0.3.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.ICLK2">IO2:INV.ICLK2</th>
<th>0.3.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.OTCLK1">IO2:INV.OTCLK1</th>
<th>0.3.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.OTCLK2">IO2:INV.OTCLK2</th>
<th>0.3.55</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.REV">IO2:INV.REV</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.TCE">IO2:INV.TCE</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF1_SRVAL">IO2:OFF1_SRVAL</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF2_SRVAL">IO2:OFF2_SRVAL</th>
<th>0.1.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF_INIT">IO2:OFF_INIT</th>
<th>0.1.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF1_SRVAL">IO2:TFF1_SRVAL</th>
<th>0.0.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF2_SRVAL">IO2:TFF2_SRVAL</th>
<th>0.0.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF_INIT">IO2:TFF_INIT</th>
<th>0.0.48</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.O1">IO0:INV.O1</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.O2">IO0:INV.O2</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.T1">IO0:INV.T1</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:INV.T2">IO0:INV.T2</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.1.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.2.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.2.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.2.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.3.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.O1">IO1:INV.O1</th>
<th>0.1.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.O2">IO1:INV.O2</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.T1">IO1:INV.T1</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:INV.T2">IO1:INV.T2</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.3.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.1.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.0.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF_LATCH">IO2:IFF_LATCH</th>
<th>0.2.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</th>
<th>0.2.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</th>
<th>0.2.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</th>
<th>0.3.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.O1">IO2:INV.O1</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.O2">IO2:INV.O2</th>
<th>0.1.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.T1">IO2:INV.T1</th>
<th>0.0.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:INV.T2">IO2:INV.T2</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</th>
<th>0.3.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF1_LATCH">IO2:OFF1_LATCH</th>
<th>0.1.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF2_LATCH">IO2:OFF2_LATCH</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:READBACK_I">IO2:READBACK_I</th>
<th>0.3.40</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF1_LATCH">IO2:TFF1_LATCH</th>
<th>0.0.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF2_LATCH">IO2:TFF2_LATCH</th>
<th>0.0.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</th>
<th>0.0.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</th>
<th>0.0.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</th>
<th>0.0.53</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3-IO0:OMUX">IO0:OMUX</th>
<th>0.1.15</th>
<th>0.1.19</th>
<th>0.1.14</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:OMUX">IO1:OMUX</th>
<th>0.1.24</th>
<th>0.1.20</th>
<th>0.1.25</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:OMUX">IO2:OMUX</th>
<th>0.1.55</th>
<th>0.1.59</th>
<th>0.1.54</th>
<th>0.1.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3-IO0:TMUX">IO0:TMUX</th>
<th>0.0.15</th>
<th>0.0.19</th>
<th>0.0.14</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TMUX">IO1:TMUX</th>
<th>0.0.24</th>
<th>0.0.20</th>
<th>0.0.25</th>
<th>0.0.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TMUX">IO2:TMUX</th>
<th>0.0.55</th>
<th>0.0.59</th>
<th>0.0.54</th>
<th>0.0.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.3.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX</th>
<th>0.3.44</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iois3e"><a class="header" href="#tile-iois3e">Tile IOI.S3E</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0-1"><a class="header" href="#bel-io0-1">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3E bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN4</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA8</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC8</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA24</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA28</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA0</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA16</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA4</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-1"><a class="header" href="#bel-io1-1">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3E bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN5</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA9</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA25</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA29</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA1</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA17</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA5</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-1"><a class="header" href="#bel-io2-1">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3E bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN6</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA10</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK2</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK6</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC14</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA26</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA30</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK7</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA2</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA18</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>IO0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>IO1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>IO2.SR</td></tr>
<tr><td>IMUX.IOCLK0</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.IOCLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK2</td><td>IO2.ICLK1</td></tr>
<tr><td>IMUX.IOCLK3</td><td>IO2.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK4</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOCLK5</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.IOCLK6</td><td>IO2.ICLK2</td></tr>
<tr><td>IMUX.IOCLK7</td><td>IO2.OTCLK2</td></tr>
<tr><td>IMUX.CE0</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.CE2</td><td>IO2.OCE</td></tr>
<tr><td>IMUX.DATA0</td><td>IO0.REV</td></tr>
<tr><td>IMUX.DATA1</td><td>IO1.REV</td></tr>
<tr><td>IMUX.DATA2</td><td>IO2.REV</td></tr>
<tr><td>IMUX.DATA4</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.DATA5</td><td>IO1.TCE</td></tr>
<tr><td>IMUX.DATA6</td><td>IO2.TCE</td></tr>
<tr><td>IMUX.DATA8</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.DATA9</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.DATA10</td><td>IO2.ICE</td></tr>
<tr><td>IMUX.DATA16</td><td>IO0.T1</td></tr>
<tr><td>IMUX.DATA17</td><td>IO1.T1</td></tr>
<tr><td>IMUX.DATA18</td><td>IO2.T1</td></tr>
<tr><td>IMUX.DATA20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.DATA21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.DATA22</td><td>IO2.T2</td></tr>
<tr><td>IMUX.DATA24</td><td>IO0.O1</td></tr>
<tr><td>IMUX.DATA25</td><td>IO1.O1</td></tr>
<tr><td>IMUX.DATA26</td><td>IO2.O1</td></tr>
<tr><td>IMUX.DATA28</td><td>IO0.O2</td></tr>
<tr><td>IMUX.DATA29</td><td>IO1.O2</td></tr>
<tr><td>IMUX.DATA30</td><td>IO2.O2</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.T</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.T</td></tr>
<tr><td>OUT.FAN2</td><td>IO2.T</td></tr>
<tr><td>OUT.FAN4</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN5</td><td>IO1.I</td></tr>
<tr><td>OUT.FAN6</td><td>IO2.I</td></tr>
<tr><td>OUT.SEC8</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ1</td></tr>
<tr><td>OUT.SEC10</td><td>IO2.IQ1</td></tr>
<tr><td>OUT.SEC12</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC13</td><td>IO1.IQ2</td></tr>
<tr><td>OUT.SEC14</td><td>IO2.IQ2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3E bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-spartan3-IOI.S3E-IO2:TMUX">IO2:TMUX[2]</a>
</td>
<td title="0.1.59">
<a href="#tile-spartan3-IOI.S3E-IO2:OMUX">IO2:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF2_LATCH">IO2:TFF2_LATCH</a>
</td>
<td title="0.1.58">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF2_LATCH">IO2:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-spartan3-IOI.S3E-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF1_LATCH">IO2:TFF1_LATCH</a>
</td>
<td title="0.1.57">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF1_LATCH">IO2:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.TCE">~IO2:INV.TCE</a>
</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-spartan3-IOI.S3E-IO2:TMUX">IO2:TMUX[0]</a>
</td>
<td title="0.1.56">
<a href="#tile-spartan3-IOI.S3E-IO2:OMUX">IO2:OMUX[0]</a>
</td>
<td title="0.2.56">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF2_SRVAL">~IO2:IFF2_SRVAL</a>
</td>
<td title="0.3.56">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.OTCLK1">~IO2:INV.OTCLK1</a>
</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-spartan3-IOI.S3E-IO2:TMUX">IO2:TMUX[3]</a>
</td>
<td title="0.1.55">
<a href="#tile-spartan3-IOI.S3E-IO2:OMUX">IO2:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.55">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.OTCLK2">~IO2:INV.OTCLK2</a>
</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-spartan3-IOI.S3E-IO2:TMUX">IO2:TMUX[1]</a>
</td>
<td title="0.1.54">
<a href="#tile-spartan3-IOI.S3E-IO2:OMUX">IO2:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.ICE">~IO2:INV.ICE</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</a>
</td>
<td title="0.1.53">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.53">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.ICLK1">~IO2:INV.ICLK1</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.T1">IO2:INV.T1</a>
</td>
<td title="0.1.52">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.O1">IO2:INV.O1</a>
</td>
<td title="0.2.52">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF2_INIT">~IO2:IFF2_INIT</a>
</td>
<td title="0.3.52">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.ICLK2">~IO2:INV.ICLK2</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.T2">IO2:INV.T2</a>
</td>
<td title="0.1.51">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.O2">IO2:INV.O2</a>
</td>
<td title="0.2.51">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF_LATCH">IO2:IFF_LATCH</a>
</td>
<td title="0.3.51">
<a href="#tile-spartan3-IOI.S3E-IO2:INV.REV">~IO2:INV.REV</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</a>
</td>
<td title="0.1.50">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</a>
</td>
<td title="0.2.50">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</a>
</td>
<td title="0.3.50">
<a href="#tile-spartan3-IOI.S3E-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</a>
</td>
<td title="0.1.49">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</a>
</td>
<td title="0.2.49">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF_INIT">~IO2:TFF_INIT</a>
</td>
<td title="0.1.48">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF_INIT">~IO2:OFF_INIT</a>
</td>
<td title="0.2.48">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</a>
</td>
<td title="0.3.48">
<a href="#tile-spartan3-IOI.S3E-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-spartan3-IOI.S3E-IO2:MISR_RESET">IO2:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.47">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF1_INIT">~IO2:IFF1_INIT</a>
</td>
<td title="0.3.47">
<a href="#tile-spartan3-IOI.S3E-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-spartan3-IOI.S3E-IO2:MISR_ENABLE">IO2:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF2_SRVAL">~IO2:TFF2_SRVAL</a>
</td>
<td title="0.1.45">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF2_SRVAL">~IO2:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-spartan3-IOI.S3E-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-spartan3-IOI.S3E-IO2:TFF1_SRVAL">~IO2:TFF1_SRVAL</a>
</td>
<td title="0.1.43">
<a href="#tile-spartan3-IOI.S3E-IO2:OFF1_SRVAL">~IO2:OFF1_SRVAL</a>
</td>
<td title="0.2.43">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF1_SRVAL">~IO2:IFF1_SRVAL</a>
</td>
<td title="0.3.43">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.42">
<a href="#tile-spartan3-IOI.S3E-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-spartan3-IOI.S3E-IO2:MISR_CLOCK">IO2:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-spartan3-IOI.S3E-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-spartan3-IOI.S3E-IO2:MISR_CLOCK">IO2:MISR_CLOCK[0]</a>
</td>
<td title="0.1.40">
<a href="#tile-spartan3-IOI.S3E-IO2:PCICE_MUX">IO2:PCICE_MUX[0]</a>
</td>
<td title="0.2.40">
<a href="#tile-spartan3-IOI.S3E-IO2:PCICE_MUX">IO2:PCICE_MUX[1]</a>
</td>
<td title="0.3.40">
<a href="#tile-spartan3-IOI.S3E-IO2:READBACK_I">IO2:READBACK_I</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-spartan3-IOI.S3E-IO1:MISR_CLOCK">IO1:MISR_CLOCK[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-spartan3-IOI.S3E-IO1:PCICE_MUX">IO1:PCICE_MUX[0]</a>
</td>
<td title="0.2.39">
<a href="#tile-spartan3-IOI.S3E-IO1:PCICE_MUX">IO1:PCICE_MUX[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-spartan3-IOI.S3E-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-spartan3-IOI.S3E-IO1:MISR_CLOCK">IO1:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-spartan3-IOI.S3E-IO0:O2_DDRMUX">IO0:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.37">
<a href="#tile-spartan3-IOI.S3E-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.36">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
<td title="0.2.36">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.3.36">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td title="0.1.35">
<a href="#tile-spartan3-IOI.S3E-IO0:O1_DDRMUX">IO0:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-spartan3-IOI.S3E-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td title="0.1.34">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-spartan3-IOI.S3E-IO1:MISR_ENABLE">IO1:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-spartan3-IOI.S3E-IO1:MISR_RESET">IO1:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.32">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td title="0.3.32">
<a href="#tile-spartan3-IOI.S3E-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.1.31">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.2.31">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.1.30">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.2.30">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td title="0.3.30">
<a href="#tile-spartan3-IOI.S3E-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.2.29">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td title="0.3.29">
<a href="#tile-spartan3-IOI.S3E-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.T2">IO1:INV.T2</a>
</td>
<td title="0.1.28">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.O2">IO1:INV.O2</a>
</td>
<td title="0.2.28">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td title="0.3.28">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.T1">IO1:INV.T1</a>
</td>
<td title="0.1.27">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.O1">IO1:INV.O1</a>
</td>
<td title="0.2.27">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.3.27">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td title="0.1.26">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan3-IOI.S3E-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td title="0.1.25">
<a href="#tile-spartan3-IOI.S3E-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan3-IOI.S3E-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-spartan3-IOI.S3E-IO1:OMUX">IO1:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.24">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-spartan3-IOI.S3E-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-spartan3-IOI.S3E-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.2.23">
<a href="#tile-spartan3-IOI.S3E-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td title="0.3.23">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td title="0.1.22">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-spartan3-IOI.S3E-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan3-IOI.S3E-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.21">
<a href="#tile-spartan3-IOI.S3E-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.21">
<a href="#tile-spartan3-IOI.S3E-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan3-IOI.S3E-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td title="0.1.20">
<a href="#tile-spartan3-IOI.S3E-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan3-IOI.S3E-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td title="0.1.19">
<a href="#tile-spartan3-IOI.S3E-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.18">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.18">
<a href="#tile-spartan3-IOI.S3E-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.17">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan3-IOI.S3E-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td title="0.1.16">
<a href="#tile-spartan3-IOI.S3E-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td title="0.3.16">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan3-IOI.S3E-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td title="0.1.15">
<a href="#tile-spartan3-IOI.S3E-IO0:OMUX">IO0:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-spartan3-IOI.S3E-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-spartan3-IOI.S3E-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.13">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.T1">IO0:INV.T1</a>
</td>
<td title="0.1.12">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.O1">IO0:INV.O1</a>
</td>
<td title="0.2.12">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.3.12">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.T2">IO0:INV.T2</a>
</td>
<td title="0.1.11">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.O2">IO0:INV.O2</a>
</td>
<td title="0.2.11">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td title="0.3.11">
<a href="#tile-spartan3-IOI.S3E-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.1.10">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.2.10">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td title="0.3.10">
<a href="#tile-spartan3-IOI.S3E-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.2.9">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.1.8">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.2.8">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td title="0.3.8">
<a href="#tile-spartan3-IOI.S3E-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-spartan3-IOI.S3E-IO0:MISR_RESET">IO0:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.7">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td title="0.3.7">
<a href="#tile-spartan3-IOI.S3E-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-spartan3-IOI.S3E-IO0:MISR_ENABLE">IO0:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.1.4">
<a href="#tile-spartan3-IOI.S3E-IO1:O1_DDRMUX">IO1:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-spartan3-IOI.S3E-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan3-IOI.S3E-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.3">
<a href="#tile-spartan3-IOI.S3E-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
<td title="0.2.3">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.3.3">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-spartan3-IOI.S3E-IO1:O2_DDRMUX">IO1:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-spartan3-IOI.S3E-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-spartan3-IOI.S3E-IO0:MISR_CLOCK">IO0:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-spartan3-IOI.S3E-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan3-IOI.S3E-IO0:MISR_CLOCK">IO0:MISR_CLOCK[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-spartan3-IOI.S3E-IO0:PCICE_MUX">IO0:PCICE_MUX[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-spartan3-IOI.S3E-IO0:PCICE_MUX">IO0:PCICE_MUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-spartan3-IOI.S3E-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX</th>
<th>0.3.21</th>
<th>0.3.37</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX</th>
<th>0.3.18</th>
<th>0.3.2</th>
<th>0.3.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX</th>
<th>0.3.58</th>
<th>0.3.42</th>
<th>0.3.48</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IFFDMUX</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IDDRIN1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IDDRIN2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.2.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.2.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.2.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.25</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.1.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.1.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF1_INIT">IO2:IFF1_INIT</th>
<th>0.2.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF1_SRVAL">IO2:IFF1_SRVAL</th>
<th>0.2.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF2_INIT">IO2:IFF2_INIT</th>
<th>0.2.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF2_SRVAL">IO2:IFF2_SRVAL</th>
<th>0.2.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.ICE">IO2:INV.ICE</th>
<th>0.3.54</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.ICLK1">IO2:INV.ICLK1</th>
<th>0.3.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.ICLK2">IO2:INV.ICLK2</th>
<th>0.3.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.OTCLK1">IO2:INV.OTCLK1</th>
<th>0.3.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.OTCLK2">IO2:INV.OTCLK2</th>
<th>0.3.55</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.REV">IO2:INV.REV</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.TCE">IO2:INV.TCE</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF1_SRVAL">IO2:OFF1_SRVAL</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF2_SRVAL">IO2:OFF2_SRVAL</th>
<th>0.1.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF_INIT">IO2:OFF_INIT</th>
<th>0.1.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF1_SRVAL">IO2:TFF1_SRVAL</th>
<th>0.0.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF2_SRVAL">IO2:TFF2_SRVAL</th>
<th>0.0.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF_INIT">IO2:TFF_INIT</th>
<th>0.0.48</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.O1">IO0:INV.O1</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.O2">IO0:INV.O2</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.T1">IO0:INV.T1</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:INV.T2">IO0:INV.T2</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:MISR_ENABLE">IO0:MISR_ENABLE</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:MISR_RESET">IO0:MISR_RESET</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.1.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.2.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.2.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.2.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.3.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.O1">IO1:INV.O1</th>
<th>0.1.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.O2">IO1:INV.O2</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.T1">IO1:INV.T1</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:INV.T2">IO1:INV.T2</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.3.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:MISR_ENABLE">IO1:MISR_ENABLE</th>
<th>0.0.33</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:MISR_RESET">IO1:MISR_RESET</th>
<th>0.0.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.1.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.0.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF_LATCH">IO2:IFF_LATCH</th>
<th>0.2.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</th>
<th>0.2.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</th>
<th>0.2.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</th>
<th>0.3.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.O1">IO2:INV.O1</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.O2">IO2:INV.O2</th>
<th>0.1.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.T1">IO2:INV.T1</th>
<th>0.0.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:INV.T2">IO2:INV.T2</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</th>
<th>0.3.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:MISR_ENABLE">IO2:MISR_ENABLE</th>
<th>0.0.46</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:MISR_RESET">IO2:MISR_RESET</th>
<th>0.0.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF1_LATCH">IO2:OFF1_LATCH</th>
<th>0.1.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF2_LATCH">IO2:OFF2_LATCH</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:READBACK_I">IO2:READBACK_I</th>
<th>0.3.40</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF1_LATCH">IO2:TFF1_LATCH</th>
<th>0.0.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF2_LATCH">IO2:TFF2_LATCH</th>
<th>0.0.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</th>
<th>0.0.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</th>
<th>0.0.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</th>
<th>0.0.53</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:MISR_CLOCK">IO0:MISR_CLOCK</th>
<th>0.0.1</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:MISR_CLOCK">IO1:MISR_CLOCK</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:MISR_CLOCK">IO2:MISR_CLOCK</th>
<th>0.0.41</th>
<th>0.0.40</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OTCLK1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OTCLK2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:O1_DDRMUX">IO0:O1_DDRMUX</th>
<th>0.1.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:O1_DDRMUX">IO1:O1_DDRMUX</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>O1</td>
<td>0</td>
</tr>
<tr><td>ODDRIN1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:O2_DDRMUX">IO0:O2_DDRMUX</th>
<th>0.0.37</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:O2_DDRMUX">IO1:O2_DDRMUX</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>ODDRIN2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:OMUX">IO0:OMUX</th>
<th>0.1.15</th>
<th>0.1.19</th>
<th>0.1.14</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:OMUX">IO1:OMUX</th>
<th>0.1.24</th>
<th>0.1.20</th>
<th>0.1.25</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:OMUX">IO2:OMUX</th>
<th>0.1.55</th>
<th>0.1.59</th>
<th>0.1.54</th>
<th>0.1.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:PCICE_MUX">IO0:PCICE_MUX</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:PCICE_MUX">IO1:PCICE_MUX</th>
<th>0.2.39</th>
<th>0.1.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:PCICE_MUX">IO2:PCICE_MUX</th>
<th>0.2.40</th>
<th>0.1.40</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PCICE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TMUX">IO0:TMUX</th>
<th>0.0.15</th>
<th>0.0.19</th>
<th>0.0.14</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TMUX">IO1:TMUX</th>
<th>0.0.24</th>
<th>0.0.20</th>
<th>0.0.25</th>
<th>0.0.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TMUX">IO2:TMUX</th>
<th>0.0.55</th>
<th>0.0.59</th>
<th>0.0.54</th>
<th>0.0.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3E-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.3.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3E-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX</th>
<th>0.3.44</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iois3alr"><a class="header" href="#tile-iois3alr">Tile IOI.S3A.LR</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0-2"><a class="header" href="#bel-io0-2">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.LR bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN4</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA8</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC8</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA24</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA28</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA0</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA26</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA30</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA18</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA16</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA4</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-2"><a class="header" href="#bel-io1-2">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.LR bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN5</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA9</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA25</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA29</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA1</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA22</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA10</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA2</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA17</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA5</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.LR bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>IO0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>IO1.SR</td></tr>
<tr><td>IMUX.IOCLK0</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.IOCLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK4</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOCLK5</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.CE0</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.DATA0</td><td>IO0.REV</td></tr>
<tr><td>IMUX.DATA1</td><td>IO1.REV</td></tr>
<tr><td>IMUX.DATA2</td><td>IO1.S3</td></tr>
<tr><td>IMUX.DATA4</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.DATA5</td><td>IO1.TCE</td></tr>
<tr><td>IMUX.DATA8</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.DATA9</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.DATA10</td><td>IO1.S2</td></tr>
<tr><td>IMUX.DATA16</td><td>IO0.T1</td></tr>
<tr><td>IMUX.DATA17</td><td>IO1.T1</td></tr>
<tr><td>IMUX.DATA18</td><td>IO0.S3</td></tr>
<tr><td>IMUX.DATA20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.DATA21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.DATA22</td><td>IO1.S1</td></tr>
<tr><td>IMUX.DATA24</td><td>IO0.O1</td></tr>
<tr><td>IMUX.DATA25</td><td>IO1.O1</td></tr>
<tr><td>IMUX.DATA26</td><td>IO0.S1</td></tr>
<tr><td>IMUX.DATA28</td><td>IO0.O2</td></tr>
<tr><td>IMUX.DATA29</td><td>IO1.O2</td></tr>
<tr><td>IMUX.DATA30</td><td>IO0.S2</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.T</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.T</td></tr>
<tr><td>OUT.FAN4</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN5</td><td>IO1.I</td></tr>
<tr><td>OUT.SEC8</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ1</td></tr>
<tr><td>OUT.SEC12</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC13</td><td>IO1.IQ2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.LR bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>58</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_DELAY">~IO1:IFF_DELAY[1]</a>
</td>
</tr>
<tr><td>57</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:DELAY_VARIABLE">IO1:DELAY_VARIABLE</a>
</td>
</tr>
<tr><td>56</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.56">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:I_DELAY">~IO1:I_DELAY[2]</a>
</td>
</tr>
<tr><td>55</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.55">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:I_DELAY">~IO1:I_DELAY[1]</a>
</td>
</tr>
<tr><td>54</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:I_DELAY">~IO1:I_DELAY[0]</a>
</td>
</tr>
<tr><td>53</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.53">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_DELAY">~IO0:IFF_DELAY[1]</a>
</td>
</tr>
<tr><td>52</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.52">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:I_DELAY">~IO0:I_DELAY[0]</a>
</td>
</tr>
<tr><td>51</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.51">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_DELAY">~IO0:IFF_DELAY[0]</a>
</td>
</tr>
<tr><td>50</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.50">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:I_DELAY">~IO0:I_DELAY[2]</a>
</td>
</tr>
<tr><td>49</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.49">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:I_DELAY">~IO0:I_DELAY[1]</a>
</td>
</tr>
<tr><td>48</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.48">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:DELAY_VARIABLE">IO0:DELAY_VARIABLE</a>
</td>
</tr>
<tr><td>47</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.47">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_DELAY">~IO1:IFF_DELAY[0]</a>
</td>
</tr>
<tr><td>46</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>43</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.42">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:DELAY_COMMON">~IO1:DELAY_COMMON</a>
</td>
</tr>
<tr><td>41</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:DELAY_COMMON">~IO0:DELAY_COMMON</a>
</td>
</tr>
<tr><td>40</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:MISR_CLOCK">IO1:MISR_CLOCK[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:PCICE_MUX">IO1:PCICE_MUX[0]</a>
</td>
<td title="0.2.39">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:PCICE_MUX">IO1:PCICE_MUX[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:MISR_CLOCK">IO1:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:O2_DDRMUX">IO0:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.37">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.36">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
<td title="0.2.36">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.3.36">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td title="0.1.35">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:O1_DDRMUX">IO0:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td title="0.1.34">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:MISR_ENABLE">IO1:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:MISR_RESET">IO1:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.32">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td title="0.3.32">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.1.31">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.2.31">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.1.30">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.2.30">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td title="0.3.30">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.2.29">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td title="0.3.29">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.T2">IO1:INV.T2</a>
</td>
<td title="0.1.28">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.O2">IO1:INV.O2</a>
</td>
<td title="0.2.28">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td title="0.3.28">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.T1">IO1:INV.T1</a>
</td>
<td title="0.1.27">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.O1">IO1:INV.O1</a>
</td>
<td title="0.2.27">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.3.27">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td title="0.1.26">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td title="0.1.25">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OMUX">IO1:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.24">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.2.23">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td title="0.3.23">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td title="0.1.22">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.21">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.21">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td title="0.1.20">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td title="0.1.19">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.18">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.18">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.17">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td title="0.1.16">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td title="0.3.16">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td title="0.1.15">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OMUX">IO0:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.13">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.T1">IO0:INV.T1</a>
</td>
<td title="0.1.12">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.O1">IO0:INV.O1</a>
</td>
<td title="0.2.12">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.3.12">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.T2">IO0:INV.T2</a>
</td>
<td title="0.1.11">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.O2">IO0:INV.O2</a>
</td>
<td title="0.2.11">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td title="0.3.11">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.1.10">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.2.10">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td title="0.3.10">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.2.9">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.1.8">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.2.8">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td title="0.3.8">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:MISR_RESET">IO0:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.7">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td title="0.3.7">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:MISR_ENABLE">IO0:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.1.4">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:O1_DDRMUX">IO1:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.3">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
<td title="0.2.3">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.3.3">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:O2_DDRMUX">IO1:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-spartan3-IOI.S3A.LR-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:MISR_CLOCK">IO0:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:MISR_CLOCK">IO0:MISR_CLOCK[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:PCICE_MUX">IO0:PCICE_MUX[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:PCICE_MUX">IO0:PCICE_MUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-spartan3-IOI.S3A.LR-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:DELAY_COMMON">IO0:DELAY_COMMON</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.2.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:DELAY_COMMON">IO1:DELAY_COMMON</th>
<th>0.3.42</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.2.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.2.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.25</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.1.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.1.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.0.31</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:DELAY_VARIABLE">IO0:DELAY_VARIABLE</th>
<th>0.3.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.O1">IO0:INV.O1</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.O2">IO0:INV.O2</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.T1">IO0:INV.T1</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:INV.T2">IO0:INV.T2</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:MISR_ENABLE">IO0:MISR_ENABLE</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:MISR_RESET">IO0:MISR_RESET</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.1.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:DELAY_VARIABLE">IO1:DELAY_VARIABLE</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.2.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.2.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.2.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.3.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.O1">IO1:INV.O1</th>
<th>0.1.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.O2">IO1:INV.O2</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.T1">IO1:INV.T1</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:INV.T2">IO1:INV.T2</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.3.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:MISR_ENABLE">IO1:MISR_ENABLE</th>
<th>0.0.33</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:MISR_RESET">IO1:MISR_RESET</th>
<th>0.0.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.1.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.0.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.26</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX</th>
<th>0.3.21</th>
<th>0.3.37</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX</th>
<th>0.3.18</th>
<th>0.3.2</th>
<th>0.3.30</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IFFDMUX</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IDDRIN1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IDDRIN2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:IFF_DELAY">IO0:IFF_DELAY</th>
<th>0.3.53</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:IFF_DELAY">IO1:IFF_DELAY</th>
<th>0.3.58</th>
<th>0.3.47</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:I_DELAY">IO0:I_DELAY</th>
<th>0.3.50</th>
<th>0.3.49</th>
<th>0.3.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:I_DELAY">IO1:I_DELAY</th>
<th>0.3.56</th>
<th>0.3.55</th>
<th>0.3.54</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[2]</td>
<td>~[1]</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:MISR_CLOCK">IO0:MISR_CLOCK</th>
<th>0.0.1</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:MISR_CLOCK">IO1:MISR_CLOCK</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OTCLK1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OTCLK2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:O1_DDRMUX">IO0:O1_DDRMUX</th>
<th>0.1.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:O1_DDRMUX">IO1:O1_DDRMUX</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>O1</td>
<td>0</td>
</tr>
<tr><td>ODDRIN1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:O2_DDRMUX">IO0:O2_DDRMUX</th>
<th>0.0.37</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:O2_DDRMUX">IO1:O2_DDRMUX</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>ODDRIN2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:OMUX">IO0:OMUX</th>
<th>0.1.15</th>
<th>0.1.19</th>
<th>0.1.14</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:OMUX">IO1:OMUX</th>
<th>0.1.24</th>
<th>0.1.20</th>
<th>0.1.25</th>
<th>0.1.23</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:PCICE_MUX">IO0:PCICE_MUX</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:PCICE_MUX">IO1:PCICE_MUX</th>
<th>0.2.39</th>
<th>0.1.39</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PCICE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TMUX">IO0:TMUX</th>
<th>0.0.15</th>
<th>0.0.19</th>
<th>0.0.14</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TMUX">IO1:TMUX</th>
<th>0.0.24</th>
<th>0.0.20</th>
<th>0.0.25</th>
<th>0.0.23</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.LR-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.3.35</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iois3ab"><a class="header" href="#tile-iois3ab">Tile IOI.S3A.B</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0-3"><a class="header" href="#bel-io0-3">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.B bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN4</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA8</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC8</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA24</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA28</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA0</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA12</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA7</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA3</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA16</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA4</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-3"><a class="header" href="#bel-io1-3">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.B bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN5</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA9</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA25</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA29</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA1</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA15</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA14</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA11</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA17</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA5</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-2"><a class="header" href="#bel-io2-2">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.B bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN6</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA10</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK2</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK6</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC14</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA26</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA30</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK7</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA2</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA31</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA27</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA23</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA18</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.B bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>IO0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>IO1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>IO2.SR</td></tr>
<tr><td>IMUX.IOCLK0</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.IOCLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK2</td><td>IO2.ICLK1</td></tr>
<tr><td>IMUX.IOCLK3</td><td>IO2.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK4</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOCLK5</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.IOCLK6</td><td>IO2.ICLK2</td></tr>
<tr><td>IMUX.IOCLK7</td><td>IO2.OTCLK2</td></tr>
<tr><td>IMUX.CE0</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.CE2</td><td>IO2.OCE</td></tr>
<tr><td>IMUX.DATA0</td><td>IO0.REV</td></tr>
<tr><td>IMUX.DATA1</td><td>IO1.REV</td></tr>
<tr><td>IMUX.DATA2</td><td>IO2.REV</td></tr>
<tr><td>IMUX.DATA3</td><td>IO0.S3</td></tr>
<tr><td>IMUX.DATA4</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.DATA5</td><td>IO1.TCE</td></tr>
<tr><td>IMUX.DATA6</td><td>IO2.TCE</td></tr>
<tr><td>IMUX.DATA7</td><td>IO0.S2</td></tr>
<tr><td>IMUX.DATA8</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.DATA9</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.DATA10</td><td>IO2.ICE</td></tr>
<tr><td>IMUX.DATA11</td><td>IO1.S3</td></tr>
<tr><td>IMUX.DATA12</td><td>IO0.S1</td></tr>
<tr><td>IMUX.DATA14</td><td>IO1.S2</td></tr>
<tr><td>IMUX.DATA15</td><td>IO1.S1</td></tr>
<tr><td>IMUX.DATA16</td><td>IO0.T1</td></tr>
<tr><td>IMUX.DATA17</td><td>IO1.T1</td></tr>
<tr><td>IMUX.DATA18</td><td>IO2.T1</td></tr>
<tr><td>IMUX.DATA20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.DATA21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.DATA22</td><td>IO2.T2</td></tr>
<tr><td>IMUX.DATA23</td><td>IO2.S3</td></tr>
<tr><td>IMUX.DATA24</td><td>IO0.O1</td></tr>
<tr><td>IMUX.DATA25</td><td>IO1.O1</td></tr>
<tr><td>IMUX.DATA26</td><td>IO2.O1</td></tr>
<tr><td>IMUX.DATA27</td><td>IO2.S2</td></tr>
<tr><td>IMUX.DATA28</td><td>IO0.O2</td></tr>
<tr><td>IMUX.DATA29</td><td>IO1.O2</td></tr>
<tr><td>IMUX.DATA30</td><td>IO2.O2</td></tr>
<tr><td>IMUX.DATA31</td><td>IO2.S1</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.T</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.T</td></tr>
<tr><td>OUT.FAN2</td><td>IO2.T</td></tr>
<tr><td>OUT.FAN4</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN5</td><td>IO1.I</td></tr>
<tr><td>OUT.FAN6</td><td>IO2.I</td></tr>
<tr><td>OUT.SEC8</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ1</td></tr>
<tr><td>OUT.SEC10</td><td>IO2.IQ1</td></tr>
<tr><td>OUT.SEC12</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC13</td><td>IO1.IQ2</td></tr>
<tr><td>OUT.SEC14</td><td>IO2.IQ2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.B bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TMUX">IO2:TMUX[2]</a>
</td>
<td title="0.1.59">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OMUX">IO2:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF2_LATCH">IO2:TFF2_LATCH</a>
</td>
<td title="0.1.58">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF2_LATCH">IO2:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF1_LATCH">IO2:TFF1_LATCH</a>
</td>
<td title="0.1.57">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF1_LATCH">IO2:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.TCE">~IO2:INV.TCE</a>
</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TMUX">IO2:TMUX[0]</a>
</td>
<td title="0.1.56">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OMUX">IO2:OMUX[0]</a>
</td>
<td title="0.2.56">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF2_SRVAL">~IO2:IFF2_SRVAL</a>
</td>
<td title="0.3.56">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.OTCLK1">~IO2:INV.OTCLK1</a>
</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TMUX">IO2:TMUX[3]</a>
</td>
<td title="0.1.55">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OMUX">IO2:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.55">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.OTCLK2">~IO2:INV.OTCLK2</a>
</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TMUX">IO2:TMUX[1]</a>
</td>
<td title="0.1.54">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OMUX">IO2:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.ICE">~IO2:INV.ICE</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</a>
</td>
<td title="0.1.53">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.53">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.ICLK1">~IO2:INV.ICLK1</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.T1">IO2:INV.T1</a>
</td>
<td title="0.1.52">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.O1">IO2:INV.O1</a>
</td>
<td title="0.2.52">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF2_INIT">~IO2:IFF2_INIT</a>
</td>
<td title="0.3.52">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.ICLK2">~IO2:INV.ICLK2</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.T2">IO2:INV.T2</a>
</td>
<td title="0.1.51">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.O2">IO2:INV.O2</a>
</td>
<td title="0.2.51">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF_LATCH">IO2:IFF_LATCH</a>
</td>
<td title="0.3.51">
<a href="#tile-spartan3-IOI.S3A.B-IO2:INV.REV">~IO2:INV.REV</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</a>
</td>
<td title="0.1.50">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</a>
</td>
<td title="0.2.50">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</a>
</td>
<td title="0.3.50">
<a href="#tile-spartan3-IOI.S3A.B-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</a>
</td>
<td title="0.1.49">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</a>
</td>
<td title="0.2.49">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF_INIT">~IO2:TFF_INIT</a>
</td>
<td title="0.1.48">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF_INIT">~IO2:OFF_INIT</a>
</td>
<td title="0.2.48">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</a>
</td>
<td title="0.3.48">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-spartan3-IOI.S3A.B-IO2:MISR_RESET">IO2:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.47">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF1_INIT">~IO2:IFF1_INIT</a>
</td>
<td title="0.3.47">
<a href="#tile-spartan3-IOI.S3A.B-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-spartan3-IOI.S3A.B-IO2:MISR_ENABLE">IO2:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF2_SRVAL">~IO2:TFF2_SRVAL</a>
</td>
<td title="0.1.45">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF2_SRVAL">~IO2:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-spartan3-IOI.S3A.B-IO2:TFF1_SRVAL">~IO2:TFF1_SRVAL</a>
</td>
<td title="0.1.43">
<a href="#tile-spartan3-IOI.S3A.B-IO2:OFF1_SRVAL">~IO2:OFF1_SRVAL</a>
</td>
<td title="0.2.43">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF1_SRVAL">~IO2:IFF1_SRVAL</a>
</td>
<td title="0.3.43">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.42">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-spartan3-IOI.S3A.B-IO2:MISR_CLOCK">IO2:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-spartan3-IOI.S3A.B-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-spartan3-IOI.S3A.B-IO2:MISR_CLOCK">IO2:MISR_CLOCK[0]</a>
</td>
<td title="0.1.40">
<a href="#tile-spartan3-IOI.S3A.B-IO2:PCICE_MUX">IO2:PCICE_MUX[0]</a>
</td>
<td title="0.2.40">
<a href="#tile-spartan3-IOI.S3A.B-IO2:PCICE_MUX">IO2:PCICE_MUX[1]</a>
</td>
<td title="0.3.40">
<a href="#tile-spartan3-IOI.S3A.B-IO2:READBACK_I">IO2:READBACK_I</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-spartan3-IOI.S3A.B-IO1:MISR_CLOCK">IO1:MISR_CLOCK[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-spartan3-IOI.S3A.B-IO1:PCICE_MUX">IO1:PCICE_MUX[0]</a>
</td>
<td title="0.2.39">
<a href="#tile-spartan3-IOI.S3A.B-IO1:PCICE_MUX">IO1:PCICE_MUX[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-spartan3-IOI.S3A.B-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-spartan3-IOI.S3A.B-IO1:MISR_CLOCK">IO1:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-spartan3-IOI.S3A.B-IO0:O2_DDRMUX">IO0:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.37">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.36">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
<td title="0.2.36">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.3.36">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td title="0.1.35">
<a href="#tile-spartan3-IOI.S3A.B-IO0:O1_DDRMUX">IO0:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td title="0.1.34">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-spartan3-IOI.S3A.B-IO1:MISR_ENABLE">IO1:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-spartan3-IOI.S3A.B-IO1:MISR_RESET">IO1:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.32">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td title="0.3.32">
<a href="#tile-spartan3-IOI.S3A.B-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.1.31">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.2.31">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.1.30">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.2.30">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td title="0.3.30">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.2.29">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td title="0.3.29">
<a href="#tile-spartan3-IOI.S3A.B-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.T2">IO1:INV.T2</a>
</td>
<td title="0.1.28">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.O2">IO1:INV.O2</a>
</td>
<td title="0.2.28">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td title="0.3.28">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.T1">IO1:INV.T1</a>
</td>
<td title="0.1.27">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.O1">IO1:INV.O1</a>
</td>
<td title="0.2.27">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.3.27">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td title="0.1.26">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td title="0.1.25">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OMUX">IO1:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.24">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.2.23">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td title="0.3.23">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td title="0.1.22">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-spartan3-IOI.S3A.B-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.21">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.21">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan3-IOI.S3A.B-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td title="0.1.20">
<a href="#tile-spartan3-IOI.S3A.B-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td title="0.1.19">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.18">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.18">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.17">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td title="0.1.16">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td title="0.3.16">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td title="0.1.15">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OMUX">IO0:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.13">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.T1">IO0:INV.T1</a>
</td>
<td title="0.1.12">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.O1">IO0:INV.O1</a>
</td>
<td title="0.2.12">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.3.12">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.T2">IO0:INV.T2</a>
</td>
<td title="0.1.11">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.O2">IO0:INV.O2</a>
</td>
<td title="0.2.11">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td title="0.3.11">
<a href="#tile-spartan3-IOI.S3A.B-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.1.10">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.2.10">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td title="0.3.10">
<a href="#tile-spartan3-IOI.S3A.B-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.2.9">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.1.8">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.2.8">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td title="0.3.8">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-spartan3-IOI.S3A.B-IO0:MISR_RESET">IO0:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.7">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td title="0.3.7">
<a href="#tile-spartan3-IOI.S3A.B-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-spartan3-IOI.S3A.B-IO0:MISR_ENABLE">IO0:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.1.4">
<a href="#tile-spartan3-IOI.S3A.B-IO1:O1_DDRMUX">IO1:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan3-IOI.S3A.B-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.3">
<a href="#tile-spartan3-IOI.S3A.B-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
<td title="0.2.3">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.3.3">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-spartan3-IOI.S3A.B-IO1:O2_DDRMUX">IO1:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-spartan3-IOI.S3A.B-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-spartan3-IOI.S3A.B-IO0:MISR_CLOCK">IO0:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-spartan3-IOI.S3A.B-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan3-IOI.S3A.B-IO0:MISR_CLOCK">IO0:MISR_CLOCK[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-spartan3-IOI.S3A.B-IO0:PCICE_MUX">IO0:PCICE_MUX[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-spartan3-IOI.S3A.B-IO0:PCICE_MUX">IO0:PCICE_MUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-spartan3-IOI.S3A.B-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX</th>
<th>0.3.21</th>
<th>0.3.37</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX</th>
<th>0.3.18</th>
<th>0.3.2</th>
<th>0.3.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX</th>
<th>0.3.58</th>
<th>0.3.42</th>
<th>0.3.48</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IFFDMUX</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IDDRIN1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IDDRIN2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.2.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.2.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.2.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.25</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.1.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.1.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF1_INIT">IO2:IFF1_INIT</th>
<th>0.2.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF1_SRVAL">IO2:IFF1_SRVAL</th>
<th>0.2.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF2_INIT">IO2:IFF2_INIT</th>
<th>0.2.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF2_SRVAL">IO2:IFF2_SRVAL</th>
<th>0.2.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.ICE">IO2:INV.ICE</th>
<th>0.3.54</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.ICLK1">IO2:INV.ICLK1</th>
<th>0.3.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.ICLK2">IO2:INV.ICLK2</th>
<th>0.3.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.OTCLK1">IO2:INV.OTCLK1</th>
<th>0.3.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.OTCLK2">IO2:INV.OTCLK2</th>
<th>0.3.55</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.REV">IO2:INV.REV</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.TCE">IO2:INV.TCE</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF1_SRVAL">IO2:OFF1_SRVAL</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF2_SRVAL">IO2:OFF2_SRVAL</th>
<th>0.1.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF_INIT">IO2:OFF_INIT</th>
<th>0.1.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF1_SRVAL">IO2:TFF1_SRVAL</th>
<th>0.0.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF2_SRVAL">IO2:TFF2_SRVAL</th>
<th>0.0.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF_INIT">IO2:TFF_INIT</th>
<th>0.0.48</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.O1">IO0:INV.O1</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.O2">IO0:INV.O2</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.T1">IO0:INV.T1</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:INV.T2">IO0:INV.T2</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:MISR_ENABLE">IO0:MISR_ENABLE</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:MISR_RESET">IO0:MISR_RESET</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.1.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.2.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.2.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.2.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.3.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.O1">IO1:INV.O1</th>
<th>0.1.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.O2">IO1:INV.O2</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.T1">IO1:INV.T1</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:INV.T2">IO1:INV.T2</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.3.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:MISR_ENABLE">IO1:MISR_ENABLE</th>
<th>0.0.33</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:MISR_RESET">IO1:MISR_RESET</th>
<th>0.0.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.1.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.0.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF_LATCH">IO2:IFF_LATCH</th>
<th>0.2.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</th>
<th>0.2.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</th>
<th>0.2.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</th>
<th>0.3.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.O1">IO2:INV.O1</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.O2">IO2:INV.O2</th>
<th>0.1.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.T1">IO2:INV.T1</th>
<th>0.0.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:INV.T2">IO2:INV.T2</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</th>
<th>0.3.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:MISR_ENABLE">IO2:MISR_ENABLE</th>
<th>0.0.46</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:MISR_RESET">IO2:MISR_RESET</th>
<th>0.0.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF1_LATCH">IO2:OFF1_LATCH</th>
<th>0.1.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF2_LATCH">IO2:OFF2_LATCH</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:READBACK_I">IO2:READBACK_I</th>
<th>0.3.40</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF1_LATCH">IO2:TFF1_LATCH</th>
<th>0.0.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF2_LATCH">IO2:TFF2_LATCH</th>
<th>0.0.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</th>
<th>0.0.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</th>
<th>0.0.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</th>
<th>0.0.53</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:MISR_CLOCK">IO0:MISR_CLOCK</th>
<th>0.0.1</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:MISR_CLOCK">IO1:MISR_CLOCK</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:MISR_CLOCK">IO2:MISR_CLOCK</th>
<th>0.0.41</th>
<th>0.0.40</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OTCLK1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OTCLK2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:O1_DDRMUX">IO0:O1_DDRMUX</th>
<th>0.1.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:O1_DDRMUX">IO1:O1_DDRMUX</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>O1</td>
<td>0</td>
</tr>
<tr><td>ODDRIN1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:O2_DDRMUX">IO0:O2_DDRMUX</th>
<th>0.0.37</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:O2_DDRMUX">IO1:O2_DDRMUX</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>ODDRIN2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:OMUX">IO0:OMUX</th>
<th>0.1.15</th>
<th>0.1.19</th>
<th>0.1.14</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:OMUX">IO1:OMUX</th>
<th>0.1.24</th>
<th>0.1.20</th>
<th>0.1.25</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:OMUX">IO2:OMUX</th>
<th>0.1.55</th>
<th>0.1.59</th>
<th>0.1.54</th>
<th>0.1.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:PCICE_MUX">IO0:PCICE_MUX</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:PCICE_MUX">IO1:PCICE_MUX</th>
<th>0.2.39</th>
<th>0.1.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:PCICE_MUX">IO2:PCICE_MUX</th>
<th>0.2.40</th>
<th>0.1.40</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PCICE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TMUX">IO0:TMUX</th>
<th>0.0.15</th>
<th>0.0.19</th>
<th>0.0.14</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TMUX">IO1:TMUX</th>
<th>0.0.24</th>
<th>0.0.20</th>
<th>0.0.25</th>
<th>0.0.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TMUX">IO2:TMUX</th>
<th>0.0.55</th>
<th>0.0.59</th>
<th>0.0.54</th>
<th>0.0.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.B-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.3.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.B-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX</th>
<th>0.3.44</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<h2 id="tile-iois3at"><a class="header" href="#tile-iois3at">Tile IOI.S3A.T</a></h2>
<p>Cells: 1</p>
<h3 id="bel-io0-4"><a class="header" href="#bel-io0-4">Bel IO0</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.T bel IO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN4</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA8</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC8</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC12</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA24</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA28</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE0</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA0</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA31</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA27</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA23</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR0</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN0</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA16</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA20</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA4</td></tr>
</tbody>
</table></div>
<h3 id="bel-io1-4"><a class="header" href="#bel-io1-4">Bel IO1</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.T bel IO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN5</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA9</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK0</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK4</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC9</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC13</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA25</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA29</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE1</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK1</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK5</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA1</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA15</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA14</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA11</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR1</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN1</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA17</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA21</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA5</td></tr>
</tbody>
</table></div>
<h3 id="bel-io2-3"><a class="header" href="#bel-io2-3">Bel IO2</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.T bel IO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>I</td><td>output</td><td>OUT.FAN6</td></tr>
<tr><td>ICE</td><td>input</td><td>IMUX.DATA10</td></tr>
<tr><td>ICLK1</td><td>input</td><td>IMUX.IOCLK2</td></tr>
<tr><td>ICLK2</td><td>input</td><td>IMUX.IOCLK6</td></tr>
<tr><td>IQ1</td><td>output</td><td>OUT.SEC10</td></tr>
<tr><td>IQ2</td><td>output</td><td>OUT.SEC14</td></tr>
<tr><td>O1</td><td>input</td><td>IMUX.DATA26</td></tr>
<tr><td>O2</td><td>input</td><td>IMUX.DATA30</td></tr>
<tr><td>OCE</td><td>input</td><td>IMUX.CE2</td></tr>
<tr><td>OTCLK1</td><td>input</td><td>IMUX.IOCLK3</td></tr>
<tr><td>OTCLK2</td><td>input</td><td>IMUX.IOCLK7</td></tr>
<tr><td>REV</td><td>input</td><td>IMUX.DATA2</td></tr>
<tr><td>S1</td><td>input</td><td>IMUX.DATA12</td></tr>
<tr><td>S2</td><td>input</td><td>IMUX.DATA7</td></tr>
<tr><td>S3</td><td>input</td><td>IMUX.DATA3</td></tr>
<tr><td>SR</td><td>input</td><td>IMUX.SR2</td></tr>
<tr><td>T</td><td>output</td><td>OUT.FAN2</td></tr>
<tr><td>T1</td><td>input</td><td>IMUX.DATA18</td></tr>
<tr><td>T2</td><td>input</td><td>IMUX.DATA22</td></tr>
<tr><td>TCE</td><td>input</td><td>IMUX.DATA6</td></tr>
</tbody>
</table></div>
<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.T bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>IMUX.SR0</td><td>IO0.SR</td></tr>
<tr><td>IMUX.SR1</td><td>IO1.SR</td></tr>
<tr><td>IMUX.SR2</td><td>IO2.SR</td></tr>
<tr><td>IMUX.IOCLK0</td><td>IO0.ICLK1, IO1.ICLK1</td></tr>
<tr><td>IMUX.IOCLK1</td><td>IO0.OTCLK1, IO1.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK2</td><td>IO2.ICLK1</td></tr>
<tr><td>IMUX.IOCLK3</td><td>IO2.OTCLK1</td></tr>
<tr><td>IMUX.IOCLK4</td><td>IO0.ICLK2, IO1.ICLK2</td></tr>
<tr><td>IMUX.IOCLK5</td><td>IO0.OTCLK2, IO1.OTCLK2</td></tr>
<tr><td>IMUX.IOCLK6</td><td>IO2.ICLK2</td></tr>
<tr><td>IMUX.IOCLK7</td><td>IO2.OTCLK2</td></tr>
<tr><td>IMUX.CE0</td><td>IO0.OCE</td></tr>
<tr><td>IMUX.CE1</td><td>IO1.OCE</td></tr>
<tr><td>IMUX.CE2</td><td>IO2.OCE</td></tr>
<tr><td>IMUX.DATA0</td><td>IO0.REV</td></tr>
<tr><td>IMUX.DATA1</td><td>IO1.REV</td></tr>
<tr><td>IMUX.DATA2</td><td>IO2.REV</td></tr>
<tr><td>IMUX.DATA3</td><td>IO2.S3</td></tr>
<tr><td>IMUX.DATA4</td><td>IO0.TCE</td></tr>
<tr><td>IMUX.DATA5</td><td>IO1.TCE</td></tr>
<tr><td>IMUX.DATA6</td><td>IO2.TCE</td></tr>
<tr><td>IMUX.DATA7</td><td>IO2.S2</td></tr>
<tr><td>IMUX.DATA8</td><td>IO0.ICE</td></tr>
<tr><td>IMUX.DATA9</td><td>IO1.ICE</td></tr>
<tr><td>IMUX.DATA10</td><td>IO2.ICE</td></tr>
<tr><td>IMUX.DATA11</td><td>IO1.S3</td></tr>
<tr><td>IMUX.DATA12</td><td>IO2.S1</td></tr>
<tr><td>IMUX.DATA14</td><td>IO1.S2</td></tr>
<tr><td>IMUX.DATA15</td><td>IO1.S1</td></tr>
<tr><td>IMUX.DATA16</td><td>IO0.T1</td></tr>
<tr><td>IMUX.DATA17</td><td>IO1.T1</td></tr>
<tr><td>IMUX.DATA18</td><td>IO2.T1</td></tr>
<tr><td>IMUX.DATA20</td><td>IO0.T2</td></tr>
<tr><td>IMUX.DATA21</td><td>IO1.T2</td></tr>
<tr><td>IMUX.DATA22</td><td>IO2.T2</td></tr>
<tr><td>IMUX.DATA23</td><td>IO0.S3</td></tr>
<tr><td>IMUX.DATA24</td><td>IO0.O1</td></tr>
<tr><td>IMUX.DATA25</td><td>IO1.O1</td></tr>
<tr><td>IMUX.DATA26</td><td>IO2.O1</td></tr>
<tr><td>IMUX.DATA27</td><td>IO0.S2</td></tr>
<tr><td>IMUX.DATA28</td><td>IO0.O2</td></tr>
<tr><td>IMUX.DATA29</td><td>IO1.O2</td></tr>
<tr><td>IMUX.DATA30</td><td>IO2.O2</td></tr>
<tr><td>IMUX.DATA31</td><td>IO0.S1</td></tr>
<tr><td>OUT.FAN0</td><td>IO0.T</td></tr>
<tr><td>OUT.FAN1</td><td>IO1.T</td></tr>
<tr><td>OUT.FAN2</td><td>IO2.T</td></tr>
<tr><td>OUT.FAN4</td><td>IO0.I</td></tr>
<tr><td>OUT.FAN5</td><td>IO1.I</td></tr>
<tr><td>OUT.FAN6</td><td>IO2.I</td></tr>
<tr><td>OUT.SEC8</td><td>IO0.IQ1</td></tr>
<tr><td>OUT.SEC9</td><td>IO1.IQ1</td></tr>
<tr><td>OUT.SEC10</td><td>IO2.IQ1</td></tr>
<tr><td>OUT.SEC12</td><td>IO0.IQ2</td></tr>
<tr><td>OUT.SEC13</td><td>IO1.IQ2</td></tr>
<tr><td>OUT.SEC14</td><td>IO2.IQ2</td></tr>
</tbody>
</table></div>
<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper"><table>
<caption>spartan3 IOI.S3A.T bittile 0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="4">Frame</th></tr>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr><td>59</td>
<td title="0.0.59">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TMUX">IO2:TMUX[2]</a>
</td>
<td title="0.1.59">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OMUX">IO2:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>58</td>
<td title="0.0.58">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF2_LATCH">IO2:TFF2_LATCH</a>
</td>
<td title="0.1.58">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF2_LATCH">IO2:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.58">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>57</td>
<td title="0.0.57">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF1_LATCH">IO2:TFF1_LATCH</a>
</td>
<td title="0.1.57">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF1_LATCH">IO2:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.57">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.TCE">~IO2:INV.TCE</a>
</td>
</tr>
<tr><td>56</td>
<td title="0.0.56">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TMUX">IO2:TMUX[0]</a>
</td>
<td title="0.1.56">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OMUX">IO2:OMUX[0]</a>
</td>
<td title="0.2.56">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF2_SRVAL">~IO2:IFF2_SRVAL</a>
</td>
<td title="0.3.56">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.OTCLK1">~IO2:INV.OTCLK1</a>
</td>
</tr>
<tr><td>55</td>
<td title="0.0.55">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TMUX">IO2:TMUX[3]</a>
</td>
<td title="0.1.55">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OMUX">IO2:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.55">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.OTCLK2">~IO2:INV.OTCLK2</a>
</td>
</tr>
<tr><td>54</td>
<td title="0.0.54">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TMUX">IO2:TMUX[1]</a>
</td>
<td title="0.1.54">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OMUX">IO2:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.54">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.ICE">~IO2:INV.ICE</a>
</td>
</tr>
<tr><td>53</td>
<td title="0.0.53">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</a>
</td>
<td title="0.1.53">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.53">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.ICLK1">~IO2:INV.ICLK1</a>
</td>
</tr>
<tr><td>52</td>
<td title="0.0.52">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.T1">IO2:INV.T1</a>
</td>
<td title="0.1.52">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.O1">IO2:INV.O1</a>
</td>
<td title="0.2.52">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF2_INIT">~IO2:IFF2_INIT</a>
</td>
<td title="0.3.52">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.ICLK2">~IO2:INV.ICLK2</a>
</td>
</tr>
<tr><td>51</td>
<td title="0.0.51">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.T2">IO2:INV.T2</a>
</td>
<td title="0.1.51">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.O2">IO2:INV.O2</a>
</td>
<td title="0.2.51">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF_LATCH">IO2:IFF_LATCH</a>
</td>
<td title="0.3.51">
<a href="#tile-spartan3-IOI.S3A.T-IO2:INV.REV">~IO2:INV.REV</a>
</td>
</tr>
<tr><td>50</td>
<td title="0.0.50">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</a>
</td>
<td title="0.1.50">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</a>
</td>
<td title="0.2.50">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</a>
</td>
<td title="0.3.50">
<a href="#tile-spartan3-IOI.S3A.T-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>49</td>
<td title="0.0.49">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</a>
</td>
<td title="0.1.49">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</a>
</td>
<td title="0.2.49">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>48</td>
<td title="0.0.48">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF_INIT">~IO2:TFF_INIT</a>
</td>
<td title="0.1.48">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF_INIT">~IO2:OFF_INIT</a>
</td>
<td title="0.2.48">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</a>
</td>
<td title="0.3.48">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>47</td>
<td title="0.0.47">
<a href="#tile-spartan3-IOI.S3A.T-IO2:MISR_RESET">IO2:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.47">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF1_INIT">~IO2:IFF1_INIT</a>
</td>
<td title="0.3.47">
<a href="#tile-spartan3-IOI.S3A.T-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>46</td>
<td title="0.0.46">
<a href="#tile-spartan3-IOI.S3A.T-IO2:MISR_ENABLE">IO2:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>45</td>
<td title="0.0.45">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF2_SRVAL">~IO2:TFF2_SRVAL</a>
</td>
<td title="0.1.45">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF2_SRVAL">~IO2:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>44</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.44">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>43</td>
<td title="0.0.43">
<a href="#tile-spartan3-IOI.S3A.T-IO2:TFF1_SRVAL">~IO2:TFF1_SRVAL</a>
</td>
<td title="0.1.43">
<a href="#tile-spartan3-IOI.S3A.T-IO2:OFF1_SRVAL">~IO2:OFF1_SRVAL</a>
</td>
<td title="0.2.43">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF1_SRVAL">~IO2:IFF1_SRVAL</a>
</td>
<td title="0.3.43">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>42</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="0.3.42">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>41</td>
<td title="0.0.41">
<a href="#tile-spartan3-IOI.S3A.T-IO2:MISR_CLOCK">IO2:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.41">
<a href="#tile-spartan3-IOI.S3A.T-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>40</td>
<td title="0.0.40">
<a href="#tile-spartan3-IOI.S3A.T-IO2:MISR_CLOCK">IO2:MISR_CLOCK[0]</a>
</td>
<td title="0.1.40">
<a href="#tile-spartan3-IOI.S3A.T-IO2:PCICE_MUX">IO2:PCICE_MUX[0]</a>
</td>
<td title="0.2.40">
<a href="#tile-spartan3-IOI.S3A.T-IO2:PCICE_MUX">IO2:PCICE_MUX[1]</a>
</td>
<td title="0.3.40">
<a href="#tile-spartan3-IOI.S3A.T-IO2:READBACK_I">IO2:READBACK_I</a>
</td>
</tr>
<tr><td>39</td>
<td title="0.0.39">
<a href="#tile-spartan3-IOI.S3A.T-IO1:MISR_CLOCK">IO1:MISR_CLOCK[0]</a>
</td>
<td title="0.1.39">
<a href="#tile-spartan3-IOI.S3A.T-IO1:PCICE_MUX">IO1:PCICE_MUX[0]</a>
</td>
<td title="0.2.39">
<a href="#tile-spartan3-IOI.S3A.T-IO1:PCICE_MUX">IO1:PCICE_MUX[1]</a>
</td>
<td title="0.3.39">
<a href="#tile-spartan3-IOI.S3A.T-IO1:READBACK_I">IO1:READBACK_I</a>
</td>
</tr>
<tr><td>38</td>
<td title="0.0.38">
<a href="#tile-spartan3-IOI.S3A.T-IO1:MISR_CLOCK">IO1:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.38">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>37</td>
<td title="0.0.37">
<a href="#tile-spartan3-IOI.S3A.T-IO0:O2_DDRMUX">IO0:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.37">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>36</td>
<td title="0.0.36">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF1_SRVAL">~IO1:TFF1_SRVAL</a>
</td>
<td title="0.1.36">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF1_SRVAL">~IO1:OFF1_SRVAL</a>
</td>
<td title="0.2.36">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF1_SRVAL">~IO1:IFF1_SRVAL</a>
</td>
<td title="0.3.36">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>35</td>
<td>-</td>
<td title="0.1.35">
<a href="#tile-spartan3-IOI.S3A.T-IO0:O1_DDRMUX">IO0:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.35">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>34</td>
<td title="0.0.34">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF2_SRVAL">~IO1:TFF2_SRVAL</a>
</td>
<td title="0.1.34">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF2_SRVAL">~IO1:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>33</td>
<td title="0.0.33">
<a href="#tile-spartan3-IOI.S3A.T-IO1:MISR_ENABLE">IO1:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>32</td>
<td title="0.0.32">
<a href="#tile-spartan3-IOI.S3A.T-IO1:MISR_RESET">IO1:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.32">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF1_INIT">~IO1:IFF1_INIT</a>
</td>
<td title="0.3.32">
<a href="#tile-spartan3-IOI.S3A.T-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>31</td>
<td title="0.0.31">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF_INIT">~IO1:TFF_INIT</a>
</td>
<td title="0.1.31">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF_INIT">~IO1:OFF_INIT</a>
</td>
<td title="0.2.31">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</a>
</td>
<td>-</td>
</tr>
<tr><td>30</td>
<td title="0.0.30">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</a>
</td>
<td title="0.1.30">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</a>
</td>
<td title="0.2.30">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</a>
</td>
<td title="0.3.30">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>29</td>
<td title="0.0.29">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</a>
</td>
<td title="0.1.29">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</a>
</td>
<td title="0.2.29">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</a>
</td>
<td title="0.3.29">
<a href="#tile-spartan3-IOI.S3A.T-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>28</td>
<td title="0.0.28">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.T2">IO1:INV.T2</a>
</td>
<td title="0.1.28">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.O2">IO1:INV.O2</a>
</td>
<td title="0.2.28">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF_LATCH">IO1:IFF_LATCH</a>
</td>
<td title="0.3.28">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.REV">~IO1:INV.REV</a>
</td>
</tr>
<tr><td>27</td>
<td title="0.0.27">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.T1">IO1:INV.T1</a>
</td>
<td title="0.1.27">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.O1">IO1:INV.O1</a>
</td>
<td title="0.2.27">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF2_INIT">~IO1:IFF2_INIT</a>
</td>
<td title="0.3.27">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.ICLK2">~IO1:INV.ICLK2</a>
</td>
</tr>
<tr><td>26</td>
<td title="0.0.26">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</a>
</td>
<td title="0.1.26">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.26">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.ICLK1">~IO1:INV.ICLK1</a>
</td>
</tr>
<tr><td>25</td>
<td title="0.0.25">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TMUX">IO1:TMUX[1]</a>
</td>
<td title="0.1.25">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OMUX">IO1:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.25">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.ICE">~IO1:INV.ICE</a>
</td>
</tr>
<tr><td>24</td>
<td title="0.0.24">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TMUX">IO1:TMUX[3]</a>
</td>
<td title="0.1.24">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OMUX">IO1:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.24">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.OTCLK2">~IO1:INV.OTCLK2</a>
</td>
</tr>
<tr><td>23</td>
<td title="0.0.23">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TMUX">IO1:TMUX[0]</a>
</td>
<td title="0.1.23">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OMUX">IO1:OMUX[0]</a>
</td>
<td title="0.2.23">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IFF2_SRVAL">~IO1:IFF2_SRVAL</a>
</td>
<td title="0.3.23">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.OTCLK1">~IO1:INV.OTCLK1</a>
</td>
</tr>
<tr><td>22</td>
<td title="0.0.22">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF1_LATCH">IO1:TFF1_LATCH</a>
</td>
<td title="0.1.22">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF1_LATCH">IO1:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.22">
<a href="#tile-spartan3-IOI.S3A.T-IO1:INV.TCE">~IO1:INV.TCE</a>
</td>
</tr>
<tr><td>21</td>
<td title="0.0.21">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TFF2_LATCH">IO1:TFF2_LATCH</a>
</td>
<td title="0.1.21">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OFF2_LATCH">IO1:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.21">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>20</td>
<td title="0.0.20">
<a href="#tile-spartan3-IOI.S3A.T-IO1:TMUX">IO1:TMUX[2]</a>
</td>
<td title="0.1.20">
<a href="#tile-spartan3-IOI.S3A.T-IO1:OMUX">IO1:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>19</td>
<td title="0.0.19">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TMUX">IO0:TMUX[2]</a>
</td>
<td title="0.1.19">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OMUX">IO0:OMUX[2]</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>18</td>
<td title="0.0.18">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF2_LATCH">IO0:TFF2_LATCH</a>
</td>
<td title="0.1.18">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF2_LATCH">IO0:OFF2_LATCH</a>
</td>
<td>-</td>
<td title="0.3.18">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[2]</a>
</td>
</tr>
<tr><td>17</td>
<td title="0.0.17">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF1_LATCH">IO0:TFF1_LATCH</a>
</td>
<td title="0.1.17">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF1_LATCH">IO0:OFF1_LATCH</a>
</td>
<td>-</td>
<td title="0.3.17">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.TCE">~IO0:INV.TCE</a>
</td>
</tr>
<tr><td>16</td>
<td title="0.0.16">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TMUX">IO0:TMUX[0]</a>
</td>
<td title="0.1.16">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OMUX">IO0:OMUX[0]</a>
</td>
<td title="0.2.16">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF2_SRVAL">~IO0:IFF2_SRVAL</a>
</td>
<td title="0.3.16">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.OTCLK1">~IO0:INV.OTCLK1</a>
</td>
</tr>
<tr><td>15</td>
<td title="0.0.15">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TMUX">IO0:TMUX[3]</a>
</td>
<td title="0.1.15">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OMUX">IO0:OMUX[3]</a>
</td>
<td>-</td>
<td title="0.3.15">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.OTCLK2">~IO0:INV.OTCLK2</a>
</td>
</tr>
<tr><td>14</td>
<td title="0.0.14">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TMUX">IO0:TMUX[1]</a>
</td>
<td title="0.1.14">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OMUX">IO0:OMUX[1]</a>
</td>
<td>-</td>
<td title="0.3.14">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.ICE">~IO0:INV.ICE</a>
</td>
</tr>
<tr><td>13</td>
<td title="0.0.13">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</a>
</td>
<td title="0.1.13">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</a>
</td>
<td>-</td>
<td title="0.3.13">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.ICLK1">~IO0:INV.ICLK1</a>
</td>
</tr>
<tr><td>12</td>
<td title="0.0.12">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.T1">IO0:INV.T1</a>
</td>
<td title="0.1.12">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.O1">IO0:INV.O1</a>
</td>
<td title="0.2.12">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF2_INIT">~IO0:IFF2_INIT</a>
</td>
<td title="0.3.12">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.ICLK2">~IO0:INV.ICLK2</a>
</td>
</tr>
<tr><td>11</td>
<td title="0.0.11">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.T2">IO0:INV.T2</a>
</td>
<td title="0.1.11">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.O2">IO0:INV.O2</a>
</td>
<td title="0.2.11">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF_LATCH">IO0:IFF_LATCH</a>
</td>
<td title="0.3.11">
<a href="#tile-spartan3-IOI.S3A.T-IO0:INV.REV">~IO0:INV.REV</a>
</td>
</tr>
<tr><td>10</td>
<td title="0.0.10">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</a>
</td>
<td title="0.1.10">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</a>
</td>
<td title="0.2.10">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</a>
</td>
<td title="0.3.10">
<a href="#tile-spartan3-IOI.S3A.T-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>9</td>
<td title="0.0.9">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</a>
</td>
<td title="0.1.9">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</a>
</td>
<td title="0.2.9">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</a>
</td>
<td>-</td>
</tr>
<tr><td>8</td>
<td title="0.0.8">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF_INIT">~IO0:TFF_INIT</a>
</td>
<td title="0.1.8">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF_INIT">~IO0:OFF_INIT</a>
</td>
<td title="0.2.8">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</a>
</td>
<td title="0.3.8">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX[0]</a>
</td>
</tr>
<tr><td>7</td>
<td title="0.0.7">
<a href="#tile-spartan3-IOI.S3A.T-IO0:MISR_RESET">IO0:MISR_RESET</a>
</td>
<td>-</td>
<td title="0.2.7">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF1_INIT">~IO0:IFF1_INIT</a>
</td>
<td title="0.3.7">
<a href="#tile-spartan3-IOI.S3A.T-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>6</td>
<td title="0.0.6">
<a href="#tile-spartan3-IOI.S3A.T-IO0:MISR_ENABLE">IO0:MISR_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>5</td>
<td title="0.0.5">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF2_SRVAL">~IO0:TFF2_SRVAL</a>
</td>
<td title="0.1.5">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF2_SRVAL">~IO0:OFF2_SRVAL</a>
</td>
<td>-</td>
<td>-</td>
</tr>
<tr><td>4</td>
<td>-</td>
<td title="0.1.4">
<a href="#tile-spartan3-IOI.S3A.T-IO1:O1_DDRMUX">IO1:O1_DDRMUX[0]</a>
</td>
<td>-</td>
<td title="0.3.4">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX[0]</a>
</td>
</tr>
<tr><td>3</td>
<td title="0.0.3">
<a href="#tile-spartan3-IOI.S3A.T-IO0:TFF1_SRVAL">~IO0:TFF1_SRVAL</a>
</td>
<td title="0.1.3">
<a href="#tile-spartan3-IOI.S3A.T-IO0:OFF1_SRVAL">~IO0:OFF1_SRVAL</a>
</td>
<td title="0.2.3">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF1_SRVAL">~IO0:IFF1_SRVAL</a>
</td>
<td title="0.3.3">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</a>
</td>
</tr>
<tr><td>2</td>
<td title="0.0.2">
<a href="#tile-spartan3-IOI.S3A.T-IO1:O2_DDRMUX">IO1:O2_DDRMUX[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.2">
<a href="#tile-spartan3-IOI.S3A.T-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX[1]</a>
</td>
</tr>
<tr><td>1</td>
<td title="0.0.1">
<a href="#tile-spartan3-IOI.S3A.T-IO0:MISR_CLOCK">IO0:MISR_CLOCK[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="0.3.1">
<a href="#tile-spartan3-IOI.S3A.T-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</a>
</td>
</tr>
<tr><td>0</td>
<td title="0.0.0">
<a href="#tile-spartan3-IOI.S3A.T-IO0:MISR_CLOCK">IO0:MISR_CLOCK[0]</a>
</td>
<td title="0.1.0">
<a href="#tile-spartan3-IOI.S3A.T-IO0:PCICE_MUX">IO0:PCICE_MUX[0]</a>
</td>
<td title="0.2.0">
<a href="#tile-spartan3-IOI.S3A.T-IO0:PCICE_MUX">IO0:PCICE_MUX[1]</a>
</td>
<td title="0.3.0">
<a href="#tile-spartan3-IOI.S3A.T-IO0:READBACK_I">IO0:READBACK_I</a>
</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IDDRIN_MUX">IO0:IDDRIN_MUX</th>
<th>0.3.21</th>
<th>0.3.37</th>
<th>0.3.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IDDRIN_MUX">IO1:IDDRIN_MUX</th>
<th>0.3.18</th>
<th>0.3.2</th>
<th>0.3.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IDDRIN_MUX">IO2:IDDRIN_MUX</th>
<th>0.3.58</th>
<th>0.3.42</th>
<th>0.3.48</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>IFFDMUX</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>IDDRIN1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>IDDRIN2</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF1_INIT">IO0:IFF1_INIT</th>
<th>0.2.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF1_SRVAL">IO0:IFF1_SRVAL</th>
<th>0.2.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF2_INIT">IO0:IFF2_INIT</th>
<th>0.2.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF2_SRVAL">IO0:IFF2_SRVAL</th>
<th>0.2.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.ICE">IO0:INV.ICE</th>
<th>0.3.14</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.ICLK1">IO0:INV.ICLK1</th>
<th>0.3.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.ICLK2">IO0:INV.ICLK2</th>
<th>0.3.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.OTCLK1">IO0:INV.OTCLK1</th>
<th>0.3.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.OTCLK2">IO0:INV.OTCLK2</th>
<th>0.3.15</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.REV">IO0:INV.REV</th>
<th>0.3.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.TCE">IO0:INV.TCE</th>
<th>0.3.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF1_SRVAL">IO0:OFF1_SRVAL</th>
<th>0.1.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF2_SRVAL">IO0:OFF2_SRVAL</th>
<th>0.1.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF_INIT">IO0:OFF_INIT</th>
<th>0.1.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF1_SRVAL">IO0:TFF1_SRVAL</th>
<th>0.0.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF2_SRVAL">IO0:TFF2_SRVAL</th>
<th>0.0.5</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF_INIT">IO0:TFF_INIT</th>
<th>0.0.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF1_INIT">IO1:IFF1_INIT</th>
<th>0.2.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF1_SRVAL">IO1:IFF1_SRVAL</th>
<th>0.2.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF2_INIT">IO1:IFF2_INIT</th>
<th>0.2.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF2_SRVAL">IO1:IFF2_SRVAL</th>
<th>0.2.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.ICE">IO1:INV.ICE</th>
<th>0.3.25</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.ICLK1">IO1:INV.ICLK1</th>
<th>0.3.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.ICLK2">IO1:INV.ICLK2</th>
<th>0.3.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.OTCLK1">IO1:INV.OTCLK1</th>
<th>0.3.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.OTCLK2">IO1:INV.OTCLK2</th>
<th>0.3.24</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.REV">IO1:INV.REV</th>
<th>0.3.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.TCE">IO1:INV.TCE</th>
<th>0.3.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF1_SRVAL">IO1:OFF1_SRVAL</th>
<th>0.1.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF2_SRVAL">IO1:OFF2_SRVAL</th>
<th>0.1.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF_INIT">IO1:OFF_INIT</th>
<th>0.1.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF1_SRVAL">IO1:TFF1_SRVAL</th>
<th>0.0.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF2_SRVAL">IO1:TFF2_SRVAL</th>
<th>0.0.34</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF_INIT">IO1:TFF_INIT</th>
<th>0.0.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF1_INIT">IO2:IFF1_INIT</th>
<th>0.2.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF1_SRVAL">IO2:IFF1_SRVAL</th>
<th>0.2.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF2_INIT">IO2:IFF2_INIT</th>
<th>0.2.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF2_SRVAL">IO2:IFF2_SRVAL</th>
<th>0.2.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.ICE">IO2:INV.ICE</th>
<th>0.3.54</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.ICLK1">IO2:INV.ICLK1</th>
<th>0.3.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.ICLK2">IO2:INV.ICLK2</th>
<th>0.3.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.OTCLK1">IO2:INV.OTCLK1</th>
<th>0.3.56</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.OTCLK2">IO2:INV.OTCLK2</th>
<th>0.3.55</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.REV">IO2:INV.REV</th>
<th>0.3.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.TCE">IO2:INV.TCE</th>
<th>0.3.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF1_SRVAL">IO2:OFF1_SRVAL</th>
<th>0.1.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF2_SRVAL">IO2:OFF2_SRVAL</th>
<th>0.1.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF_INIT">IO2:OFF_INIT</th>
<th>0.1.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF1_SRVAL">IO2:TFF1_SRVAL</th>
<th>0.0.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF2_SRVAL">IO2:TFF2_SRVAL</th>
<th>0.0.45</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF_INIT">IO2:TFF_INIT</th>
<th>0.0.48</th>
</tr>
</thead>
<tbody>
<tr><td>
inverted
</td>
<td>~[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF_DELAY_ENABLE">IO0:IFF_DELAY_ENABLE</th>
<th>0.3.1</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF_LATCH">IO0:IFF_LATCH</th>
<th>0.2.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF_REV_ENABLE">IO0:IFF_REV_ENABLE</th>
<th>0.2.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF_SR_ENABLE">IO0:IFF_SR_ENABLE</th>
<th>0.2.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF_SR_SYNC">IO0:IFF_SR_SYNC</th>
<th>0.2.8</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:IFF_TSBYPASS_ENABLE">IO0:IFF_TSBYPASS_ENABLE</th>
<th>0.3.3</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.O1">IO0:INV.O1</th>
<th>0.1.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.O2">IO0:INV.O2</th>
<th>0.1.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.T1">IO0:INV.T1</th>
<th>0.0.12</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:INV.T2">IO0:INV.T2</th>
<th>0.0.11</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:I_DELAY_ENABLE">IO0:I_DELAY_ENABLE</th>
<th>0.3.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:I_TSBYPASS_ENABLE">IO0:I_TSBYPASS_ENABLE</th>
<th>0.3.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:MISR_ENABLE">IO0:MISR_ENABLE</th>
<th>0.0.6</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:MISR_RESET">IO0:MISR_RESET</th>
<th>0.0.7</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF1_LATCH">IO0:OFF1_LATCH</th>
<th>0.1.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF2_LATCH">IO0:OFF2_LATCH</th>
<th>0.1.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF_REV_ENABLE">IO0:OFF_REV_ENABLE</th>
<th>0.1.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF_SR_ENABLE">IO0:OFF_SR_ENABLE</th>
<th>0.1.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OFF_SR_SYNC">IO0:OFF_SR_SYNC</th>
<th>0.1.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:READBACK_I">IO0:READBACK_I</th>
<th>0.3.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF1_LATCH">IO0:TFF1_LATCH</th>
<th>0.0.17</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF2_LATCH">IO0:TFF2_LATCH</th>
<th>0.0.18</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF_REV_ENABLE">IO0:TFF_REV_ENABLE</th>
<th>0.0.9</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF_SR_ENABLE">IO0:TFF_SR_ENABLE</th>
<th>0.0.10</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TFF_SR_SYNC">IO0:TFF_SR_SYNC</th>
<th>0.0.13</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF_DELAY_ENABLE">IO1:IFF_DELAY_ENABLE</th>
<th>0.3.38</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF_LATCH">IO1:IFF_LATCH</th>
<th>0.2.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF_REV_ENABLE">IO1:IFF_REV_ENABLE</th>
<th>0.2.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF_SR_ENABLE">IO1:IFF_SR_ENABLE</th>
<th>0.2.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF_SR_SYNC">IO1:IFF_SR_SYNC</th>
<th>0.2.31</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:IFF_TSBYPASS_ENABLE">IO1:IFF_TSBYPASS_ENABLE</th>
<th>0.3.36</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.O1">IO1:INV.O1</th>
<th>0.1.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.O2">IO1:INV.O2</th>
<th>0.1.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.T1">IO1:INV.T1</th>
<th>0.0.27</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:INV.T2">IO1:INV.T2</th>
<th>0.0.28</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:I_DELAY_ENABLE">IO1:I_DELAY_ENABLE</th>
<th>0.3.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:I_TSBYPASS_ENABLE">IO1:I_TSBYPASS_ENABLE</th>
<th>0.3.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:MISR_ENABLE">IO1:MISR_ENABLE</th>
<th>0.0.33</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:MISR_RESET">IO1:MISR_RESET</th>
<th>0.0.32</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF1_LATCH">IO1:OFF1_LATCH</th>
<th>0.1.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF2_LATCH">IO1:OFF2_LATCH</th>
<th>0.1.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF_REV_ENABLE">IO1:OFF_REV_ENABLE</th>
<th>0.1.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF_SR_ENABLE">IO1:OFF_SR_ENABLE</th>
<th>0.1.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OFF_SR_SYNC">IO1:OFF_SR_SYNC</th>
<th>0.1.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:READBACK_I">IO1:READBACK_I</th>
<th>0.3.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF1_LATCH">IO1:TFF1_LATCH</th>
<th>0.0.22</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF2_LATCH">IO1:TFF2_LATCH</th>
<th>0.0.21</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF_REV_ENABLE">IO1:TFF_REV_ENABLE</th>
<th>0.0.30</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF_SR_ENABLE">IO1:TFF_SR_ENABLE</th>
<th>0.0.29</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TFF_SR_SYNC">IO1:TFF_SR_SYNC</th>
<th>0.0.26</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF_DELAY_ENABLE">IO2:IFF_DELAY_ENABLE</th>
<th>0.3.41</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF_LATCH">IO2:IFF_LATCH</th>
<th>0.2.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF_REV_ENABLE">IO2:IFF_REV_ENABLE</th>
<th>0.2.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF_SR_ENABLE">IO2:IFF_SR_ENABLE</th>
<th>0.2.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF_SR_SYNC">IO2:IFF_SR_SYNC</th>
<th>0.2.48</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:IFF_TSBYPASS_ENABLE">IO2:IFF_TSBYPASS_ENABLE</th>
<th>0.3.43</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.O1">IO2:INV.O1</th>
<th>0.1.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.O2">IO2:INV.O2</th>
<th>0.1.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.T1">IO2:INV.T1</th>
<th>0.0.52</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:INV.T2">IO2:INV.T2</th>
<th>0.0.51</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:I_DELAY_ENABLE">IO2:I_DELAY_ENABLE</th>
<th>0.3.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:I_TSBYPASS_ENABLE">IO2:I_TSBYPASS_ENABLE</th>
<th>0.3.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:MISR_ENABLE">IO2:MISR_ENABLE</th>
<th>0.0.46</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:MISR_RESET">IO2:MISR_RESET</th>
<th>0.0.47</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF1_LATCH">IO2:OFF1_LATCH</th>
<th>0.1.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF2_LATCH">IO2:OFF2_LATCH</th>
<th>0.1.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF_REV_ENABLE">IO2:OFF_REV_ENABLE</th>
<th>0.1.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF_SR_ENABLE">IO2:OFF_SR_ENABLE</th>
<th>0.1.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OFF_SR_SYNC">IO2:OFF_SR_SYNC</th>
<th>0.1.53</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:READBACK_I">IO2:READBACK_I</th>
<th>0.3.40</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF1_LATCH">IO2:TFF1_LATCH</th>
<th>0.0.57</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF2_LATCH">IO2:TFF2_LATCH</th>
<th>0.0.58</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF_REV_ENABLE">IO2:TFF_REV_ENABLE</th>
<th>0.0.49</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF_SR_ENABLE">IO2:TFF_SR_ENABLE</th>
<th>0.0.50</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TFF_SR_SYNC">IO2:TFF_SR_SYNC</th>
<th>0.0.53</th>
</tr>
</thead>
<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:MISR_CLOCK">IO0:MISR_CLOCK</th>
<th>0.0.1</th>
<th>0.0.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:MISR_CLOCK">IO1:MISR_CLOCK</th>
<th>0.0.38</th>
<th>0.0.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:MISR_CLOCK">IO2:MISR_CLOCK</th>
<th>0.0.41</th>
<th>0.0.40</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OTCLK1</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>OTCLK2</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:O1_DDRMUX">IO0:O1_DDRMUX</th>
<th>0.1.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:O1_DDRMUX">IO1:O1_DDRMUX</th>
<th>0.1.4</th>
</tr>
</thead>
<tbody>
<tr><td>O1</td>
<td>0</td>
</tr>
<tr><td>ODDRIN1</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:O2_DDRMUX">IO0:O2_DDRMUX</th>
<th>0.0.37</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:O2_DDRMUX">IO1:O2_DDRMUX</th>
<th>0.0.2</th>
</tr>
</thead>
<tbody>
<tr><td>O2</td>
<td>0</td>
</tr>
<tr><td>ODDRIN2</td>
<td>1</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:OMUX">IO0:OMUX</th>
<th>0.1.15</th>
<th>0.1.19</th>
<th>0.1.14</th>
<th>0.1.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:OMUX">IO1:OMUX</th>
<th>0.1.24</th>
<th>0.1.20</th>
<th>0.1.25</th>
<th>0.1.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:OMUX">IO2:OMUX</th>
<th>0.1.55</th>
<th>0.1.59</th>
<th>0.1.54</th>
<th>0.1.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>O1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>O2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>OFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:PCICE_MUX">IO0:PCICE_MUX</th>
<th>0.2.0</th>
<th>0.1.0</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:PCICE_MUX">IO1:PCICE_MUX</th>
<th>0.2.39</th>
<th>0.1.39</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:PCICE_MUX">IO2:PCICE_MUX</th>
<th>0.2.40</th>
<th>0.1.40</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>OCE</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>PCICE</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TMUX">IO0:TMUX</th>
<th>0.0.15</th>
<th>0.0.19</th>
<th>0.0.14</th>
<th>0.0.16</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TMUX">IO1:TMUX</th>
<th>0.0.24</th>
<th>0.0.20</th>
<th>0.0.25</th>
<th>0.0.23</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TMUX">IO2:TMUX</th>
<th>0.0.55</th>
<th>0.0.59</th>
<th>0.0.54</th>
<th>0.0.56</th>
</tr>
</thead>
<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>T1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr><td>T2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr><td>TFF1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFF2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr><td>TFFDDR</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table></div>
<div class="table-wrapper"><table>
<thead>
<tr><th id="tile-spartan3-IOI.S3A.T-IO0:TSBYPASS_MUX">IO0:TSBYPASS_MUX</th>
<th>0.3.4</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO1:TSBYPASS_MUX">IO1:TSBYPASS_MUX</th>
<th>0.3.35</th>
</tr>
<tr><th id="tile-spartan3-IOI.S3A.T-IO2:TSBYPASS_MUX">IO2:TSBYPASS_MUX</th>
<th>0.3.44</th>
</tr>
</thead>
<tbody>
<tr><td>TMUX</td>
<td>0</td>
</tr>
<tr><td>GND</td>
<td>1</td>
</tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../spartan3/io/index.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../../spartan3/io/iob-s3.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../spartan3/io/index.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../../spartan3/io/iob-s3.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard.min.js"></script>
        <script src="../../highlight.js"></script>
        <script src="../../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
