

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_2_READ'
================================================================
* Date:           Thu May  9 22:21:18 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_47 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_2_READ  |       10|       10|         2|          1|          1|     9|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     589|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     589|      75|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_214_p2                |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_208_p2               |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          11|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    4|          8|
    |i_1_fu_82                         |   9|          2|    4|          8|
    |mem_blk_n_R                       |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |arg2_r_1_fu_90                    |  64|   0|   64|          0|
    |arg2_r_2_fu_94                    |  64|   0|   64|          0|
    |arg2_r_3_fu_98                    |  64|   0|   64|          0|
    |arg2_r_4_fu_102                   |  64|   0|   64|          0|
    |arg2_r_5_fu_106                   |  64|   0|   64|          0|
    |arg2_r_6_fu_110                   |  64|   0|   64|          0|
    |arg2_r_7_fu_114                   |  64|   0|   64|          0|
    |arg2_r_8_fu_118                   |  64|   0|   64|          0|
    |arg2_r_fu_86                      |  64|   0|   64|          0|
    |i_1_fu_82                         |   4|   0|    4|          0|
    |i_reg_382                         |   4|   0|    4|          0|
    |icmp_ln29_reg_386                 |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 589|   0|  589|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|m_axi_mem_AWVALID    |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_AWREADY    |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_AWADDR     |  out|   64|       m_axi|                         mem|       pointer|
|m_axi_mem_AWID       |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_AWLEN      |  out|   32|       m_axi|                         mem|       pointer|
|m_axi_mem_AWSIZE     |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_AWBURST    |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_AWLOCK     |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_AWCACHE    |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_AWPROT     |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_AWQOS      |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_AWREGION   |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_AWUSER     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WVALID     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WREADY     |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WDATA      |  out|   64|       m_axi|                         mem|       pointer|
|m_axi_mem_WSTRB      |  out|    8|       m_axi|                         mem|       pointer|
|m_axi_mem_WLAST      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WID        |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WUSER      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARVALID    |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARREADY    |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARADDR     |  out|   64|       m_axi|                         mem|       pointer|
|m_axi_mem_ARID       |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARLEN      |  out|   32|       m_axi|                         mem|       pointer|
|m_axi_mem_ARSIZE     |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_ARBURST    |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_ARLOCK     |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_ARCACHE    |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_ARPROT     |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_ARQOS      |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_ARREGION   |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_ARUSER     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RVALID     |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RREADY     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RDATA      |   in|   64|       m_axi|                         mem|       pointer|
|m_axi_mem_RLAST      |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RID        |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RFIFONUM   |   in|    9|       m_axi|                         mem|       pointer|
|m_axi_mem_RUSER      |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RRESP      |   in|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_BVALID     |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_BREADY     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_BRESP      |   in|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_BID        |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_BUSER      |   in|    1|       m_axi|                         mem|       pointer|
|sext_ln29            |   in|   61|     ap_none|                   sext_ln29|        scalar|
|arg2_r_8_out         |  out|   63|      ap_vld|                arg2_r_8_out|       pointer|
|arg2_r_8_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_8_out|       pointer|
|arg2_r_7_out         |  out|   64|      ap_vld|                arg2_r_7_out|       pointer|
|arg2_r_7_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_7_out|       pointer|
|arg2_r_6_out         |  out|   64|      ap_vld|                arg2_r_6_out|       pointer|
|arg2_r_6_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_6_out|       pointer|
|arg2_r_5_out         |  out|   64|      ap_vld|                arg2_r_5_out|       pointer|
|arg2_r_5_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_5_out|       pointer|
|arg2_r_4_out         |  out|   64|      ap_vld|                arg2_r_4_out|       pointer|
|arg2_r_4_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_4_out|       pointer|
|arg2_r_3_out         |  out|   64|      ap_vld|                arg2_r_3_out|       pointer|
|arg2_r_3_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_3_out|       pointer|
|arg2_r_2_out         |  out|   64|      ap_vld|                arg2_r_2_out|       pointer|
|arg2_r_2_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_2_out|       pointer|
|arg2_r_1_out         |  out|   64|      ap_vld|                arg2_r_1_out|       pointer|
|arg2_r_1_out_ap_vld  |  out|    1|      ap_vld|                arg2_r_1_out|       pointer|
|arg2_r_out           |  out|   64|      ap_vld|                  arg2_r_out|       pointer|
|arg2_r_out_ap_vld    |  out|    1|      ap_vld|                  arg2_r_out|       pointer|
+---------------------+-----+-----+------------+----------------------------+--------------+

