// Seed: 3500361445
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri id_3
    , id_5
);
  wire id_6;
  assign module_1.id_0 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd24
) (
    input wand id_0,
    input tri  id_1,
    input wor  id_2,
    input tri0 id_3
);
  logic [7:0] id_5;
  wire _id_6;
  wire id_7;
  assign id_5[1] = id_0 == 1;
  wire [-1 : id_6] id_8;
  tri1 [1 : -1 'h0] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_0
  );
  assign id_9 = -1;
endmodule
