
*** Running vivado
    with args -log design_1_axi_quad_spi_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_quad_spi_1_0.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source design_1_axi_quad_spi_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 337.117 ; gain = 82.418
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_1_0' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/synth/design_1_axi_quad_spi_1_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:33028]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31302]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (1#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (5#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (6#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (30#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (31#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (32#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (33#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (34#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (35#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (36#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (37#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (38#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (39#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (40#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (41#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:31302]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (42#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ipshared/4c23/hdl/axi_quad_spi_v3_2_rfs.vhd:33028]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_1_0' (43#1) [c:/Users/drp1/CPRE488-Final-Project/project/FinalProject/FinalProject.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/synth/design_1_axi_quad_spi_1_0.vhd:97]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 477.328 ; gain = 222.629
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 477.328 ; gain = 222.629
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 715.660 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 715.660 ; gain = 460.961
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                                                                                                                                                 | Inference      | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|U0          | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
|U0          | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 715.660 ; gain = 460.961
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 715.660 ; gain = 460.961

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     8|
|2     |LUT2   |    77|
|3     |LUT3   |    46|
|4     |LUT4   |    70|
|5     |LUT5   |    78|
|6     |LUT6   |   126|
|7     |RAM32M |     6|
|8     |SRL16E |     1|
|9     |FD     |     8|
|10    |FDCE   |   178|
|11    |FDPE   |    60|
|12    |FDR    |    57|
|13    |FDRE   |   318|
|14    |FDSE   |    11|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 715.660 ; gain = 460.961
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 715.660 ; gain = 462.004
