<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › avr32 › include › asm › ocd.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ocd.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * AVR32 OCD Interface and register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004-2007 Atmel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_AVR32_OCD_H</span>
<span class="cp">#define __ASM_AVR32_OCD_H</span>

<span class="cm">/* OCD Register offsets. Abbreviations used below:</span>
<span class="cm"> *</span>
<span class="cm"> *      BP      Breakpoint</span>
<span class="cm"> *      Comm    Communication</span>
<span class="cm"> *      DT      Data Trace</span>
<span class="cm"> *      PC      Program Counter</span>
<span class="cm"> *      PID     Process ID</span>
<span class="cm"> *      R/W     Read/Write</span>
<span class="cm"> *      WP      Watchpoint</span>
<span class="cm"> */</span>
<span class="cp">#define OCD_DID				0x0000  </span><span class="cm">/* Device ID */</span><span class="cp"></span>
<span class="cp">#define OCD_DC				0x0008  </span><span class="cm">/* Development Control */</span><span class="cp"></span>
<span class="cp">#define OCD_DS				0x0010  </span><span class="cm">/* Development Status */</span><span class="cp"></span>
<span class="cp">#define OCD_RWCS			0x001c  </span><span class="cm">/* R/W Access Control */</span><span class="cp"></span>
<span class="cp">#define OCD_RWA				0x0024  </span><span class="cm">/* R/W Access Address */</span><span class="cp"></span>
<span class="cp">#define OCD_RWD				0x0028  </span><span class="cm">/* R/W Access Data */</span><span class="cp"></span>
<span class="cp">#define OCD_WT				0x002c  </span><span class="cm">/* Watchpoint Trigger */</span><span class="cp"></span>
<span class="cp">#define OCD_DTC				0x0034  </span><span class="cm">/* Data Trace Control */</span><span class="cp"></span>
<span class="cp">#define OCD_DTSA0			0x0038  </span><span class="cm">/* DT Start Addr Channel 0 */</span><span class="cp"></span>
<span class="cp">#define OCD_DTSA1			0x003c  </span><span class="cm">/* DT Start Addr Channel 1 */</span><span class="cp"></span>
<span class="cp">#define OCD_DTEA0			0x0048  </span><span class="cm">/* DT End Addr Channel 0 */</span><span class="cp"></span>
<span class="cp">#define OCD_DTEA1			0x004c  </span><span class="cm">/* DT End Addr Channel 1 */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC0A			0x0058  </span><span class="cm">/* PC BP/WP Control 0A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC0B			0x005c  </span><span class="cm">/* PC BP/WP Control 0B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC1A			0x0060  </span><span class="cm">/* PC BP/WP Control 1A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC1B			0x0064  </span><span class="cm">/* PC BP/WP Control 1B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC2A			0x0068  </span><span class="cm">/* PC BP/WP Control 2A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC2B			0x006c  </span><span class="cm">/* PC BP/WP Control 2B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC3A			0x0070  </span><span class="cm">/* Data BP/WP Control 3A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWC3B			0x0074  </span><span class="cm">/* Data BP/WP Control 3B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA0A			0x0078  </span><span class="cm">/* PC BP/WP Address 0A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA0B			0x007c  </span><span class="cm">/* PC BP/WP Address 0B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA1A			0x0080  </span><span class="cm">/* PC BP/WP Address 1A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA1B			0x0084  </span><span class="cm">/* PC BP/WP Address 1B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA2A			0x0088  </span><span class="cm">/* PC BP/WP Address 2A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA2B			0x008c  </span><span class="cm">/* PC BP/WP Address 2B */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA3A			0x0090  </span><span class="cm">/* Data BP/WP Address 3A */</span><span class="cp"></span>
<span class="cp">#define OCD_BWA3B			0x0094  </span><span class="cm">/* Data BP/WP Address 3B */</span><span class="cp"></span>
<span class="cp">#define OCD_NXCFG			0x0100  </span><span class="cm">/* Nexus Configuration */</span><span class="cp"></span>
<span class="cp">#define OCD_DINST			0x0104  </span><span class="cm">/* Debug Instruction */</span><span class="cp"></span>
<span class="cp">#define OCD_DPC				0x0108  </span><span class="cm">/* Debug Program Counter */</span><span class="cp"></span>
<span class="cp">#define OCD_CPUCM			0x010c  </span><span class="cm">/* CPU Control Mask */</span><span class="cp"></span>
<span class="cp">#define OCD_DCCPU			0x0110  </span><span class="cm">/* Debug Comm CPU */</span><span class="cp"></span>
<span class="cp">#define OCD_DCEMU			0x0114  </span><span class="cm">/* Debug Comm Emulator */</span><span class="cp"></span>
<span class="cp">#define OCD_DCSR			0x0118  </span><span class="cm">/* Debug Comm Status */</span><span class="cp"></span>
<span class="cp">#define OCD_PID				0x011c  </span><span class="cm">/* Ownership Trace PID */</span><span class="cp"></span>
<span class="cp">#define OCD_EPC0			0x0120  </span><span class="cm">/* Event Pair Control 0 */</span><span class="cp"></span>
<span class="cp">#define OCD_EPC1			0x0124  </span><span class="cm">/* Event Pair Control 1 */</span><span class="cp"></span>
<span class="cp">#define OCD_EPC2			0x0128  </span><span class="cm">/* Event Pair Control 2 */</span><span class="cp"></span>
<span class="cp">#define OCD_EPC3			0x012c  </span><span class="cm">/* Event Pair Control 3 */</span><span class="cp"></span>
<span class="cp">#define OCD_AXC				0x0130  </span><span class="cm">/* AUX port Control */</span><span class="cp"></span>

<span class="cm">/* Bits in DID */</span>
<span class="cp">#define OCD_DID_MID_START		1</span>
<span class="cp">#define OCD_DID_MID_SIZE		11</span>
<span class="cp">#define OCD_DID_PN_START		12</span>
<span class="cp">#define OCD_DID_PN_SIZE			16</span>
<span class="cp">#define OCD_DID_RN_START		28</span>
<span class="cp">#define OCD_DID_RN_SIZE			4</span>

<span class="cm">/* Bits in DC */</span>
<span class="cp">#define OCD_DC_TM_START			0</span>
<span class="cp">#define OCD_DC_TM_SIZE			2</span>
<span class="cp">#define OCD_DC_EIC_START		3</span>
<span class="cp">#define OCD_DC_EIC_SIZE			2</span>
<span class="cp">#define OCD_DC_OVC_START		5</span>
<span class="cp">#define OCD_DC_OVC_SIZE			3</span>
<span class="cp">#define OCD_DC_SS_BIT			8</span>
<span class="cp">#define OCD_DC_DBR_BIT			12</span>
<span class="cp">#define OCD_DC_DBE_BIT			13</span>
<span class="cp">#define OCD_DC_EOS_START		20</span>
<span class="cp">#define OCD_DC_EOS_SIZE			2</span>
<span class="cp">#define OCD_DC_SQA_BIT			22</span>
<span class="cp">#define OCD_DC_IRP_BIT			23</span>
<span class="cp">#define OCD_DC_IFM_BIT			24</span>
<span class="cp">#define OCD_DC_TOZ_BIT			25</span>
<span class="cp">#define OCD_DC_TSR_BIT			26</span>
<span class="cp">#define OCD_DC_RID_BIT			27</span>
<span class="cp">#define OCD_DC_ORP_BIT			28</span>
<span class="cp">#define OCD_DC_MM_BIT			29</span>
<span class="cp">#define OCD_DC_RES_BIT			30</span>
<span class="cp">#define OCD_DC_ABORT_BIT		31</span>

<span class="cm">/* Bits in DS */</span>
<span class="cp">#define OCD_DS_SSS_BIT			0</span>
<span class="cp">#define OCD_DS_SWB_BIT			1</span>
<span class="cp">#define OCD_DS_HWB_BIT			2</span>
<span class="cp">#define OCD_DS_HWE_BIT			3</span>
<span class="cp">#define OCD_DS_STP_BIT			4</span>
<span class="cp">#define OCD_DS_DBS_BIT			5</span>
<span class="cp">#define OCD_DS_BP_START			8</span>
<span class="cp">#define OCD_DS_BP_SIZE			8</span>
<span class="cp">#define OCD_DS_INC_BIT			24</span>
<span class="cp">#define OCD_DS_BOZ_BIT			25</span>
<span class="cp">#define OCD_DS_DBA_BIT			26</span>
<span class="cp">#define OCD_DS_EXB_BIT			27</span>
<span class="cp">#define OCD_DS_NTBF_BIT			28</span>

<span class="cm">/* Bits in RWCS */</span>
<span class="cp">#define OCD_RWCS_DV_BIT			0</span>
<span class="cp">#define OCD_RWCS_ERR_BIT		1</span>
<span class="cp">#define OCD_RWCS_CNT_START		2</span>
<span class="cp">#define OCD_RWCS_CNT_SIZE		14</span>
<span class="cp">#define OCD_RWCS_CRC_BIT		19</span>
<span class="cp">#define OCD_RWCS_NTBC_START		20</span>
<span class="cp">#define OCD_RWCS_NTBC_SIZE		2</span>
<span class="cp">#define OCD_RWCS_NTE_BIT		22</span>
<span class="cp">#define OCD_RWCS_NTAP_BIT		23</span>
<span class="cp">#define OCD_RWCS_WRAPPED_BIT		24</span>
<span class="cp">#define OCD_RWCS_CCTRL_START		25</span>
<span class="cp">#define OCD_RWCS_CCTRL_SIZE		2</span>
<span class="cp">#define OCD_RWCS_SZ_START		27</span>
<span class="cp">#define OCD_RWCS_SZ_SIZE		3</span>
<span class="cp">#define OCD_RWCS_RW_BIT			30</span>
<span class="cp">#define OCD_RWCS_AC_BIT			31</span>

<span class="cm">/* Bits in RWA */</span>
<span class="cp">#define OCD_RWA_RWA_START		0</span>
<span class="cp">#define OCD_RWA_RWA_SIZE		32</span>

<span class="cm">/* Bits in RWD */</span>
<span class="cp">#define OCD_RWD_RWD_START		0</span>
<span class="cp">#define OCD_RWD_RWD_SIZE		32</span>

<span class="cm">/* Bits in WT */</span>
<span class="cp">#define OCD_WT_DTE_START		20</span>
<span class="cp">#define OCD_WT_DTE_SIZE			3</span>
<span class="cp">#define OCD_WT_DTS_START		23</span>
<span class="cp">#define OCD_WT_DTS_SIZE			3</span>
<span class="cp">#define OCD_WT_PTE_START		26</span>
<span class="cp">#define OCD_WT_PTE_SIZE			3</span>
<span class="cp">#define OCD_WT_PTS_START		29</span>
<span class="cp">#define OCD_WT_PTS_SIZE			3</span>

<span class="cm">/* Bits in DTC */</span>
<span class="cp">#define OCD_DTC_T0WP_BIT		0</span>
<span class="cp">#define OCD_DTC_T1WP_BIT		1</span>
<span class="cp">#define OCD_DTC_ASID0EN_BIT		2</span>
<span class="cp">#define OCD_DTC_ASID0_START		3</span>
<span class="cp">#define OCD_DTC_ASID0_SIZE		8</span>
<span class="cp">#define OCD_DTC_ASID1EN_BIT		11</span>
<span class="cp">#define OCD_DTC_ASID1_START		12</span>
<span class="cp">#define OCD_DTC_ASID1_SIZE		8</span>
<span class="cp">#define OCD_DTC_RWT1_START		28</span>
<span class="cp">#define OCD_DTC_RWT1_SIZE		2</span>
<span class="cp">#define OCD_DTC_RWT0_START		30</span>
<span class="cp">#define OCD_DTC_RWT0_SIZE		2</span>

<span class="cm">/* Bits in DTSA0 */</span>
<span class="cp">#define OCD_DTSA0_DTSA_START		0</span>
<span class="cp">#define OCD_DTSA0_DTSA_SIZE		32</span>

<span class="cm">/* Bits in DTSA1 */</span>
<span class="cp">#define OCD_DTSA1_DTSA_START		0</span>
<span class="cp">#define OCD_DTSA1_DTSA_SIZE		32</span>

<span class="cm">/* Bits in DTEA0 */</span>
<span class="cp">#define OCD_DTEA0_DTEA_START		0</span>
<span class="cp">#define OCD_DTEA0_DTEA_SIZE		32</span>

<span class="cm">/* Bits in DTEA1 */</span>
<span class="cp">#define OCD_DTEA1_DTEA_START		0</span>
<span class="cp">#define OCD_DTEA1_DTEA_SIZE		32</span>

<span class="cm">/* Bits in BWC0A */</span>
<span class="cp">#define OCD_BWC0A_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC0A_ASID_START		1</span>
<span class="cp">#define OCD_BWC0A_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC0A_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC0A_AME_BIT		25</span>
<span class="cp">#define OCD_BWC0A_BWE_START		30</span>
<span class="cp">#define OCD_BWC0A_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC0B */</span>
<span class="cp">#define OCD_BWC0B_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC0B_ASID_START		1</span>
<span class="cp">#define OCD_BWC0B_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC0B_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC0B_AME_BIT		25</span>
<span class="cp">#define OCD_BWC0B_BWE_START		30</span>
<span class="cp">#define OCD_BWC0B_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC1A */</span>
<span class="cp">#define OCD_BWC1A_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC1A_ASID_START		1</span>
<span class="cp">#define OCD_BWC1A_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC1A_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC1A_AME_BIT		25</span>
<span class="cp">#define OCD_BWC1A_BWE_START		30</span>
<span class="cp">#define OCD_BWC1A_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC1B */</span>
<span class="cp">#define OCD_BWC1B_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC1B_ASID_START		1</span>
<span class="cp">#define OCD_BWC1B_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC1B_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC1B_AME_BIT		25</span>
<span class="cp">#define OCD_BWC1B_BWE_START		30</span>
<span class="cp">#define OCD_BWC1B_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC2A */</span>
<span class="cp">#define OCD_BWC2A_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC2A_ASID_START		1</span>
<span class="cp">#define OCD_BWC2A_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC2A_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC2A_AMB_START		20</span>
<span class="cp">#define OCD_BWC2A_AMB_SIZE		5</span>
<span class="cp">#define OCD_BWC2A_AME_BIT		25</span>
<span class="cp">#define OCD_BWC2A_BWE_START		30</span>
<span class="cp">#define OCD_BWC2A_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC2B */</span>
<span class="cp">#define OCD_BWC2B_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC2B_ASID_START		1</span>
<span class="cp">#define OCD_BWC2B_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC2B_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC2B_AME_BIT		25</span>
<span class="cp">#define OCD_BWC2B_BWE_START		30</span>
<span class="cp">#define OCD_BWC2B_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC3A */</span>
<span class="cp">#define OCD_BWC3A_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC3A_ASID_START		1</span>
<span class="cp">#define OCD_BWC3A_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC3A_SIZE_START		9</span>
<span class="cp">#define OCD_BWC3A_SIZE_SIZE		3</span>
<span class="cp">#define OCD_BWC3A_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC3A_BWO_START		16</span>
<span class="cp">#define OCD_BWC3A_BWO_SIZE		2</span>
<span class="cp">#define OCD_BWC3A_BME_START		20</span>
<span class="cp">#define OCD_BWC3A_BME_SIZE		4</span>
<span class="cp">#define OCD_BWC3A_BRW_START		28</span>
<span class="cp">#define OCD_BWC3A_BRW_SIZE		2</span>
<span class="cp">#define OCD_BWC3A_BWE_START		30</span>
<span class="cp">#define OCD_BWC3A_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWC3B */</span>
<span class="cp">#define OCD_BWC3B_ASIDEN_BIT		0</span>
<span class="cp">#define OCD_BWC3B_ASID_START		1</span>
<span class="cp">#define OCD_BWC3B_ASID_SIZE		8</span>
<span class="cp">#define OCD_BWC3B_SIZE_START		9</span>
<span class="cp">#define OCD_BWC3B_SIZE_SIZE		3</span>
<span class="cp">#define OCD_BWC3B_EOC_BIT		14</span>
<span class="cp">#define OCD_BWC3B_BWO_START		16</span>
<span class="cp">#define OCD_BWC3B_BWO_SIZE		2</span>
<span class="cp">#define OCD_BWC3B_BME_START		20</span>
<span class="cp">#define OCD_BWC3B_BME_SIZE		4</span>
<span class="cp">#define OCD_BWC3B_BRW_START		28</span>
<span class="cp">#define OCD_BWC3B_BRW_SIZE		2</span>
<span class="cp">#define OCD_BWC3B_BWE_START		30</span>
<span class="cp">#define OCD_BWC3B_BWE_SIZE		2</span>

<span class="cm">/* Bits in BWA0A */</span>
<span class="cp">#define OCD_BWA0A_BWA_START		0</span>
<span class="cp">#define OCD_BWA0A_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA0B */</span>
<span class="cp">#define OCD_BWA0B_BWA_START		0</span>
<span class="cp">#define OCD_BWA0B_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA1A */</span>
<span class="cp">#define OCD_BWA1A_BWA_START		0</span>
<span class="cp">#define OCD_BWA1A_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA1B */</span>
<span class="cp">#define OCD_BWA1B_BWA_START		0</span>
<span class="cp">#define OCD_BWA1B_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA2A */</span>
<span class="cp">#define OCD_BWA2A_BWA_START		0</span>
<span class="cp">#define OCD_BWA2A_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA2B */</span>
<span class="cp">#define OCD_BWA2B_BWA_START		0</span>
<span class="cp">#define OCD_BWA2B_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA3A */</span>
<span class="cp">#define OCD_BWA3A_BWA_START		0</span>
<span class="cp">#define OCD_BWA3A_BWA_SIZE		32</span>

<span class="cm">/* Bits in BWA3B */</span>
<span class="cp">#define OCD_BWA3B_BWA_START		0</span>
<span class="cp">#define OCD_BWA3B_BWA_SIZE		32</span>

<span class="cm">/* Bits in NXCFG */</span>
<span class="cp">#define OCD_NXCFG_NXARCH_START		0</span>
<span class="cp">#define OCD_NXCFG_NXARCH_SIZE		4</span>
<span class="cp">#define OCD_NXCFG_NXOCD_START		4</span>
<span class="cp">#define OCD_NXCFG_NXOCD_SIZE		4</span>
<span class="cp">#define OCD_NXCFG_NXPCB_START		8</span>
<span class="cp">#define OCD_NXCFG_NXPCB_SIZE		4</span>
<span class="cp">#define OCD_NXCFG_NXDB_START		12</span>
<span class="cp">#define OCD_NXCFG_NXDB_SIZE		4</span>
<span class="cp">#define OCD_NXCFG_MXMSEO_BIT		16</span>
<span class="cp">#define OCD_NXCFG_NXMDO_START		17</span>
<span class="cp">#define OCD_NXCFG_NXMDO_SIZE		4</span>
<span class="cp">#define OCD_NXCFG_NXPT_BIT		21</span>
<span class="cp">#define OCD_NXCFG_NXOT_BIT		22</span>
<span class="cp">#define OCD_NXCFG_NXDWT_BIT		23</span>
<span class="cp">#define OCD_NXCFG_NXDRT_BIT		24</span>
<span class="cp">#define OCD_NXCFG_NXDTC_START		25</span>
<span class="cp">#define OCD_NXCFG_NXDTC_SIZE		3</span>
<span class="cp">#define OCD_NXCFG_NXDMA_BIT		28</span>

<span class="cm">/* Bits in DINST */</span>
<span class="cp">#define OCD_DINST_DINST_START		0</span>
<span class="cp">#define OCD_DINST_DINST_SIZE		32</span>

<span class="cm">/* Bits in CPUCM */</span>
<span class="cp">#define OCD_CPUCM_BEM_BIT		1</span>
<span class="cp">#define OCD_CPUCM_FEM_BIT		2</span>
<span class="cp">#define OCD_CPUCM_REM_BIT		3</span>
<span class="cp">#define OCD_CPUCM_IBEM_BIT		4</span>
<span class="cp">#define OCD_CPUCM_IEEM_BIT		5</span>

<span class="cm">/* Bits in DCCPU */</span>
<span class="cp">#define OCD_DCCPU_DATA_START		0</span>
<span class="cp">#define OCD_DCCPU_DATA_SIZE		32</span>

<span class="cm">/* Bits in DCEMU */</span>
<span class="cp">#define OCD_DCEMU_DATA_START		0</span>
<span class="cp">#define OCD_DCEMU_DATA_SIZE		32</span>

<span class="cm">/* Bits in DCSR */</span>
<span class="cp">#define OCD_DCSR_CPUD_BIT		0</span>
<span class="cp">#define OCD_DCSR_EMUD_BIT		1</span>

<span class="cm">/* Bits in PID */</span>
<span class="cp">#define OCD_PID_PROCESS_START		0</span>
<span class="cp">#define OCD_PID_PROCESS_SIZE		32</span>

<span class="cm">/* Bits in EPC0 */</span>
<span class="cp">#define OCD_EPC0_RNG_START		0</span>
<span class="cp">#define OCD_EPC0_RNG_SIZE		2</span>
<span class="cp">#define OCD_EPC0_CE_BIT			4</span>
<span class="cp">#define OCD_EPC0_ECNT_START		16</span>
<span class="cp">#define OCD_EPC0_ECNT_SIZE		16</span>

<span class="cm">/* Bits in EPC1 */</span>
<span class="cp">#define OCD_EPC1_RNG_START		0</span>
<span class="cp">#define OCD_EPC1_RNG_SIZE		2</span>
<span class="cp">#define OCD_EPC1_ATB_BIT		5</span>
<span class="cp">#define OCD_EPC1_AM_BIT			6</span>

<span class="cm">/* Bits in EPC2 */</span>
<span class="cp">#define OCD_EPC2_RNG_START		0</span>
<span class="cp">#define OCD_EPC2_RNG_SIZE		2</span>
<span class="cp">#define OCD_EPC2_DB_START		2</span>
<span class="cp">#define OCD_EPC2_DB_SIZE		2</span>

<span class="cm">/* Bits in EPC3 */</span>
<span class="cp">#define OCD_EPC3_RNG_START		0</span>
<span class="cp">#define OCD_EPC3_RNG_SIZE		2</span>
<span class="cp">#define OCD_EPC3_DWE_BIT		2</span>

<span class="cm">/* Bits in AXC */</span>
<span class="cp">#define OCD_AXC_DIV_START		0</span>
<span class="cp">#define OCD_AXC_DIV_SIZE		4</span>
<span class="cp">#define OCD_AXC_AXE_BIT			8</span>
<span class="cp">#define OCD_AXC_AXS_BIT			9</span>
<span class="cp">#define OCD_AXC_DDR_BIT			10</span>
<span class="cp">#define OCD_AXC_LS_BIT			11</span>
<span class="cp">#define OCD_AXC_REX_BIT			12</span>
<span class="cp">#define OCD_AXC_REXTEN_BIT		13</span>

<span class="cm">/* Constants for DC:EIC */</span>
<span class="cp">#define OCD_EIC_PROGRAM_AND_DATA_TRACE	0</span>
<span class="cp">#define OCD_EIC_BREAKPOINT		1</span>
<span class="cp">#define OCD_EIC_NOP			2</span>

<span class="cm">/* Constants for DC:OVC */</span>
<span class="cp">#define OCD_OVC_OVERRUN			0</span>
<span class="cp">#define OCD_OVC_DELAY_CPU_BTM		1</span>
<span class="cp">#define OCD_OVC_DELAY_CPU_DTM		2</span>
<span class="cp">#define OCD_OVC_DELAY_CPU_BTM_DTM	3</span>

<span class="cm">/* Constants for DC:EOS */</span>
<span class="cp">#define OCD_EOS_NOP			0</span>
<span class="cp">#define OCD_EOS_DEBUG_MODE		1</span>
<span class="cp">#define OCD_EOS_BREAKPOINT_WATCHPOINT	2</span>
<span class="cp">#define OCD_EOS_THQ			3</span>

<span class="cm">/* Constants for RWCS:NTBC */</span>
<span class="cp">#define OCD_NTBC_OVERWRITE		0</span>
<span class="cp">#define OCD_NTBC_DISABLE		1</span>
<span class="cp">#define OCD_NTBC_BREAKPOINT		2</span>

<span class="cm">/* Constants for RWCS:CCTRL */</span>
<span class="cp">#define OCD_CCTRL_AUTO			0</span>
<span class="cp">#define OCD_CCTRL_CACHED		1</span>
<span class="cp">#define OCD_CCTRL_UNCACHED		2</span>

<span class="cm">/* Constants for RWCS:SZ */</span>
<span class="cp">#define OCD_SZ_BYTE			0</span>
<span class="cp">#define OCD_SZ_HALFWORD			1</span>
<span class="cp">#define OCD_SZ_WORD			2</span>

<span class="cm">/* Constants for WT:PTS */</span>
<span class="cp">#define OCD_PTS_DISABLED		0</span>
<span class="cp">#define OCD_PTS_PROGRAM_0B		1</span>
<span class="cp">#define OCD_PTS_PROGRAM_1A		2</span>
<span class="cp">#define OCD_PTS_PROGRAM_1B		3</span>
<span class="cp">#define OCD_PTS_PROGRAM_2A		4</span>
<span class="cp">#define OCD_PTS_PROGRAM_2B		5</span>
<span class="cp">#define OCD_PTS_DATA_3A			6</span>
<span class="cp">#define OCD_PTS_DATA_3B			7</span>

<span class="cm">/* Constants for DTC:RWT1 */</span>
<span class="cp">#define OCD_RWT1_NO_TRACE		0</span>
<span class="cp">#define OCD_RWT1_DATA_READ		1</span>
<span class="cp">#define OCD_RWT1_DATA_WRITE		2</span>
<span class="cp">#define OCD_RWT1_DATA_READ_WRITE	3</span>

<span class="cm">/* Constants for DTC:RWT0 */</span>
<span class="cp">#define OCD_RWT0_NO_TRACE		0</span>
<span class="cp">#define OCD_RWT0_DATA_READ		1</span>
<span class="cp">#define OCD_RWT0_DATA_WRITE		2</span>
<span class="cp">#define OCD_RWT0_DATA_READ_WRITE	3</span>

<span class="cm">/* Constants for BWC0A:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC0B:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC1A:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC1B:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC2A:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC2B:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC3A:SIZE */</span>
<span class="cp">#define OCD_SIZE_BYTE_ACCESS		4</span>
<span class="cp">#define OCD_SIZE_HALFWORD_ACCESS	5</span>
<span class="cp">#define OCD_SIZE_WORD_ACCESS		6</span>
<span class="cp">#define OCD_SIZE_DOUBLE_WORD_ACCESS	7</span>

<span class="cm">/* Constants for BWC3A:BRW */</span>
<span class="cp">#define OCD_BRW_READ_BREAK		0</span>
<span class="cp">#define OCD_BRW_WRITE_BREAK		1</span>
<span class="cp">#define OCD_BRW_ANY_ACCES_BREAK		2</span>

<span class="cm">/* Constants for BWC3A:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for BWC3B:SIZE */</span>
<span class="cp">#define OCD_SIZE_BYTE_ACCESS		4</span>
<span class="cp">#define OCD_SIZE_HALFWORD_ACCESS	5</span>
<span class="cp">#define OCD_SIZE_WORD_ACCESS		6</span>
<span class="cp">#define OCD_SIZE_DOUBLE_WORD_ACCESS	7</span>

<span class="cm">/* Constants for BWC3B:BRW */</span>
<span class="cp">#define OCD_BRW_READ_BREAK		0</span>
<span class="cp">#define OCD_BRW_WRITE_BREAK		1</span>
<span class="cp">#define OCD_BRW_ANY_ACCES_BREAK		2</span>

<span class="cm">/* Constants for BWC3B:BWE */</span>
<span class="cp">#define OCD_BWE_DISABLED		0</span>
<span class="cp">#define OCD_BWE_BREAKPOINT_ENABLED	1</span>
<span class="cp">#define OCD_BWE_WATCHPOINT_ENABLED	3</span>

<span class="cm">/* Constants for EPC0:RNG */</span>
<span class="cp">#define OCD_RNG_DISABLED		0</span>
<span class="cp">#define OCD_RNG_EXCLUSIVE		1</span>
<span class="cp">#define OCD_RNG_INCLUSIVE		2</span>

<span class="cm">/* Constants for EPC1:RNG */</span>
<span class="cp">#define OCD_RNG_DISABLED		0</span>
<span class="cp">#define OCD_RNG_EXCLUSIVE		1</span>
<span class="cp">#define OCD_RNG_INCLUSIVE		2</span>

<span class="cm">/* Constants for EPC2:RNG */</span>
<span class="cp">#define OCD_RNG_DISABLED		0</span>
<span class="cp">#define OCD_RNG_EXCLUSIVE		1</span>
<span class="cp">#define OCD_RNG_INCLUSIVE		2</span>

<span class="cm">/* Constants for EPC2:DB */</span>
<span class="cp">#define OCD_DB_DISABLED			0</span>
<span class="cp">#define OCD_DB_CHAINED_B		1</span>
<span class="cp">#define OCD_DB_CHAINED_A		2</span>
<span class="cp">#define OCD_DB_AHAINED_A_AND_B		3</span>

<span class="cm">/* Constants for EPC3:RNG */</span>
<span class="cp">#define OCD_RNG_DISABLED		0</span>
<span class="cp">#define OCD_RNG_EXCLUSIVE		1</span>
<span class="cp">#define OCD_RNG_INCLUSIVE		2</span>

<span class="cp">#ifndef __ASSEMBLER__</span>

<span class="cm">/* Register access macros */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">__ocd_read</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__builtin_mfdr</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">__ocd_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__builtin_mtdr</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define ocd_read(reg)			__ocd_read(OCD_##reg)</span>
<span class="cp">#define ocd_write(reg, value)		__ocd_write(OCD_##reg, value)</span>

<span class="k">struct</span> <span class="n">task_struct</span><span class="p">;</span>

<span class="kt">void</span> <span class="n">ocd_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">child</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">ocd_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">child</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLER__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASM_AVR32_OCD_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
