{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749524337571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749524337571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:58:57 2025 " "Processing started: Mon Jun 09 21:58:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749524337571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749524337571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749524337571 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749524337935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/desktop/proyecto ascensor/proyecto ascensor/ascensor_top/ascensor_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/desktop/proyecto ascensor/proyecto ascensor/ascensor_top/ascensor_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ascensor_top-Arch_MemAscensor " "Found design unit 1: Ascensor_top-Arch_MemAscensor" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338397 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ascensor_top " "Found entity 1: Ascensor_top" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749524338397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/desktop/proyecto ascensor/proyecto ascensor/contadorpersonas/contadorpersonas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/desktop/proyecto ascensor/proyecto ascensor/contadorpersonas/contadorpersonas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorPersonas-Arch_ConPer " "Found design unit 1: ContadorPersonas-Arch_ConPer" {  } { { "../ContadorPersonas/ContadorPersonas.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/ContadorPersonas/ContadorPersonas.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338400 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorPersonas " "Found entity 1: ContadorPersonas" {  } { { "../ContadorPersonas/ContadorPersonas.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/ContadorPersonas/ContadorPersonas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749524338400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/desktop/proyecto ascensor/proyecto ascensor/display7segmentos/display7segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/desktop/proyecto ascensor/proyecto ascensor/display7segmentos/display7segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display7Segmentos-Arch_D7S " "Found design unit 1: Display7Segmentos-Arch_D7S" {  } { { "../Display7Segmentos/Display7Segmentos.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Display7Segmentos/Display7Segmentos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display7Segmentos " "Found entity 1: Display7Segmentos" {  } { { "../Display7Segmentos/Display7Segmentos.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Display7Segmentos/Display7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749524338404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_ascensor_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema_ascensor_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sistema_Ascensor_Top-Arch_SA " "Found design unit 1: Sistema_Ascensor_Top-Arch_SA" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338407 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sistema_Ascensor_Top " "Found entity 1: Sistema_Ascensor_Top" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749524338407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/acer/desktop/proyecto ascensor/proyecto ascensor/botonesinternos/botonesinternos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/acer/desktop/proyecto ascensor/proyecto ascensor/botonesinternos/botonesinternos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BotonesInternos-Arch_BI " "Found design unit 1: BotonesInternos-Arch_BI" {  } { { "../BotonesInternos/BotonesInternos.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/BotonesInternos/BotonesInternos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338410 ""} { "Info" "ISGN_ENTITY_NAME" "1 BotonesInternos " "Found entity 1: BotonesInternos" {  } { { "../BotonesInternos/BotonesInternos.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/BotonesInternos/BotonesInternos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749524338410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749524338410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema_Ascensor_Top " "Elaborating entity \"Sistema_Ascensor_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749524338463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ascensor_top Ascensor_top:Ascensor_inst " "Elaborating entity \"Ascensor_top\" for hierarchy \"Ascensor_top:Ascensor_inst\"" {  } { { "Sistema_Ascensor_Top.vhd" "Ascensor_inst" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749524338470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data_out Ascensor_top.vhd(103) " "Verilog HDL or VHDL warning at Ascensor_top.vhd(103): object \"mem_data_out\" assigned a value but never read" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1749524338477 "|Sistema_Ascensor_Top|Ascensor_top:Ascensor_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "system_memory Ascensor_top.vhd(153) " "VHDL Process Statement warning at Ascensor_top.vhd(153): signal \"system_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1749524338477 "|Sistema_Ascensor_Top|Ascensor_top:Ascensor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7Segmentos Display7Segmentos:Display_inst " "Elaborating entity \"Display7Segmentos\" for hierarchy \"Display7Segmentos:Display_inst\"" {  } { { "Sistema_Ascensor_Top.vhd" "Display_inst" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749524338479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorPersonas ContadorPersonas:Contador_inst " "Elaborating entity \"ContadorPersonas\" for hierarchy \"ContadorPersonas:Contador_inst\"" {  } { { "Sistema_Ascensor_Top.vhd" "Contador_inst" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749524338484 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 151 -1 0 } } { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 110 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1749524339645 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1749524339645 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ascensor_top:Ascensor_inst\|current_floor\[2\] Ascensor_top:Ascensor_inst\|current_floor\[2\]~_emulated Ascensor_top:Ascensor_inst\|current_floor\[2\]~1 " "Register \"Ascensor_top:Ascensor_inst\|current_floor\[2\]\" is converted into an equivalent circuit using register \"Ascensor_top:Ascensor_inst\|current_floor\[2\]~_emulated\" and latch \"Ascensor_top:Ascensor_inst\|current_floor\[2\]~1\"" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749524339646 "|Sistema_Ascensor_Top|Ascensor_top:Ascensor_inst|current_floor[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ascensor_top:Ascensor_inst\|current_floor\[1\] Ascensor_top:Ascensor_inst\|current_floor\[1\]~_emulated Ascensor_top:Ascensor_inst\|current_floor\[1\]~5 " "Register \"Ascensor_top:Ascensor_inst\|current_floor\[1\]\" is converted into an equivalent circuit using register \"Ascensor_top:Ascensor_inst\|current_floor\[1\]~_emulated\" and latch \"Ascensor_top:Ascensor_inst\|current_floor\[1\]~5\"" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749524339646 "|Sistema_Ascensor_Top|Ascensor_top:Ascensor_inst|current_floor[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Ascensor_top:Ascensor_inst\|current_floor\[0\] Ascensor_top:Ascensor_inst\|current_floor\[0\]~_emulated Ascensor_top:Ascensor_inst\|current_floor\[0\]~9 " "Register \"Ascensor_top:Ascensor_inst\|current_floor\[0\]\" is converted into an equivalent circuit using register \"Ascensor_top:Ascensor_inst\|current_floor\[0\]~_emulated\" and latch \"Ascensor_top:Ascensor_inst\|current_floor\[0\]~9\"" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1749524339646 "|Sistema_Ascensor_Top|Ascensor_top:Ascensor_inst|current_floor[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1749524339646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg_decenas\[0\] VCC " "Pin \"display_7seg_decenas\[0\]\" is stuck at VCC" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749524340119 "|Sistema_Ascensor_Top|display_7seg_decenas[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg_decenas\[3\] VCC " "Pin \"display_7seg_decenas\[3\]\" is stuck at VCC" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749524340119 "|Sistema_Ascensor_Top|display_7seg_decenas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg_decenas\[4\] VCC " "Pin \"display_7seg_decenas\[4\]\" is stuck at VCC" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749524340119 "|Sistema_Ascensor_Top|display_7seg_decenas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg_decenas\[5\] VCC " "Pin \"display_7seg_decenas\[5\]\" is stuck at VCC" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749524340119 "|Sistema_Ascensor_Top|display_7seg_decenas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_7seg_decenas\[6\] VCC " "Pin \"display_7seg_decenas\[6\]\" is stuck at VCC" {  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749524340119 "|Sistema_Ascensor_Top|display_7seg_decenas[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749524340119 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Ascensor_top:Ascensor_inst\|system_memory\[0\]\[0\] High " "Register Ascensor_top:Ascensor_inst\|system_memory\[0\]\[0\] will power up to High" {  } { { "../Ascensor_top/Ascensor_top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Ascensor_top/Ascensor_top.vhd" 110 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1749524340138 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1749524340138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749524340284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749524341335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749524341335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "602 " "Implemented 602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749524341497 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749524341497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "556 " "Implemented 556 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749524341497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749524341497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749524341535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 21:59:01 2025 " "Processing ended: Mon Jun 09 21:59:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749524341535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749524341535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749524341535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749524341535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749524343169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749524343170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:59:02 2025 " "Processing started: Mon Jun 09 21:59:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749524343170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1749524343170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1749524343170 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1749524343340 ""}
{ "Info" "0" "" "Project  = Sistema_Ascensor_Top" {  } {  } 0 0 "Project  = Sistema_Ascensor_Top" 0 0 "Fitter" 0 0 1749524343341 ""}
{ "Info" "0" "" "Revision = Sistema_Ascensor_Top" {  } {  } 0 0 "Revision = Sistema_Ascensor_Top" 0 0 "Fitter" 0 0 1749524343341 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1749524343418 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sistema_Ascensor_Top EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Sistema_Ascensor_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1749524343432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749524343505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749524343510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1749524343510 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1749524343628 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1749524343658 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749524343948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749524343948 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1749524343948 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1749524343948 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 1215 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749524343973 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 1217 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749524343973 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 1219 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749524343973 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 1221 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749524343973 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 1223 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1749524343973 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1749524343973 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1749524343979 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 46 " "No exact pin location assignment(s) for 2 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "door_open " "Pin door_open not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { door_open } } } { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 39 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { door_open } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749524345048 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "moving " "Pin moving not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { moving } } } { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { moving } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1749524345048 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1749524345048 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1749524345309 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sistema_Ascensor_Top.sdc " "Synopsys Design Constraints File file not found: 'Sistema_Ascensor_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1749524345311 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1749524345312 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1749524345318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1749524345319 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1749524345322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1749524345347 ""}  } { { "Sistema_Ascensor_Top.vhd" "" { Text "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/Sistema_Ascensor_Top.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 0 { 0 ""} 0 1199 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1749524345347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1749524345601 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749524345603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1749524345603 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749524345605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1749524345606 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1749524345608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1749524345608 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1749524345608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1749524345646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1749524345646 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1749524345646 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1749524345656 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1749524345656 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1749524345656 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 21 12 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 36 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 21 26 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1749524345657 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1749524345657 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1749524345657 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_interno_1 " "Node \"btn_interno_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_interno_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1749524345712 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_interno_2 " "Node \"btn_interno_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_interno_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1749524345712 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_interno_3 " "Node \"btn_interno_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_interno_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1749524345712 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_interno_4 " "Node \"btn_interno_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_interno_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1749524345712 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_interno_5 " "Node \"btn_interno_5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_interno_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1749524345712 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1749524345712 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749524345713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1749524347839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749524348679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1749524348704 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1749524351113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749524351113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1749524351629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y20 X9_Y29 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } { { "loc" "" { Generic "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29"} 0 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1749524353237 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1749524353237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749524355155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1749524355156 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1749524355156 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1749524355188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749524355259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749524355857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1749524355902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1749524356213 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1749524357568 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1749524359074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/output_files/Sistema_Ascensor_Top.fit.smsg " "Generated suppressed messages file C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/output_files/Sistema_Ascensor_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1749524359271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749524359800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 21:59:19 2025 " "Processing ended: Mon Jun 09 21:59:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749524359800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749524359800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749524359800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1749524359800 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1749524362092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749524362093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:59:21 2025 " "Processing started: Mon Jun 09 21:59:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749524362093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1749524362093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1749524362093 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1749524363526 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1749524363569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749524364188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 21:59:24 2025 " "Processing ended: Mon Jun 09 21:59:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749524364188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749524364188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749524364188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1749524364188 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1749524364902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1749524366699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749524366700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:59:26 2025 " "Processing started: Mon Jun 09 21:59:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749524366700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749524366700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sistema_Ascensor_Top -c Sistema_Ascensor_Top " "Command: quartus_sta Sistema_Ascensor_Top -c Sistema_Ascensor_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749524366700 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1749524366917 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749524367182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749524367182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749524367306 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749524367306 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1749524367653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sistema_Ascensor_Top.sdc " "Synopsys Design Constraints File file not found: 'Sistema_Ascensor_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1749524367787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1749524367788 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749524367793 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749524367793 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1749524367793 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1749524367958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1749524367959 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1749524367969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1749524367989 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1749524368066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749524368066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.862 " "Worst-case setup slack is -15.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.862           -1055.943 clk  " "  -15.862           -1055.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268              -3.770 reset  " "   -1.268              -3.770 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524368072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.001 " "Worst-case hold slack is -0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 clk  " "   -0.001              -0.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066               0.000 reset  " "    1.066               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524368081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.144 " "Worst-case recovery slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -6.311 clk  " "   -0.144              -6.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524368088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.164 " "Worst-case removal slack is -0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164             -12.149 clk  " "   -0.164             -12.149 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524368094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -209.000 clk  " "   -3.000            -209.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524368099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524368099 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1749524368384 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1749524368433 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1749524369290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369447 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1749524369477 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749524369477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.143 " "Worst-case setup slack is -14.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.143            -929.649 clk  " "  -14.143            -929.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058              -3.142 reset  " "   -1.058              -3.142 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524369486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 clk  " "    0.055               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 reset  " "    0.982               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524369506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.112 " "Worst-case recovery slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -3.220 clk  " "   -0.112              -3.220 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524369519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.116 " "Worst-case removal slack is -0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -6.475 clk  " "   -0.116              -6.475 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524369531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -209.000 clk  " "   -3.000            -209.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524369551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524369551 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1749524369848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1749524370061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749524370061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.874 " "Worst-case setup slack is -8.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.874            -545.657 clk  " "   -8.874            -545.657 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.611 reset  " "   -0.207              -0.611 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524370071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.106 clk  " "   -0.106              -0.106 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 reset  " "    0.518               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524370087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.179 " "Worst-case recovery slack is -0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179             -17.264 clk  " "   -0.179             -17.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524370105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.170 " "Worst-case removal slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170             -21.007 clk  " "   -0.170             -21.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524370120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -220.512 clk  " "   -3.000            -220.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749524370130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749524370130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749524370717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749524370718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749524371022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 21:59:31 2025 " "Processing ended: Mon Jun 09 21:59:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749524371022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749524371022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749524371022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749524371022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749524373670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749524373671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 21:59:33 2025 " "Processing started: Mon Jun 09 21:59:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749524373671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749524373671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sistema_Ascensor_Top -c Sistema_Ascensor_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749524373671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_6_1200mv_85c_slow.vho C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_6_1200mv_85c_slow.vho in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524374805 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_6_1200mv_0c_slow.vho C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_6_1200mv_0c_slow.vho in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524374942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_min_1200mv_0c_fast.vho C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_min_1200mv_0c_fast.vho in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524375111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top.vho C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top.vho in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524375302 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_6_1200mv_85c_vhd_slow.sdo C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524375502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_6_1200mv_0c_vhd_slow.sdo C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524375704 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_min_1200mv_0c_vhd_fast.sdo C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524375821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sistema_Ascensor_Top_vhd.sdo C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/ simulation " "Generated file Sistema_Ascensor_Top_vhd.sdo in folder \"C:/Users/ACER/Desktop/Proyecto Ascensor/Proyecto Ascensor/Sistema_Ascensor_Top/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1749524375930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749524376067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 21:59:36 2025 " "Processing ended: Mon Jun 09 21:59:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749524376067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749524376067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749524376067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749524376067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749524376819 ""}
