
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 638993                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380684                       # Number of bytes of host memory used
host_op_rate                                   724939                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7753.47                       # Real time elapsed on the host
host_tick_rate                              522615047                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4954408218                       # Number of instructions simulated
sim_ops                                    5620791663                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.052078                       # Number of seconds simulated
sim_ticks                                4052077728785                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7231098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14462195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 574194432                       # Number of branches fetched
system.switch_cpus.committedInsts          2954408217                       # Number of instructions committed
system.switch_cpus.committedOps            3349697243                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9717212673                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9717212673                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1007248164                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    939703662                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    475217213                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38466587                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2983457800                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2983457800                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4333853879                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2435442763                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           636163595                       # Number of load instructions
system.switch_cpus.num_mem_refs            1153761954                       # number of memory refs
system.switch_cpus.num_store_insts          517598359                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     125943037                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            125943037                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     83844742                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     42098295                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2079104012     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult        116831334      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        636163595     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       517598359     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3349697300                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7231096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7231094                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14462193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7231094                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7230925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2774345                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4456753                       # Transaction distribution
system.membus.trans_dist::ReadExReq               171                       # Transaction distribution
system.membus.trans_dist::ReadExResp              171                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7230926                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10962243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10731048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21693291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21693291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    646456832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    634239616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1280696448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1280696448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7231097                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7231097    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7231097                       # Request fanout histogram
system.membus.reqLayer0.occupancy         22031635732                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         21648211740                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        68177277547                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7230925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5548688                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11687847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             171                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7230926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21693289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21693289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1280696192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1280696192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10005439                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355116160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17236536                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419521                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10005442     58.05%     58.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7231094     41.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17236536                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10658338605                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15076835160                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    467722752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         467722752                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    178734080                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      178734080                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3654084                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3654084                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1396360                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1396360                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    115427883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            115427883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44109243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44109243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44109243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    115427883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           159537125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2792720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   7308168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000326974250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       155168                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       155168                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           13397500                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2638066                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3654084                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1396360                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  7308168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2792720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           930864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1231532                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           740274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           263962                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           432384                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           637560                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           454368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           263844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           344466                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           329920                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          168564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          161352                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          124596                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          263844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          286162                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          674476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           469120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           469040                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           476381                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            43968                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           190528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           468992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           234518                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              114                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           44208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          395820                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                120466973562                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               36540840000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           257495123562                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16483.88                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35233.88                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4861379                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2497077                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.52                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.41                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              7308168                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2792720                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3654084                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3654084                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                154999                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                155001                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                155170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                155169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                155168                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                155168                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2742395                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   235.726007                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   183.651507                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   222.695939                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11400      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1869443     68.17%     68.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       426289     15.54%     84.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       122015      4.45%     88.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        75571      2.76%     91.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        56185      2.05%     93.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        43854      1.60%     94.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        20707      0.76%     95.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       116931      4.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2742395                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       155168                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     47.098152                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    45.951465                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.789976                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1284      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        15857     10.22%     11.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        22009     14.18%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        29176     18.80%     44.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        19640     12.66%     56.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        12263      7.90%     64.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55        26931     17.36%     81.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         8469      5.46%     87.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         7231      4.66%     92.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         2495      1.61%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         3665      2.36%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         2474      1.59%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         2425      1.56%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83         1249      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       155168                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       155168                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.997841                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.997709                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.066310                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             169      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               1      0.00%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          154995     99.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       155168                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             467722752                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              178732096                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              467722752                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           178734080                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      115.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   115.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.25                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4052075686794                       # Total gap between requests
system.mem_ctrls0.avgGap                    802320.68                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    467722752                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    178732096                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 115427882.510103002191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44108753.080013625324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      7308168                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2792720                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 257495123562                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 92689886961471                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35233.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33189824.60                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   72.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6886701360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3660360990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16803133200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2297541240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    878924432730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    815847967200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2044287397680                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       504.503500                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2112484476586                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1804285612199                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         12694041780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          6747028035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        35377186320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12280295340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1500701342040                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    292248025440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2179915179915                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.974670                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 745350144704                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3171419944081                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    457857664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         457857664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    176382080                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      176382080                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3577013                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3577013                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1377985                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1377985                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    112993307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            112993307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43528800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43528800                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43528800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    112993307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156522107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2755970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   7154026.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000321285964                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       153860                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       153860                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13142699                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2602215                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3577013                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1377985                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  7154026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2755970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           908988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1180348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           696300                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           197886                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           556986                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           615566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           425048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           161236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           205216                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           234646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          175896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          337142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          263846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          285828                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          256726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          652368                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           469120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           469154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           469077                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            36642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           197856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           468992                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           227188                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           21990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          395820                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.67                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                127150316656                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               35770130000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           261288304156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17773.25                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36523.25                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4835370                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2483512                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.59                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.11                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              7154026                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2755970                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3577013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3577013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                147047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                147047                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                153910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                153910                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                153860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2591094                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   244.776151                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   189.640541                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   226.999615                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        14196      0.55%      0.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1692914     65.34%     65.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       407336     15.72%     81.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       174593      6.74%     88.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        52513      2.03%     90.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        63301      2.44%     92.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        59972      2.31%     95.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        12750      0.49%     95.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       113519      4.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2591094                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       153860                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     46.496971                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.137878                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.453293                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27           20      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        13768      8.95%      8.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        18178     11.81%     20.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         8366      5.44%     26.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        22175     14.41%     40.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        22699     14.75%     55.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        24994     16.24%     71.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        14202      9.23%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         3828      2.49%     83.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         7325      4.76%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         7252      4.71%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         7262      4.72%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         3584      2.33%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          207      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       153860                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       153860                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.912082                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.906971                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.413190                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6814      4.43%      4.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          146995     95.54%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              50      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       153860                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             457857664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              176380992                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              457857664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           176382080                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      112.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   112.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4052075901966                       # Total gap between requests
system.mem_ctrls1.avgGap                    817775.49                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    457857664                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    176380992                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 112993307.297016456723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43528531.238932371140                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      7154026                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2755970                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 261288304156                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 91425463800537                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36523.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33173606.32                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6892356240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3663370425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17219309520                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2181563280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    999272622480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    714502123200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2063598606105                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.269255                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1848087824354                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2068682264431                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11608076340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6169831305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        33860436120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12204511380                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1467263222850                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    320407077120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2171380416075                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       535.868402                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 819346923348                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3097423165437                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      7231097                       # number of demand (read+write) misses
system.l2.demand_misses::total                7231097                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      7231097                       # number of overall misses
system.l2.overall_misses::total               7231097                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 627500624637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     627500624637                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 627500624637                       # number of overall miss cycles
system.l2.overall_miss_latency::total    627500624637                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7231097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7231097                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7231097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7231097                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86778.067648                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86778.067648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86778.067648                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86778.067648                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2774345                       # number of writebacks
system.l2.writebacks::total                   2774345                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      7231097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7231097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      7231097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7231097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 565675610777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 565675610777                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 565675610777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 565675610777                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78228.187338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78228.187338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78228.187338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78228.187338                       # average overall mshr miss latency
system.l2.replacements                       10005439                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2774343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2774343                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2774343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2774343                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4456753                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4456753                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          171                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 171                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     13888185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13888185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81217.456140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81217.456140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     12411728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12411728                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72583.204678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72583.204678                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      7230926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7230926                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 627486736452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 627486736452                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7230926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7230926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86778.199148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86778.199148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      7230926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7230926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 565663199049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 565663199049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78228.320833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78228.320833                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                    10005471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10005471                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.948290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    23.051651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.279634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.720364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 241400527                       # Number of tag accesses
system.l2.tags.data_accesses                241400527                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947922271215                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4052077728785                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2954408275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4956507926                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099651                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2954408275                       # number of overall hits
system.cpu.icache.overall_hits::total      4956507926                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2954408275                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4956508752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2954408275                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4956508752                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          202                       # number of writebacks
system.cpu.icache.writebacks::total               202                       # number of writebacks
system.cpu.icache.replacements                    202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2954408275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4956507926                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2954408275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4956508752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4956508752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6000615.922518                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193303842154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193303842154                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    711974838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1083358455                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1795333293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    711974838                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1083358455                       # number of overall hits
system.cpu.dcache.overall_hits::total      1795333293                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8011628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7230983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15242611                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8011628                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7230983                       # number of overall misses
system.cpu.dcache.overall_misses::total      15242611                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 642617696544                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 642617696544                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 642617696544                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 642617696544                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    719986466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1090589438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1810575904                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    719986466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1090589438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1810575904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008419                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008419                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88870.032822                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42159.292561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88870.032822                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42159.292561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8292175                       # number of writebacks
system.cpu.dcache.writebacks::total           8292175                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7230983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7230983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7230983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7230983                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 636587057556                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 636587057556                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 636587057556                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 636587057556                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003994                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003994                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88036.032937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88036.032937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88036.032937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88036.032937                       # average overall mshr miss latency
system.cpu.dcache.replacements               15244063                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    382359133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    599532545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       981891678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4035533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7230812                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11266345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 642603451824                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 642603451824                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    386394666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    606763357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    993158023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011344                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88870.164488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57037.437769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7230812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7230812                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 636572955450                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 636572955450                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007281                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88036.164604                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88036.164604                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329615705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    483825910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      813441615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3976095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3976266                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     14244720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14244720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333591800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    483826081                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    817417881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83302.456140                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     3.582436                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          171                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     14102106                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14102106                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82468.456140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82468.456140                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19386181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33772163                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53158344                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1595                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          114                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1709                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     22500069                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22500069                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19387776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33772277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53160053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000082                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000032                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 197369.026316                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13165.634289                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     22404993                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22404993                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 196535.026316                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 196535.026316                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19387775                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33772278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53160053                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19387775                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33772278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53160053                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1916896009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15244319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.744942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    91.487465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   164.512255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.357373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.642626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61355916639                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61355916639                       # Number of data accesses

---------- End Simulation Statistics   ----------
