Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr  8 13:25:16 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               17          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (289)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (289)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[2].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[3].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[5].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[6].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: MineSweep_inst/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.406        0.000                      0                   99        0.030        0.000                      0                   99        4.020        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.406        0.000                      0                   99        0.030        0.000                      0                   99        4.020        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 1.400ns (22.175%)  route 4.913ns (77.825%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.458     9.151    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.275 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=4, routed)           0.315     9.590    MineSweep_inst/RANDOMIZER/bomb11__0
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.124     9.714 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_3/O
                         net (fo=4, routed)           1.013    10.727    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_3_n_0
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.150    10.877 r  MineSweep_inst/RANDOMIZER/bombLocation[10]_i_1/O
                         net (fo=1, routed)           0.524    11.401    MineSweep_inst/RANDOMIZER/data[0]
    SLICE_X30Y47         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[10]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y47         FDCE (Setup_fdce_C_D)       -0.220    14.807    MineSweep_inst/RANDOMIZER/bombLocation_reg[10]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.604ns (26.123%)  route 4.536ns (73.877%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.458     9.151    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.275 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=4, routed)           1.022    10.297    MineSweep_inst/RANDOMIZER/bomb11__0
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.152    10.449 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_2/O
                         net (fo=2, routed)           0.452    10.901    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_2_n_0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.326    11.227 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_1/O
                         net (fo=1, routed)           0.000    11.227    MineSweep_inst/RANDOMIZER/data[2]
    SLICE_X33Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.032    15.059    MineSweep_inst/RANDOMIZER/bombLocation_reg[12]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 1.604ns (26.680%)  route 4.408ns (73.320%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.458     9.151    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.275 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_3/O
                         net (fo=4, routed)           1.022    10.297    MineSweep_inst/RANDOMIZER/bomb11__0
    SLICE_X33Y48         LUT4 (Prop_lut4_I3_O)        0.152    10.449 r  MineSweep_inst/RANDOMIZER/bombLocation[12]_i_2/O
                         net (fo=2, routed)           0.324    10.773    MineSweep_inst/RANDOMIZER/bombLocation[12]_i_2_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I0_O)        0.326    11.099 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    11.099    MineSweep_inst/RANDOMIZER/p_0_in[2]
    SLICE_X32Y50         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.436    14.777    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y50         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDCE (Setup_fdce_C_D)        0.029    14.950    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.575ns (26.223%)  route 4.431ns (73.777%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.789     9.482    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_3/O
                         net (fo=5, routed)           0.426    10.032    MineSweep_inst/RANDOMIZER/bomb213_out
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.117    10.149 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_4/O
                         net (fo=2, routed)           0.612    10.761    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_4_n_0
    SLICE_X30Y47         LUT5 (Prop_lut5_I3_O)        0.332    11.093 r  MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1/O
                         net (fo=1, routed)           0.000    11.093    MineSweep_inst/RANDOMIZER/bombLocation[6]_i_1_n_0
    SLICE_X30Y47         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y47         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[6]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y47         FDCE (Setup_fdce_C_D)        0.077    15.104    MineSweep_inst/RANDOMIZER/bombLocation_reg[6]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -11.093    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 1.374ns (23.235%)  route 4.539ns (76.765%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.789     9.482    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.606 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_3/O
                         net (fo=5, routed)           0.579    10.185    MineSweep_inst/RANDOMIZER/bomb213_out
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.309 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_4/O
                         net (fo=2, routed)           0.567    10.877    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_4_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.001 r  MineSweep_inst/RANDOMIZER/bombLocation[7]_i_1/O
                         net (fo=1, routed)           0.000    11.001    MineSweep_inst/RANDOMIZER/bombLocation[7]_i_1_n_0
    SLICE_X29Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.448    14.789    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X29Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X29Y49         FDCE (Setup_fdce_C_D)        0.031    15.045    MineSweep_inst/RANDOMIZER/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.374ns (23.498%)  route 4.473ns (76.502%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.789     9.482    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.606 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_3/O
                         net (fo=5, routed)           0.426    10.032    MineSweep_inst/RANDOMIZER/bomb213_out
    SLICE_X31Y48         LUT5 (Prop_lut5_I2_O)        0.124    10.156 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1/O
                         net (fo=2, routed)           0.275    10.431    MineSweep_inst/RANDOMIZER/bombLocation[5]_i_1_n_0
    SLICE_X31Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.555 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1/O
                         net (fo=1, routed)           0.379    10.935    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[0]_i_1_n_0
    SLICE_X30Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X30Y48         FDCE (Setup_fdce_C_D)       -0.031    14.996    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 1.250ns (21.138%)  route 4.664ns (78.862%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          1.192     9.885    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.124    10.009 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_2/O
                         net (fo=2, routed)           0.867    10.877    MineSweep_inst/RANDOMIZER/bomb20_in[3]
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.001 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1/O
                         net (fo=1, routed)           0.000    11.001    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[3]_i_1_n_0
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X30Y49         FDCE (Setup_fdce_C_D)        0.079    15.131    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -11.001    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 1.396ns (24.282%)  route 4.353ns (75.718%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.813     9.506    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.124     9.630 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_4/O
                         net (fo=1, routed)           0.264     9.895    MineSweep_inst/RANDOMIZER/bomb1[1]
    SLICE_X31Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.019 r  MineSweep_inst/RANDOMIZER/bombLocation[11]_i_1/O
                         net (fo=2, routed)           0.672    10.690    MineSweep_inst/RANDOMIZER/data[1]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.146    10.836 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.836    MineSweep_inst/RANDOMIZER/p_0_in[1]
    SLICE_X30Y50         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.436    14.777    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y50         FDCE (Setup_fdce_C_D)        0.092    15.013    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.575ns (27.024%)  route 4.253ns (72.976%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.789     9.482    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.606 f  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_3/O
                         net (fo=5, routed)           0.426    10.032    MineSweep_inst/RANDOMIZER/bomb213_out
    SLICE_X31Y48         LUT4 (Prop_lut4_I0_O)        0.117    10.149 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_4/O
                         net (fo=2, routed)           0.434    10.583    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_4_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.332    10.915 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1/O
                         net (fo=1, routed)           0.000    10.915    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_1_n_0
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X30Y49         FDCE (Setup_fdce_C_D)        0.077    15.129    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.374ns (23.751%)  route 4.411ns (76.249%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/Q
                         net (fo=13, routed)          1.743     7.349    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg_n_0_[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.152     7.501 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8/O
                         net (fo=1, routed)           0.861     8.361    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_8_n_0
    SLICE_X32Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.693 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[1]_i_3/O
                         net (fo=13, routed)          0.789     9.482    MineSweep_inst/RANDOMIZER/bomb12__6
    SLICE_X31Y49         LUT5 (Prop_lut5_I0_O)        0.124     9.606 r  MineSweep_inst/RANDOMIZER/bombLocation[5]_i_3/O
                         net (fo=5, routed)           0.579    10.185    MineSweep_inst/RANDOMIZER/bomb213_out
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.124    10.309 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_4/O
                         net (fo=2, routed)           0.439    10.748    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_4_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_1/O
                         net (fo=1, routed)           0.000    10.872    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2[2]_i_1_n_0
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446    14.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X30Y49         FDCE (Setup_fdce_C_D)        0.081    15.133    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  4.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/TileDriver_inst/tiles_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.489%)  route 0.207ns (59.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.447    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X33Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[12]/Q
                         net (fo=1, routed)           0.207     1.795    MineSweep_inst/TileDriver_inst/D[12]
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     1.957    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.052     1.765    MineSweep_inst/TileDriver_inst/tiles_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/TileDriver_inst/tiles_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.732%)  route 0.233ns (62.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.447    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/Q
                         net (fo=1, routed)           0.233     1.821    MineSweep_inst/TileDriver_inst/D[13]
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     1.957    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[14]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.063     1.776    MineSweep_inst/TileDriver_inst/tiles_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.659%)  route 0.250ns (57.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.250     1.836    MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]_2
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  MOVE_SYNC[15].SynchronizerChain_inst/MOVE_SYNC_gate__14/O
                         net (fo=1, routed)           0.000     1.881    MOVE_SYNC[15].SynchronizerChain_inst/MOVE_SYNC_gate__14_n_0
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.092     1.808    MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.582%)  route 0.284ns (60.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.284     1.870    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13/O
                         net (fo=1, routed)           0.000     1.915    MOVE_SYNC[14].SynchronizerChain_inst/MOVE_SYNC_gate__13_n_0
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.092     1.808    MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.251ns (50.276%)  route 0.248ns (49.724%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X33Y50         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]/Q
                         net (fo=23, routed)          0.248     1.834    MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[0]
    SLICE_X31Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.879 r  MineSweep_inst/RANDOMIZER/bombLocation[13]_i_3/O
                         net (fo=2, routed)           0.000     1.879    MineSweep_inst/RANDOMIZER/bomb10_in[3]
    SLICE_X31Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     1.944 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.944    MineSweep_inst/RANDOMIZER/data[3]
    SLICE_X31Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[13]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y48         FDCE (Hold_fdce_C_D)         0.105     1.821    MineSweep_inst/RANDOMIZER/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.837%)  route 0.333ns (64.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.333     1.919    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]_1
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  MOVE_SYNC[11].SynchronizerChain_inst/MOVE_SYNC_gate__10/O
                         net (fo=1, routed)           0.000     1.964    MOVE_SYNC[11].SynchronizerChain_inst/MOVE_SYNC_gate__10_n_0
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.092     1.808    MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.837%)  route 0.333ns (64.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MOVE_SYNC_c_1/Q
                         net (fo=16, routed)          0.333     1.919    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]_3
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.964 r  MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9/O
                         net (fo=1, routed)           0.000     1.964    MOVE_SYNC[10].SynchronizerChain_inst/MOVE_SYNC_gate__9_n_0
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.091     1.807    MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/TileDriver_inst/tiles_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[11]/Q
                         net (fo=1, routed)           0.116     1.702    MineSweep_inst/TileDriver_inst/D[11]
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.829     1.957    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[12]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.059     1.538    MineSweep_inst/TileDriver_inst/tiles_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MOVE_SYNC_c_0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOVE_SYNC_c_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MOVE_SYNC_c_0/Q
                         net (fo=1, routed)           0.110     1.696    MOVE_SYNC_c_0_n_0
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.830     1.958    clk_IBUF_BUFG
    SLICE_X37Y50         FDCE                                         r  MOVE_SYNC_c_1/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.072     1.517    MOVE_SYNC_c_1
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/TileDriver_inst/tiles_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.447    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MineSweep_inst/RANDOMIZER/bombLocation_reg[14]/Q
                         net (fo=1, routed)           0.143     1.731    MineSweep_inst/TileDriver_inst/D[14]
    SLICE_X31Y47         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[15]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X31Y47         FDCE (Hold_fdce_C_D)         0.070     1.533    MineSweep_inst/TileDriver_inst/tiles_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y50   MOVE_SYNC_c/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y50   MOVE_SYNC_c_0/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X37Y50   MOVE_SYNC_c_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y42   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y45   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y46   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y47   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y47   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[2]_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y47   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y42   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y42   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y47   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y47   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y42   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y42   MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y47   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y47   MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y41   MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y46   MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[1]_srl2_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.564ns  (logic 0.891ns (34.747%)  route 1.673ns (65.253%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[3]/G
    SLICE_X32Y49         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  MineSweep_inst/DETECT.moveTracker_reg[3]/Q
                         net (fo=3, routed)           1.034     1.801    MineSweep_inst/DETECT.moveTracker_reg_n_0_[3]
    SLICE_X35Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.925 r  MineSweep_inst/DETECT.moveTracker_reg[3]_i_1/O
                         net (fo=1, routed)           0.640     2.564    MineSweep_inst/DETECT.moveTracker_reg[3]_i_1_n_0
    SLICE_X32Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.503ns  (logic 0.887ns (35.444%)  route 1.616ns (64.556%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[11]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 f  MineSweep_inst/DETECT.moveTracker_reg[11]/Q
                         net (fo=3, routed)           0.965     1.728    MineSweep_inst/syncChain_reg[3][3]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.124     1.852 r  MineSweep_inst/DETECT.moveTracker_reg[11]_i_1/O
                         net (fo=1, routed)           0.650     2.503    MineSweep_inst/DETECT.moveTracker_reg[11]_i_1_n_0
    SLICE_X37Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.210ns  (logic 0.907ns (41.035%)  route 1.303ns (58.965%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[2]/G
    SLICE_X33Y49         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 f  MineSweep_inst/DETECT.moveTracker_reg[2]/Q
                         net (fo=3, routed)           0.965     1.748    MineSweep_inst/DETECT.moveTracker_reg_n_0_[2]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.872 r  MineSweep_inst/DETECT.moveTracker_reg[2]_i_1/O
                         net (fo=1, routed)           0.338     2.210    MineSweep_inst/DETECT.moveTracker_reg[2]_i_1_n_0
    SLICE_X33Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.883ns  (logic 0.973ns (51.664%)  route 0.910ns (48.336%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[13]/G
    SLICE_X38Y48         LDCE (EnToQ_ldce_G_Q)        0.849     0.849 f  MineSweep_inst/DETECT.moveTracker_reg[13]/Q
                         net (fo=3, routed)           0.531     1.380    MineSweep_inst/syncChain_reg[3][5]
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.124     1.504 r  MineSweep_inst/DETECT.moveTracker_reg[13]_i_1/O
                         net (fo=1, routed)           0.379     1.883    MineSweep_inst/DETECT.moveTracker_reg[13]_i_1_n_0
    SLICE_X38Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.701ns  (logic 0.885ns (52.025%)  route 0.816ns (47.975%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[12]/G
    SLICE_X35Y49         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  MineSweep_inst/DETECT.moveTracker_reg[12]/Q
                         net (fo=3, routed)           0.816     1.577    MineSweep_inst/syncChain_reg[3][4]
    SLICE_X35Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.701 r  MineSweep_inst/DETECT.moveTracker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.701    MineSweep_inst/DETECT.moveTracker_reg[12]_i_1_n_0
    SLICE_X35Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.486ns  (logic 0.953ns (64.122%)  route 0.533ns (35.878%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[1]/G
    SLICE_X34Y49         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  MineSweep_inst/DETECT.moveTracker_reg[1]/Q
                         net (fo=3, routed)           0.533     1.362    MineSweep_inst/DETECT.moveTracker_reg_n_0_[1]
    SLICE_X34Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.486 r  MineSweep_inst/DETECT.moveTracker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.486    MineSweep_inst/DETECT.moveTracker_reg[1]_i_1_n_0
    SLICE_X34Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.485ns  (logic 0.953ns (64.166%)  route 0.532ns (35.834%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[4]/G
    SLICE_X34Y46         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 f  MineSweep_inst/DETECT.moveTracker_reg[4]/Q
                         net (fo=3, routed)           0.532     1.361    MineSweep_inst/DETECT.moveTracker_reg_n_0_[4]
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124     1.485 r  MineSweep_inst/DETECT.moveTracker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.485    MineSweep_inst/DETECT.moveTracker_reg[4]_i_1_n_0
    SLICE_X34Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.885ns (62.912%)  route 0.522ns (37.088%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[14]/G
    SLICE_X36Y48         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  MineSweep_inst/DETECT.moveTracker_reg[14]/Q
                         net (fo=3, routed)           0.522     1.283    MineSweep_inst/syncChain_reg[3][6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.124     1.407 r  MineSweep_inst/DETECT.moveTracker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.407    MineSweep_inst/DETECT.moveTracker_reg[14]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.407ns  (logic 0.885ns (62.912%)  route 0.522ns (37.088%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[15]/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  MineSweep_inst/DETECT.moveTracker_reg[15]/Q
                         net (fo=3, routed)           0.522     1.283    MineSweep_inst/syncChain_reg[3][7]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.124     1.407 r  MineSweep_inst/DETECT.moveTracker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.407    MineSweep_inst/DETECT.moveTracker_reg[15]_i_1_n_0
    SLICE_X36Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.406ns  (logic 0.885ns (62.958%)  route 0.521ns (37.042%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[6]/G
    SLICE_X36Y46         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  MineSweep_inst/DETECT.moveTracker_reg[6]/Q
                         net (fo=3, routed)           0.521     1.282    MineSweep_inst/DETECT.moveTracker_reg_n_0_[6]
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.124     1.406 r  MineSweep_inst/DETECT.moveTracker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.406    MineSweep_inst/DETECT.moveTracker_reg[6]_i_1_n_0
    SLICE_X36Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.200ns (54.465%)  route 0.167ns (45.535%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[0]/G
    SLICE_X35Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  MineSweep_inst/DETECT.moveTracker_reg[0]/Q
                         net (fo=3, routed)           0.167     0.325    MineSweep_inst/DETECT.moveTracker_reg_n_0_[0]
    SLICE_X35Y48         LUT5 (Prop_lut5_I1_O)        0.042     0.367 r  MineSweep_inst/DETECT.moveTracker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    MineSweep_inst/DETECT.moveTracker_reg[0]_i_1_n_0
    SLICE_X35Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.342%)  route 0.167ns (38.658%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[9]/G
    SLICE_X37Y47         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[9]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/syncChain_reg[3][1]
    SLICE_X37Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.432 r  MineSweep_inst/DETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/DETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X37Y47         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.313%)  route 0.167ns (38.687%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[5]/G
    SLICE_X35Y46         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[5]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/DETECT.moveTracker_reg_n_0_[5]
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.432 r  MineSweep_inst/DETECT.moveTracker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/DETECT.moveTracker_reg[5]_i_1_n_0
    SLICE_X35Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.265ns (61.313%)  route 0.167ns (38.687%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[7]/G
    SLICE_X37Y46         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[7]/Q
                         net (fo=3, routed)           0.167     0.387    MineSweep_inst/DETECT.moveTracker_reg_n_0_[7]
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.432 r  MineSweep_inst/DETECT.moveTracker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.432    MineSweep_inst/DETECT.moveTracker_reg[7]_i_1_n_0
    SLICE_X37Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.265ns (61.167%)  route 0.168ns (38.833%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[10]/G
    SLICE_X37Y49         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[10]/Q
                         net (fo=3, routed)           0.168     0.388    MineSweep_inst/syncChain_reg[3][2]
    SLICE_X37Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.433 r  MineSweep_inst/DETECT.moveTracker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.433    MineSweep_inst/DETECT.moveTracker_reg[10]_i_1_n_0
    SLICE_X37Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.265ns (59.086%)  route 0.183ns (40.914%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[8]/G
    SLICE_X36Y47         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[8]/Q
                         net (fo=3, routed)           0.183     0.403    MineSweep_inst/syncChain_reg[3][0]
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.045     0.448 r  MineSweep_inst/DETECT.moveTracker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.448    MineSweep_inst/DETECT.moveTracker_reg[8]_i_1_n_0
    SLICE_X36Y47         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.265ns (59.059%)  route 0.184ns (40.941%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[6]/G
    SLICE_X36Y46         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[6]/Q
                         net (fo=3, routed)           0.184     0.404    MineSweep_inst/DETECT.moveTracker_reg_n_0_[6]
    SLICE_X36Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.449 r  MineSweep_inst/DETECT.moveTracker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.449    MineSweep_inst/DETECT.moveTracker_reg[6]_i_1_n_0
    SLICE_X36Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.265ns (58.924%)  route 0.185ns (41.076%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[14]/G
    SLICE_X36Y48         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[14]/Q
                         net (fo=3, routed)           0.185     0.405    MineSweep_inst/syncChain_reg[3][6]
    SLICE_X36Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.450 r  MineSweep_inst/DETECT.moveTracker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.450    MineSweep_inst/DETECT.moveTracker_reg[14]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.265ns (58.924%)  route 0.185ns (41.076%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[15]/G
    SLICE_X36Y49         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  MineSweep_inst/DETECT.moveTracker_reg[15]/Q
                         net (fo=3, routed)           0.185     0.405    MineSweep_inst/syncChain_reg[3][7]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.045     0.450 r  MineSweep_inst/DETECT.moveTracker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.450    MineSweep_inst/DETECT.moveTracker_reg[15]_i_1_n_0
    SLICE_X36Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/DETECT.moveTracker_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.289ns (62.391%)  route 0.174ns (37.609%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         LDCE                         0.000     0.000 r  MineSweep_inst/DETECT.moveTracker_reg[4]/G
    SLICE_X34Y46         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  MineSweep_inst/DETECT.moveTracker_reg[4]/Q
                         net (fo=3, routed)           0.174     0.418    MineSweep_inst/DETECT.moveTracker_reg_n_0_[4]
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045     0.463 r  MineSweep_inst/DETECT.moveTracker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.463    MineSweep_inst/DETECT.moveTracker_reg[4]_i_1_n_0
    SLICE_X34Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 3.957ns (50.284%)  route 3.912ns (49.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.565     5.086    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X32Y45         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  MineSweep_inst/TileDriver_inst/tiles_reg[7]/Q
                         net (fo=1, routed)           3.912     9.454    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.955 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.955    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.977ns (50.760%)  route 3.858ns (49.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/TileDriver_inst/tiles_reg[15]/Q
                         net (fo=1, routed)           3.858     9.402    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.923 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.923    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.761ns  (logic 4.024ns (51.852%)  route 3.737ns (48.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MineSweep_inst/TileDriver_inst/tiles_reg[6]/Q
                         net (fo=1, routed)           3.737     9.340    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.846 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.846    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 3.960ns (51.474%)  route 3.733ns (48.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.566     5.087    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X28Y44         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  MineSweep_inst/TileDriver_inst/tiles_reg[8]/Q
                         net (fo=1, routed)           3.733     9.276    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.781 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.781    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.579ns  (logic 4.032ns (53.204%)  route 3.547ns (46.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.565     5.086    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X30Y44         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  MineSweep_inst/TileDriver_inst/tiles_reg[5]/Q
                         net (fo=1, routed)           3.547     9.151    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.666 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.666    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.036ns (54.172%)  route 3.414ns (45.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.553     5.074    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  MineSweep_inst/TileDriver_inst/tiles_reg[12]/Q
                         net (fo=1, routed)           3.414     9.006    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.524 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.524    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 4.025ns (54.074%)  route 3.419ns (45.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.553     5.074    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  MineSweep_inst/TileDriver_inst/tiles_reg[13]/Q
                         net (fo=1, routed)           3.419     9.011    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.518 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.518    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.027ns (56.257%)  route 3.131ns (43.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.565     5.086    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X30Y44         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  MineSweep_inst/TileDriver_inst/tiles_reg[4]/Q
                         net (fo=1, routed)           3.131     8.735    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.244 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.244    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.027ns (56.465%)  route 3.105ns (43.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.564     5.085    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  MineSweep_inst/TileDriver_inst/tiles_reg[3]/Q
                         net (fo=1, routed)           3.105     8.708    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.217 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.217    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/TileDriver_inst/tiles_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.033ns (56.479%)  route 3.108ns (43.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.553     5.074    MineSweep_inst/TileDriver_inst/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  MineSweep_inst/TileDriver_inst/tiles_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     5.592 r  MineSweep_inst/TileDriver_inst/tiles_reg[14]/Q
                         net (fo=1, routed)           3.108     8.700    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.215 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.215    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.474%)  route 0.161ns (43.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    MOVE_SYNC[4].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC[4].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.161     1.770    MineSweep_inst/FSM_sequential_currState[1]_i_2_1
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  MineSweep_inst/DETECT.moveTracker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.815    MineSweep_inst/DETECT.moveTracker_reg[4]_i_1_n_0
    SLICE_X34Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.209ns (55.341%)  route 0.169ns (44.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.446    MOVE_SYNC[1].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MOVE_SYNC[1].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.169     1.779    MineSweep_inst/DETECT.moveTracker_reg[1]_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  MineSweep_inst/DETECT.moveTracker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.824    MineSweep_inst/DETECT.moveTracker_reg[1]_i_1_n_0
    SLICE_X34Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.189ns (46.623%)  route 0.216ns (53.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    MOVE_SYNC[0].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X35Y45         FDCE                                         r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MOVE_SYNC[0].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.216     1.803    MineSweep_inst/syncOut
    SLICE_X35Y48         LUT5 (Prop_lut5_I0_O)        0.048     1.851 r  MineSweep_inst/DETECT.moveTracker_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    MineSweep_inst/DETECT.moveTracker_reg[0]_i_1_n_0
    SLICE_X35Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.186ns (41.407%)  route 0.263ns (58.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.447    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.263     1.851    MineSweep_inst/DETECT.moveTracker_reg[14]_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.896 r  MineSweep_inst/DETECT.moveTracker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.896    MineSweep_inst/DETECT.moveTracker_reg[14]_i_1_n_0
    SLICE_X36Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.209ns (44.700%)  route 0.259ns (55.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.446    MOVE_SYNC[9].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X38Y45         FDCE                                         r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MOVE_SYNC[9].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.259     1.869    MineSweep_inst/DETECT.moveTracker_reg[9]_0
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.914 r  MineSweep_inst/DETECT.moveTracker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.914    MineSweep_inst/DETECT.moveTracker_reg[9]_i_1_n_0
    SLICE_X37Y47         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.684%)  route 0.269ns (56.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.562     1.445    MOVE_SYNC[7].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X34Y45         FDCE                                         r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MOVE_SYNC[7].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.269     1.879    MineSweep_inst/DETECT.moveTracker_reg[7]_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.924 r  MineSweep_inst/DETECT.moveTracker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.924    MineSweep_inst/DETECT.moveTracker_reg[7]_i_1_n_0
    SLICE_X37Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (43.009%)  route 0.277ns (56.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.446    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.277     1.887    MineSweep_inst/Q[0]
    SLICE_X36Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.932 r  MineSweep_inst/DETECT.moveTracker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.932    MineSweep_inst/DETECT.moveTracker_reg[8]_i_1_n_0
    SLICE_X36Y47         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (42.960%)  route 0.277ns (57.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.446    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.161     1.772    MineSweep_inst/DETECT.moveTracker_reg[13]_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.817 r  MineSweep_inst/DETECT.moveTracker_reg[13]_i_1/O
                         net (fo=1, routed)           0.116     1.933    MineSweep_inst/DETECT.moveTracker_reg[13]_i_1_n_0
    SLICE_X38Y48         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.186ns (37.616%)  route 0.308ns (62.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.446    MOVE_SYNC[12].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X36Y45         FDCE                                         r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MOVE_SYNC[12].SynchronizerChain_inst/syncChain_reg[3]/Q
                         net (fo=4, routed)           0.308     1.896    MineSweep_inst/DETECT.moveTracker_reg[12]_0
    SLICE_X35Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  MineSweep_inst/DETECT.moveTracker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.941    MineSweep_inst/DETECT.moveTracker_reg[12]_i_1_n_0
    SLICE_X35Y49         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MineSweep_inst/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MineSweep_inst/DETECT.moveTracker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.209ns (41.391%)  route 0.296ns (58.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.446    MineSweep_inst/clk_IBUF_BUFG
    SLICE_X34Y47         FDCE                                         r  MineSweep_inst/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  MineSweep_inst/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.296     1.906    MineSweep_inst/Q[0]
    SLICE_X35Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.951 r  MineSweep_inst/DETECT.moveTracker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    MineSweep_inst/DETECT.moveTracker_reg[5]_i_1_n_0
    SLICE_X35Y46         LDCE                                         r  MineSweep_inst/DETECT.moveTracker_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.454ns (24.804%)  route 4.407ns (75.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.407     5.861    MOVE_SYNC[10].SynchronizerChain_inst/btnU_IBUF
    SLICE_X39Y47         FDCE                                         f  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MOVE_SYNC[10].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[10].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.454ns (24.804%)  route 4.407ns (75.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.407     5.861    MOVE_SYNC[11].SynchronizerChain_inst/btnU_IBUF
    SLICE_X39Y47         FDCE                                         f  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MOVE_SYNC[11].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[11].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.454ns (24.804%)  route 4.407ns (75.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.407     5.861    MOVE_SYNC[14].SynchronizerChain_inst/btnU_IBUF
    SLICE_X39Y47         FDCE                                         f  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MOVE_SYNC[14].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[14].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.454ns (24.804%)  route 4.407ns (75.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.407     5.861    MOVE_SYNC[15].SynchronizerChain_inst/btnU_IBUF
    SLICE_X39Y47         FDCE                                         f  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MOVE_SYNC[15].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  MOVE_SYNC[15].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 1.454ns (25.403%)  route 4.269ns (74.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.269     5.723    MOVE_SYNC[13].SynchronizerChain_inst/btnU_IBUF
    SLICE_X38Y46         FDCE                                         f  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445     4.786    MOVE_SYNC[13].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  MOVE_SYNC[13].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 1.454ns (25.403%)  route 4.269ns (74.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.269     5.723    MOVE_SYNC[8].SynchronizerChain_inst/btnU_IBUF
    SLICE_X38Y46         FDCE                                         f  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.445     4.786    MOVE_SYNC[8].SynchronizerChain_inst/clk_IBUF_BUFG
    SLICE_X38Y46         FDCE                                         r  MOVE_SYNC[8].SynchronizerChain_inst/syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.454ns (25.838%)  route 4.173ns (74.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.173     5.626    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X30Y48         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.454ns (25.838%)  route 4.173ns (74.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.173     5.626    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X30Y48         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.454ns (25.838%)  route 4.173ns (74.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.173     5.626    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X30Y48         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.454ns (25.838%)  route 4.173ns (74.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=69, routed)          4.173     5.626    MineSweep_inst/RANDOMIZER/btnU_IBUF
    SLICE_X30Y48         FDCE                                         f  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.446     4.787    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.712%)  route 0.186ns (53.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.186     0.349    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[3]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.712%)  route 0.186ns (53.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.186     0.349    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb1_reg[4]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.712%)  route 0.186ns (53.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.186     0.349    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.712%)  route 0.186ns (53.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.186     0.349    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3Count_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.712%)  route 0.186ns (53.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.186     0.349    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.163ns (46.712%)  route 0.186ns (53.288%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.186     0.349    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb3_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.163ns (41.477%)  route 0.230ns (58.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.230     0.393    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2Count_reg[0]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.163ns (41.477%)  route 0.230ns (58.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.230     0.393    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[1]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.163ns (41.477%)  route 0.230ns (58.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.230     0.393    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[2]/C

Slack:                    inf
  Source:                 MineSweep_inst/gamePlayMode_reg/G
                            (positive level-sensitive latch)
  Destination:            MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.163ns (41.477%)  route 0.230ns (58.523%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         LDCE                         0.000     0.000 r  MineSweep_inst/gamePlayMode_reg/G
    SLICE_X33Y47         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  MineSweep_inst/gamePlayMode_reg/Q
                         net (fo=19, routed)          0.230     0.393    MineSweep_inst/RANDOMIZER/E[0]
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.833     1.960    MineSweep_inst/RANDOMIZER/clk_IBUF_BUFG
    SLICE_X30Y49         FDCE                                         r  MineSweep_inst/RANDOMIZER/RANDOMIZER_PROC.bomb2_reg[3]/C





