ARM GAS  /tmp/ccQmHoCK.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text._write,"ax",%progbits
  16              		.align	1
  17              		.global	_write
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	_write:
  25              	.LVL0:
  26              	.LFB68:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "usart.h"
  23:Core/Src/main.c **** #include "gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** #include <stdio.h>
  28:Core/Src/main.c **** #include <inttypes.h>
  29:Core/Src/main.c **** int _write(int file, char *data, int len) {
  28              		.loc 1 29 43 view -0
  29              		.cfi_startproc
ARM GAS  /tmp/ccQmHoCK.s 			page 2


  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 29 43 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 1446     		mov	r4, r2
  30:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
  39              		.loc 1 30 5 is_stmt 1 view .LVU2
  40 0004 4FF0FF33 		mov	r3, #-1
  41 0008 92B2     		uxth	r2, r2
  42              	.LVL1:
  43              		.loc 1 30 5 is_stmt 0 view .LVU3
  44 000a 0248     		ldr	r0, .L3
  45              	.LVL2:
  46              		.loc 1 30 5 view .LVU4
  47 000c FFF7FEFF 		bl	HAL_UART_Transmit
  48              	.LVL3:
  31:Core/Src/main.c ****     return len;
  49              		.loc 1 31 5 is_stmt 1 view .LVU5
  32:Core/Src/main.c **** }
  50              		.loc 1 32 1 is_stmt 0 view .LVU6
  51 0010 2046     		mov	r0, r4
  52 0012 10BD     		pop	{r4, pc}
  53              	.LVL4:
  54              	.L4:
  55              		.loc 1 32 1 view .LVU7
  56              		.align	2
  57              	.L3:
  58 0014 00000000 		.word	huart1
  59              		.cfi_endproc
  60              	.LFE68:
  62              		.section	.rodata.request_image_capture.str1.4,"aMS",%progbits,1
  63              		.align	2
  64              	.LC0:
  65 0000 496D6167 		.ascii	"Image capture command sent.\015\000"
  65      65206361 
  65      70747572 
  65      6520636F 
  65      6D6D616E 
  66 001d 000000   		.align	2
  67              	.LC1:
  68 0020 4661696C 		.ascii	"Failed to send image capture command.\015\000"
  68      65642074 
  68      6F207365 
  68      6E642069 
  68      6D616765 
  69              		.section	.text.request_image_capture,"ax",%progbits
  70              		.align	1
  71              		.global	request_image_capture
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  75              		.fpu softvfp
  77              	request_image_capture:
ARM GAS  /tmp/ccQmHoCK.s 			page 3


  78              	.LFB69:
  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** #define SSDV_SLAVE_ADDR (0x12<<1)
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** // uint8_t SSDV_Buffer[SSDV_PKT_SIZE];      // Buffer to hold each received packet
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** #define SSDV_PKT_SIZE       224
  45:Core/Src/main.c **** #define SSDV_MAX_PACKETS    255
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** void request_image_capture() {
  79              		.loc 1 47 30 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 8
  82              		@ frame_needed = 0, uses_anonymous_args = 0
  83 0000 00B5     		push	{lr}
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 4
  86              		.cfi_offset 14, -4
  87 0002 85B0     		sub	sp, sp, #20
  88              	.LCFI2:
  89              		.cfi_def_cfa_offset 24
  48:Core/Src/main.c ****     uint8_t cmd = 0x10;
  90              		.loc 1 48 5 view .LVU9
  91              		.loc 1 48 13 is_stmt 0 view .LVU10
  92 0004 1023     		movs	r3, #16
  93 0006 8DF80F30 		strb	r3, [sp, #15]
  49:Core/Src/main.c ****     if (HAL_I2C_Master_Transmit(&hi2c2, SSDV_SLAVE_ADDR, &cmd, 1, HAL_MAX_DELAY) == HAL_OK) {
  94              		.loc 1 49 5 is_stmt 1 view .LVU11
  95              		.loc 1 49 9 is_stmt 0 view .LVU12
  96 000a 4FF0FF33 		mov	r3, #-1
  97 000e 0093     		str	r3, [sp]
  98 0010 0123     		movs	r3, #1
  99 0012 0DF10F02 		add	r2, sp, #15
 100 0016 2421     		movs	r1, #36
 101 0018 0648     		ldr	r0, .L9
 102 001a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 103              	.LVL5:
 104              		.loc 1 49 8 view .LVU13
 105 001e 28B9     		cbnz	r0, .L6
  50:Core/Src/main.c ****         printf("Image capture command sent.\r\n");
 106              		.loc 1 50 9 is_stmt 1 view .LVU14
 107 0020 0548     		ldr	r0, .L9+4
 108 0022 FFF7FEFF 		bl	puts
 109              	.LVL6:
 110              	.L5:
  51:Core/Src/main.c ****     } else {
  52:Core/Src/main.c ****         printf("Failed to send image capture command.\r\n");
  53:Core/Src/main.c ****     }
  54:Core/Src/main.c **** }
 111              		.loc 1 54 1 is_stmt 0 view .LVU15
 112 0026 05B0     		add	sp, sp, #20
ARM GAS  /tmp/ccQmHoCK.s 			page 4


 113              	.LCFI3:
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 0028 5DF804FB 		ldr	pc, [sp], #4
 118              	.L6:
 119              	.LCFI4:
 120              		.cfi_restore_state
  52:Core/Src/main.c ****     }
 121              		.loc 1 52 9 is_stmt 1 view .LVU16
 122 002c 0348     		ldr	r0, .L9+8
 123 002e FFF7FEFF 		bl	puts
 124              	.LVL7:
 125              		.loc 1 54 1 is_stmt 0 view .LVU17
 126 0032 F8E7     		b	.L5
 127              	.L10:
 128              		.align	2
 129              	.L9:
 130 0034 00000000 		.word	hi2c2
 131 0038 00000000 		.word	.LC0
 132 003c 20000000 		.word	.LC1
 133              		.cfi_endproc
 134              	.LFE69:
 136              		.section	.rodata.request_ssdv_stream.str1.4,"aMS",%progbits,1
 137              		.align	2
 138              	.LC2:
 139 0000 53534456 		.ascii	"SSDV stream command sent.\015\000"
 139      20737472 
 139      65616D20 
 139      636F6D6D 
 139      616E6420 
 140 001b 00       		.align	2
 141              	.LC3:
 142 001c 4661696C 		.ascii	"Failed to send SSDV stream command.\015\000"
 142      65642074 
 142      6F207365 
 142      6E642053 
 142      53445620 
 143              		.section	.text.request_ssdv_stream,"ax",%progbits
 144              		.align	1
 145              		.global	request_ssdv_stream
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu softvfp
 151              	request_ssdv_stream:
 152              	.LFB70:
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** void request_ssdv_stream() {
 153              		.loc 1 56 28 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 8
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157 0000 00B5     		push	{lr}
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 4
 160              		.cfi_offset 14, -4
ARM GAS  /tmp/ccQmHoCK.s 			page 5


 161 0002 85B0     		sub	sp, sp, #20
 162              	.LCFI6:
 163              		.cfi_def_cfa_offset 24
  57:Core/Src/main.c ****     uint8_t cmd = 0x40;
 164              		.loc 1 57 5 view .LVU19
 165              		.loc 1 57 13 is_stmt 0 view .LVU20
 166 0004 4023     		movs	r3, #64
 167 0006 8DF80F30 		strb	r3, [sp, #15]
  58:Core/Src/main.c ****     if (HAL_I2C_Master_Transmit(&hi2c2, SSDV_SLAVE_ADDR, &cmd, 1, HAL_MAX_DELAY) == HAL_OK) {
 168              		.loc 1 58 5 is_stmt 1 view .LVU21
 169              		.loc 1 58 9 is_stmt 0 view .LVU22
 170 000a 4FF0FF33 		mov	r3, #-1
 171 000e 0093     		str	r3, [sp]
 172 0010 0123     		movs	r3, #1
 173 0012 0DF10F02 		add	r2, sp, #15
 174 0016 2421     		movs	r1, #36
 175 0018 0648     		ldr	r0, .L15
 176 001a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 177              	.LVL8:
 178              		.loc 1 58 8 view .LVU23
 179 001e 28B9     		cbnz	r0, .L12
  59:Core/Src/main.c ****         printf("SSDV stream command sent.\r\n");
 180              		.loc 1 59 9 is_stmt 1 view .LVU24
 181 0020 0548     		ldr	r0, .L15+4
 182 0022 FFF7FEFF 		bl	puts
 183              	.LVL9:
 184              	.L11:
  60:Core/Src/main.c ****     } else {
  61:Core/Src/main.c ****         printf("Failed to send SSDV stream command.\r\n");
  62:Core/Src/main.c ****     }
  63:Core/Src/main.c **** }
 185              		.loc 1 63 1 is_stmt 0 view .LVU25
 186 0026 05B0     		add	sp, sp, #20
 187              	.LCFI7:
 188              		.cfi_remember_state
 189              		.cfi_def_cfa_offset 4
 190              		@ sp needed
 191 0028 5DF804FB 		ldr	pc, [sp], #4
 192              	.L12:
 193              	.LCFI8:
 194              		.cfi_restore_state
  61:Core/Src/main.c ****     }
 195              		.loc 1 61 9 is_stmt 1 view .LVU26
 196 002c 0348     		ldr	r0, .L15+8
 197 002e FFF7FEFF 		bl	puts
 198              	.LVL10:
 199              		.loc 1 63 1 is_stmt 0 view .LVU27
 200 0032 F8E7     		b	.L11
 201              	.L16:
 202              		.align	2
 203              	.L15:
 204 0034 00000000 		.word	hi2c2
 205 0038 00000000 		.word	.LC2
 206 003c 1C000000 		.word	.LC3
 207              		.cfi_endproc
 208              	.LFE70:
 210              		.section	.rodata.read_ssdv_stream.str1.4,"aMS",%progbits,1
ARM GAS  /tmp/ccQmHoCK.s 			page 6


 211              		.align	2
 212              	.LC4:
 213 0000 4572726F 		.ascii	"Error receiving packet %d\015\012\000"
 213      72207265 
 213      63656976 
 213      696E6720 
 213      7061636B 
 214              		.align	2
 215              	.LC5:
 216 001c 456E6420 		.ascii	"End of SSDV stream reached.\015\000"
 216      6F662053 
 216      53445620 
 216      73747265 
 216      616D2072 
 217 0039 000000   		.align	2
 218              	.LC6:
 219 003c 5061636B 		.ascii	"Packet %d received:\012\000"
 219      65742025 
 219      64207265 
 219      63656976 
 219      65643A0A 
 220 0051 000000   		.align	2
 221              	.LC7:
 222 0054 30782530 		.ascii	"0x%02X, \000"
 222      32582C20 
 222      00
 223 005d 000000   		.align	2
 224              	.LC8:
 225 0060 0A2D2D2D 		.ascii	"\012-----------------------------\000"
 225      2D2D2D2D 
 225      2D2D2D2D 
 225      2D2D2D2D 
 225      2D2D2D2D 
 226 007f 00       		.align	2
 227              	.LC9:
 228 0080 4D617820 		.ascii	"Max SSDV packet limit reached.\015\000"
 228      53534456 
 228      20706163 
 228      6B657420 
 228      6C696D69 
 229              		.section	.text.read_ssdv_stream,"ax",%progbits
 230              		.align	1
 231              		.global	read_ssdv_stream
 232              		.syntax unified
 233              		.thumb
 234              		.thumb_func
 235              		.fpu softvfp
 237              	read_ssdv_stream:
 238              	.LFB71:
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** void read_ssdv_stream() {
 239              		.loc 1 65 25 is_stmt 1 view -0
 240              		.cfi_startproc
 241              		@ args = 0, pretend = 0, frame = 224
 242              		@ frame_needed = 0, uses_anonymous_args = 0
 243 0000 30B5     		push	{r4, r5, lr}
 244              	.LCFI9:
ARM GAS  /tmp/ccQmHoCK.s 			page 7


 245              		.cfi_def_cfa_offset 12
 246              		.cfi_offset 4, -12
 247              		.cfi_offset 5, -8
 248              		.cfi_offset 14, -4
 249 0002 BBB0     		sub	sp, sp, #236
 250              	.LCFI10:
 251              		.cfi_def_cfa_offset 248
  66:Core/Src/main.c ****     uint8_t ssdv_pkt[SSDV_PKT_SIZE];
 252              		.loc 1 66 5 view .LVU29
  67:Core/Src/main.c ****     uint16_t packet_index = 0;
 253              		.loc 1 67 5 view .LVU30
 254              	.LVL11:
 255              		.loc 1 67 14 is_stmt 0 view .LVU31
 256 0004 0025     		movs	r5, #0
 257 0006 10E0     		b	.L24
 258              	.LVL12:
 259              	.L27:
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****     while (1) {
  70:Core/Src/main.c ****         if (HAL_I2C_Master_Receive(&hi2c2, SSDV_SLAVE_ADDR, ssdv_pkt, SSDV_PKT_SIZE, HAL_MAX_DELAY)
  71:Core/Src/main.c ****             printf("Error receiving packet %d\r\n", packet_index);
 260              		.loc 1 71 13 is_stmt 1 view .LVU32
 261 0008 2946     		mov	r1, r5
 262 000a 1D48     		ldr	r0, .L30
 263 000c FFF7FEFF 		bl	printf
 264              	.LVL13:
  72:Core/Src/main.c ****             break;
 265              		.loc 1 72 13 view .LVU33
 266              	.L17:
  73:Core/Src/main.c ****         }
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****         // Stop when dummy packet 0xFF is received
  76:Core/Src/main.c ****         if (ssdv_pkt[0] == 0xFF) {
  77:Core/Src/main.c ****             printf("End of SSDV stream reached.\r\n");
  78:Core/Src/main.c ****             break;
  79:Core/Src/main.c ****         }
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****         // Print packet content (optional)
  82:Core/Src/main.c ****         printf("Packet %d received:\n", packet_index);
  83:Core/Src/main.c ****         for (int i = 0; i < SSDV_PKT_SIZE; i++) {
  84:Core/Src/main.c ****             printf("0x%02X, ", ssdv_pkt[i]);
  85:Core/Src/main.c ****             if ((i + 1) % 16 == 0) printf("\n");
  86:Core/Src/main.c ****         }
  87:Core/Src/main.c ****         printf("\n-----------------------------\n");
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****         packet_index++;
  90:Core/Src/main.c ****         if (packet_index >= SSDV_MAX_PACKETS) {
  91:Core/Src/main.c ****             printf("Max SSDV packet limit reached.\r\n");
  92:Core/Src/main.c ****             break;
  93:Core/Src/main.c ****         }
  94:Core/Src/main.c ****     }
  95:Core/Src/main.c **** }
 267              		.loc 1 95 1 is_stmt 0 view .LVU34
 268 0010 3BB0     		add	sp, sp, #236
 269              	.LCFI11:
 270              		.cfi_remember_state
 271              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccQmHoCK.s 			page 8


 272              		@ sp needed
 273 0012 30BD     		pop	{r4, r5, pc}
 274              	.LVL14:
 275              	.L28:
 276              	.LCFI12:
 277              		.cfi_restore_state
  77:Core/Src/main.c ****             break;
 278              		.loc 1 77 13 is_stmt 1 view .LVU35
 279 0014 1B48     		ldr	r0, .L30+4
 280 0016 FFF7FEFF 		bl	puts
 281              	.LVL15:
  78:Core/Src/main.c ****         }
 282              		.loc 1 78 13 view .LVU36
 283 001a F9E7     		b	.L17
 284              	.LVL16:
 285              	.L29:
  87:Core/Src/main.c **** 
 286              		.loc 1 87 9 view .LVU37
 287 001c 1A48     		ldr	r0, .L30+8
 288 001e FFF7FEFF 		bl	puts
 289              	.LVL17:
  89:Core/Src/main.c ****         if (packet_index >= SSDV_MAX_PACKETS) {
 290              		.loc 1 89 9 view .LVU38
  89:Core/Src/main.c ****         if (packet_index >= SSDV_MAX_PACKETS) {
 291              		.loc 1 89 21 is_stmt 0 view .LVU39
 292 0022 0135     		adds	r5, r5, #1
 293              	.LVL18:
  89:Core/Src/main.c ****         if (packet_index >= SSDV_MAX_PACKETS) {
 294              		.loc 1 89 21 view .LVU40
 295 0024 ADB2     		uxth	r5, r5
 296              	.LVL19:
  90:Core/Src/main.c ****             printf("Max SSDV packet limit reached.\r\n");
 297              		.loc 1 90 9 is_stmt 1 view .LVU41
  90:Core/Src/main.c ****             printf("Max SSDV packet limit reached.\r\n");
 298              		.loc 1 90 12 is_stmt 0 view .LVU42
 299 0026 FE2D     		cmp	r5, #254
 300 0028 25D8     		bhi	.L26
 301              	.LVL20:
 302              	.L24:
  69:Core/Src/main.c ****         if (HAL_I2C_Master_Receive(&hi2c2, SSDV_SLAVE_ADDR, ssdv_pkt, SSDV_PKT_SIZE, HAL_MAX_DELAY)
 303              		.loc 1 69 5 is_stmt 1 view .LVU43
  70:Core/Src/main.c ****             printf("Error receiving packet %d\r\n", packet_index);
 304              		.loc 1 70 9 view .LVU44
  70:Core/Src/main.c ****             printf("Error receiving packet %d\r\n", packet_index);
 305              		.loc 1 70 13 is_stmt 0 view .LVU45
 306 002a 4FF0FF33 		mov	r3, #-1
 307 002e 0093     		str	r3, [sp]
 308 0030 E023     		movs	r3, #224
 309 0032 02AA     		add	r2, sp, #8
 310 0034 2421     		movs	r1, #36
 311 0036 1548     		ldr	r0, .L30+12
 312 0038 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 313              	.LVL21:
  70:Core/Src/main.c ****             printf("Error receiving packet %d\r\n", packet_index);
 314              		.loc 1 70 12 view .LVU46
 315 003c 0028     		cmp	r0, #0
 316 003e E3D1     		bne	.L27
ARM GAS  /tmp/ccQmHoCK.s 			page 9


  76:Core/Src/main.c ****             printf("End of SSDV stream reached.\r\n");
 317              		.loc 1 76 9 is_stmt 1 view .LVU47
  76:Core/Src/main.c ****             printf("End of SSDV stream reached.\r\n");
 318              		.loc 1 76 21 is_stmt 0 view .LVU48
 319 0040 9DF80830 		ldrb	r3, [sp, #8]	@ zero_extendqisi2
  76:Core/Src/main.c ****             printf("End of SSDV stream reached.\r\n");
 320              		.loc 1 76 12 view .LVU49
 321 0044 FF2B     		cmp	r3, #255
 322 0046 E5D0     		beq	.L28
  82:Core/Src/main.c ****         for (int i = 0; i < SSDV_PKT_SIZE; i++) {
 323              		.loc 1 82 9 is_stmt 1 view .LVU50
 324 0048 2946     		mov	r1, r5
 325 004a 1148     		ldr	r0, .L30+16
 326 004c FFF7FEFF 		bl	printf
 327              	.LVL22:
  83:Core/Src/main.c ****             printf("0x%02X, ", ssdv_pkt[i]);
 328              		.loc 1 83 9 view .LVU51
 329              	.LBB4:
  83:Core/Src/main.c ****             printf("0x%02X, ", ssdv_pkt[i]);
 330              		.loc 1 83 14 view .LVU52
  83:Core/Src/main.c ****             printf("0x%02X, ", ssdv_pkt[i]);
 331              		.loc 1 83 18 is_stmt 0 view .LVU53
 332 0050 0024     		movs	r4, #0
 333              	.LVL23:
 334              	.L21:
  83:Core/Src/main.c ****             printf("0x%02X, ", ssdv_pkt[i]);
 335              		.loc 1 83 25 is_stmt 1 discriminator 1 view .LVU54
  83:Core/Src/main.c ****             printf("0x%02X, ", ssdv_pkt[i]);
 336              		.loc 1 83 9 is_stmt 0 discriminator 1 view .LVU55
 337 0052 DF2C     		cmp	r4, #223
 338 0054 E2DC     		bgt	.L29
  84:Core/Src/main.c ****             if ((i + 1) % 16 == 0) printf("\n");
 339              		.loc 1 84 13 is_stmt 1 view .LVU56
  84:Core/Src/main.c ****             if ((i + 1) % 16 == 0) printf("\n");
 340              		.loc 1 84 40 is_stmt 0 view .LVU57
 341 0056 04F1E803 		add	r3, r4, #232
 342 005a 6B44     		add	r3, sp, r3
  84:Core/Src/main.c ****             if ((i + 1) % 16 == 0) printf("\n");
 343              		.loc 1 84 13 view .LVU58
 344 005c 13F8E01C 		ldrb	r1, [r3, #-224]	@ zero_extendqisi2
 345 0060 0C48     		ldr	r0, .L30+20
 346 0062 FFF7FEFF 		bl	printf
 347              	.LVL24:
  85:Core/Src/main.c ****         }
 348              		.loc 1 85 13 is_stmt 1 view .LVU59
  85:Core/Src/main.c ****         }
 349              		.loc 1 85 20 is_stmt 0 view .LVU60
 350 0066 0134     		adds	r4, r4, #1
 351              	.LVL25:
  85:Core/Src/main.c ****         }
 352              		.loc 1 85 16 view .LVU61
 353 0068 14F00F0F 		tst	r4, #15
 354 006c F1D1     		bne	.L21
  85:Core/Src/main.c ****         }
 355              		.loc 1 85 36 is_stmt 1 discriminator 1 view .LVU62
 356 006e 0A20     		movs	r0, #10
 357 0070 FFF7FEFF 		bl	putchar
ARM GAS  /tmp/ccQmHoCK.s 			page 10


 358              	.LVL26:
 359 0074 EDE7     		b	.L21
 360              	.LVL27:
 361              	.L26:
  85:Core/Src/main.c ****         }
 362              		.loc 1 85 36 is_stmt 0 discriminator 1 view .LVU63
 363              	.LBE4:
  91:Core/Src/main.c ****             break;
 364              		.loc 1 91 13 is_stmt 1 view .LVU64
 365 0076 0848     		ldr	r0, .L30+24
 366 0078 FFF7FEFF 		bl	puts
 367              	.LVL28:
  92:Core/Src/main.c ****         }
 368              		.loc 1 92 13 view .LVU65
 369              		.loc 1 95 1 is_stmt 0 view .LVU66
 370 007c C8E7     		b	.L17
 371              	.L31:
 372 007e 00BF     		.align	2
 373              	.L30:
 374 0080 00000000 		.word	.LC4
 375 0084 1C000000 		.word	.LC5
 376 0088 60000000 		.word	.LC8
 377 008c 00000000 		.word	hi2c2
 378 0090 3C000000 		.word	.LC6
 379 0094 54000000 		.word	.LC7
 380 0098 80000000 		.word	.LC9
 381              		.cfi_endproc
 382              	.LFE71:
 384              		.section	.text.Error_Handler,"ax",%progbits
 385              		.align	1
 386              		.global	Error_Handler
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu softvfp
 392              	Error_Handler:
 393              	.LFB74:
  96:Core/Src/main.c **** /* USER CODE END PTD */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  99:Core/Src/main.c **** /* USER CODE BEGIN PD */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /* USER CODE END PD */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
 104:Core/Src/main.c **** /* USER CODE BEGIN PM */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** /* USER CODE END PM */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
 109:Core/Src/main.c **** 
 110:Core/Src/main.c **** /* USER CODE BEGIN PV */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /* USER CODE END PV */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 115:Core/Src/main.c **** void SystemClock_Config(void);
ARM GAS  /tmp/ccQmHoCK.s 			page 11


 116:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /* USER CODE END PFP */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 121:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /* USER CODE END 0 */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /**
 126:Core/Src/main.c ****   * @brief  The application entry point.
 127:Core/Src/main.c ****   * @retval int
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c **** int main(void)
 130:Core/Src/main.c **** {
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END 1 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 139:Core/Src/main.c ****   HAL_Init();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END Init */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Configure the system clock */
 146:Core/Src/main.c ****   SystemClock_Config();
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END SysInit */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Initialize all configured peripherals */
 153:Core/Src/main.c ****   MX_GPIO_Init();
 154:Core/Src/main.c ****   MX_I2C2_Init();
 155:Core/Src/main.c ****   MX_USART1_UART_Init();
 156:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 157:Core/Src/main.c ****   printf("Master starting...\r\n");
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   // Step 1: Request Image Capture
 160:Core/Src/main.c ****   request_image_capture();
 161:Core/Src/main.c ****   HAL_Delay(8000);  // Allow time for image capture & SSDV encoding
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   // Step 2: Request SSDV Stream
 164:Core/Src/main.c ****   request_ssdv_stream();
 165:Core/Src/main.c ****   HAL_Delay(200);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   // Step 3: Read All SSDV Packets
 168:Core/Src/main.c ****   read_ssdv_stream();
 169:Core/Src/main.c ****   /* USER CODE END 2 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* Infinite loop */
 172:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
ARM GAS  /tmp/ccQmHoCK.s 			page 12


 173:Core/Src/main.c ****   while (1)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     /* USER CODE END WHILE */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 178:Core/Src/main.c ****   }
 179:Core/Src/main.c ****   /* USER CODE END 3 */
 180:Core/Src/main.c **** }
 181:Core/Src/main.c **** 
 182:Core/Src/main.c **** /**
 183:Core/Src/main.c ****   * @brief System Clock Configuration
 184:Core/Src/main.c ****   * @retval None
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c **** void SystemClock_Config(void)
 187:Core/Src/main.c **** {
 188:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 189:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 192:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 193:Core/Src/main.c ****   */
 194:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 197:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 205:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 206:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     Error_Handler();
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c **** }
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE END 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /**
 222:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 223:Core/Src/main.c ****   * @retval None
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c **** void Error_Handler(void)
 226:Core/Src/main.c **** {
 394              		.loc 1 226 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ Volatile: function does not return.
ARM GAS  /tmp/ccQmHoCK.s 			page 13


 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
 227:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 228:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 229:Core/Src/main.c ****   __disable_irq();
 400              		.loc 1 229 3 view .LVU68
 401              	.LBB5:
 402              	.LBI5:
 403              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  /tmp/ccQmHoCK.s 			page 14


  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccQmHoCK.s 			page 15


 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 404              		.loc 2 140 27 view .LVU69
 405              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 406              		.loc 2 142 3 view .LVU70
 407              		.syntax unified
 408              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 409 0000 72B6     		cpsid i
 410              	@ 0 "" 2
 411              		.thumb
 412              		.syntax unified
 413              	.L33:
 414              	.LBE6:
 415              	.LBE5:
 230:Core/Src/main.c ****   while (1)
 416              		.loc 1 230 3 discriminator 1 view .LVU71
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****   }
 417              		.loc 1 232 3 discriminator 1 view .LVU72
 230:Core/Src/main.c ****   while (1)
 418              		.loc 1 230 9 discriminator 1 view .LVU73
ARM GAS  /tmp/ccQmHoCK.s 			page 16


 419 0002 FEE7     		b	.L33
 420              		.cfi_endproc
 421              	.LFE74:
 423              		.section	.text.SystemClock_Config,"ax",%progbits
 424              		.align	1
 425              		.global	SystemClock_Config
 426              		.syntax unified
 427              		.thumb
 428              		.thumb_func
 429              		.fpu softvfp
 431              	SystemClock_Config:
 432              	.LFB73:
 187:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 433              		.loc 1 187 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 64
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437 0000 00B5     		push	{lr}
 438              	.LCFI13:
 439              		.cfi_def_cfa_offset 4
 440              		.cfi_offset 14, -4
 441 0002 91B0     		sub	sp, sp, #68
 442              	.LCFI14:
 443              		.cfi_def_cfa_offset 72
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 444              		.loc 1 188 3 view .LVU75
 188:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 445              		.loc 1 188 22 is_stmt 0 view .LVU76
 446 0004 2822     		movs	r2, #40
 447 0006 0021     		movs	r1, #0
 448 0008 06A8     		add	r0, sp, #24
 449 000a FFF7FEFF 		bl	memset
 450              	.LVL29:
 189:Core/Src/main.c **** 
 451              		.loc 1 189 3 is_stmt 1 view .LVU77
 189:Core/Src/main.c **** 
 452              		.loc 1 189 22 is_stmt 0 view .LVU78
 453 000e 0023     		movs	r3, #0
 454 0010 0193     		str	r3, [sp, #4]
 455 0012 0293     		str	r3, [sp, #8]
 456 0014 0393     		str	r3, [sp, #12]
 457 0016 0493     		str	r3, [sp, #16]
 458 0018 0593     		str	r3, [sp, #20]
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 459              		.loc 1 194 3 is_stmt 1 view .LVU79
 194:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 460              		.loc 1 194 36 is_stmt 0 view .LVU80
 461 001a 0123     		movs	r3, #1
 462 001c 0693     		str	r3, [sp, #24]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 463              		.loc 1 195 3 is_stmt 1 view .LVU81
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 464              		.loc 1 195 30 is_stmt 0 view .LVU82
 465 001e 4FF48033 		mov	r3, #65536
 466 0022 0793     		str	r3, [sp, #28]
 196:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 467              		.loc 1 196 3 is_stmt 1 view .LVU83
ARM GAS  /tmp/ccQmHoCK.s 			page 17


 197:Core/Src/main.c ****   {
 468              		.loc 1 197 3 view .LVU84
 197:Core/Src/main.c ****   {
 469              		.loc 1 197 7 is_stmt 0 view .LVU85
 470 0024 06A8     		add	r0, sp, #24
 471 0026 FFF7FEFF 		bl	HAL_RCC_OscConfig
 472              	.LVL30:
 197:Core/Src/main.c ****   {
 473              		.loc 1 197 6 view .LVU86
 474 002a 70B9     		cbnz	r0, .L38
 204:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 475              		.loc 1 204 3 is_stmt 1 view .LVU87
 204:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 476              		.loc 1 204 31 is_stmt 0 view .LVU88
 477 002c 0F23     		movs	r3, #15
 478 002e 0193     		str	r3, [sp, #4]
 206:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 479              		.loc 1 206 3 is_stmt 1 view .LVU89
 206:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 480              		.loc 1 206 34 is_stmt 0 view .LVU90
 481 0030 0123     		movs	r3, #1
 482 0032 0293     		str	r3, [sp, #8]
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 483              		.loc 1 207 3 is_stmt 1 view .LVU91
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 484              		.loc 1 207 35 is_stmt 0 view .LVU92
 485 0034 0021     		movs	r1, #0
 486 0036 0391     		str	r1, [sp, #12]
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 487              		.loc 1 208 3 is_stmt 1 view .LVU93
 208:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 488              		.loc 1 208 36 is_stmt 0 view .LVU94
 489 0038 0491     		str	r1, [sp, #16]
 209:Core/Src/main.c **** 
 490              		.loc 1 209 3 is_stmt 1 view .LVU95
 209:Core/Src/main.c **** 
 491              		.loc 1 209 36 is_stmt 0 view .LVU96
 492 003a 0591     		str	r1, [sp, #20]
 211:Core/Src/main.c ****   {
 493              		.loc 1 211 3 is_stmt 1 view .LVU97
 211:Core/Src/main.c ****   {
 494              		.loc 1 211 7 is_stmt 0 view .LVU98
 495 003c 01A8     		add	r0, sp, #4
 496 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 497              	.LVL31:
 211:Core/Src/main.c ****   {
 498              		.loc 1 211 6 view .LVU99
 499 0042 20B9     		cbnz	r0, .L39
 215:Core/Src/main.c **** 
 500              		.loc 1 215 1 view .LVU100
 501 0044 11B0     		add	sp, sp, #68
 502              	.LCFI15:
 503              		.cfi_remember_state
 504              		.cfi_def_cfa_offset 4
 505              		@ sp needed
 506 0046 5DF804FB 		ldr	pc, [sp], #4
 507              	.L38:
ARM GAS  /tmp/ccQmHoCK.s 			page 18


 508              	.LCFI16:
 509              		.cfi_restore_state
 199:Core/Src/main.c ****   }
 510              		.loc 1 199 5 is_stmt 1 view .LVU101
 511 004a FFF7FEFF 		bl	Error_Handler
 512              	.LVL32:
 513              	.L39:
 213:Core/Src/main.c ****   }
 514              		.loc 1 213 5 view .LVU102
 515 004e FFF7FEFF 		bl	Error_Handler
 516              	.LVL33:
 517              		.cfi_endproc
 518              	.LFE73:
 520              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 521              		.align	2
 522              	.LC10:
 523 0000 4D617374 		.ascii	"Master starting...\015\000"
 523      65722073 
 523      74617274 
 523      696E672E 
 523      2E2E0D00 
 524              		.section	.text.main,"ax",%progbits
 525              		.align	1
 526              		.global	main
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 530              		.fpu softvfp
 532              	main:
 533              	.LFB72:
 130:Core/Src/main.c **** 
 534              		.loc 1 130 1 view -0
 535              		.cfi_startproc
 536              		@ Volatile: function does not return.
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539 0000 08B5     		push	{r3, lr}
 540              	.LCFI17:
 541              		.cfi_def_cfa_offset 8
 542              		.cfi_offset 3, -8
 543              		.cfi_offset 14, -4
 139:Core/Src/main.c **** 
 544              		.loc 1 139 3 view .LVU104
 545 0002 FFF7FEFF 		bl	HAL_Init
 546              	.LVL34:
 146:Core/Src/main.c **** 
 547              		.loc 1 146 3 view .LVU105
 548 0006 FFF7FEFF 		bl	SystemClock_Config
 549              	.LVL35:
 153:Core/Src/main.c ****   MX_I2C2_Init();
 550              		.loc 1 153 3 view .LVU106
 551 000a FFF7FEFF 		bl	MX_GPIO_Init
 552              	.LVL36:
 154:Core/Src/main.c ****   MX_USART1_UART_Init();
 553              		.loc 1 154 3 view .LVU107
 554 000e FFF7FEFF 		bl	MX_I2C2_Init
 555              	.LVL37:
ARM GAS  /tmp/ccQmHoCK.s 			page 19


 155:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 556              		.loc 1 155 3 view .LVU108
 557 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 558              	.LVL38:
 157:Core/Src/main.c **** 
 559              		.loc 1 157 3 view .LVU109
 560 0016 0848     		ldr	r0, .L43
 561 0018 FFF7FEFF 		bl	puts
 562              	.LVL39:
 160:Core/Src/main.c ****   HAL_Delay(8000);  // Allow time for image capture & SSDV encoding
 563              		.loc 1 160 3 view .LVU110
 564 001c FFF7FEFF 		bl	request_image_capture
 565              	.LVL40:
 161:Core/Src/main.c **** 
 566              		.loc 1 161 3 view .LVU111
 567 0020 4FF4FA50 		mov	r0, #8000
 568 0024 FFF7FEFF 		bl	HAL_Delay
 569              	.LVL41:
 164:Core/Src/main.c ****   HAL_Delay(200);
 570              		.loc 1 164 3 view .LVU112
 571 0028 FFF7FEFF 		bl	request_ssdv_stream
 572              	.LVL42:
 165:Core/Src/main.c **** 
 573              		.loc 1 165 3 view .LVU113
 574 002c C820     		movs	r0, #200
 575 002e FFF7FEFF 		bl	HAL_Delay
 576              	.LVL43:
 168:Core/Src/main.c ****   /* USER CODE END 2 */
 577              		.loc 1 168 3 view .LVU114
 578 0032 FFF7FEFF 		bl	read_ssdv_stream
 579              	.LVL44:
 580              	.L41:
 173:Core/Src/main.c ****   {
 581              		.loc 1 173 3 discriminator 1 view .LVU115
 178:Core/Src/main.c ****   /* USER CODE END 3 */
 582              		.loc 1 178 3 discriminator 1 view .LVU116
 173:Core/Src/main.c ****   {
 583              		.loc 1 173 9 discriminator 1 view .LVU117
 584 0036 FEE7     		b	.L41
 585              	.L44:
 586              		.align	2
 587              	.L43:
 588 0038 00000000 		.word	.LC10
 589              		.cfi_endproc
 590              	.LFE72:
 592              		.text
 593              	.Letext0:
 594              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 595              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 596              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 597              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 598              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 599              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 600              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 601              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 602              		.file 11 "Core/Inc/i2c.h"
 603              		.file 12 "Core/Inc/usart.h"
ARM GAS  /tmp/ccQmHoCK.s 			page 20


 604              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 605              		.file 14 "Core/Inc/gpio.h"
 606              		.file 15 "<built-in>"
 607              		.file 16 "/usr/include/newlib/stdio.h"
ARM GAS  /tmp/ccQmHoCK.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccQmHoCK.s:16     .text._write:0000000000000000 $t
     /tmp/ccQmHoCK.s:24     .text._write:0000000000000000 _write
     /tmp/ccQmHoCK.s:58     .text._write:0000000000000014 $d
     /tmp/ccQmHoCK.s:63     .rodata.request_image_capture.str1.4:0000000000000000 $d
     /tmp/ccQmHoCK.s:70     .text.request_image_capture:0000000000000000 $t
     /tmp/ccQmHoCK.s:77     .text.request_image_capture:0000000000000000 request_image_capture
     /tmp/ccQmHoCK.s:130    .text.request_image_capture:0000000000000034 $d
     /tmp/ccQmHoCK.s:137    .rodata.request_ssdv_stream.str1.4:0000000000000000 $d
     /tmp/ccQmHoCK.s:144    .text.request_ssdv_stream:0000000000000000 $t
     /tmp/ccQmHoCK.s:151    .text.request_ssdv_stream:0000000000000000 request_ssdv_stream
     /tmp/ccQmHoCK.s:204    .text.request_ssdv_stream:0000000000000034 $d
     /tmp/ccQmHoCK.s:211    .rodata.read_ssdv_stream.str1.4:0000000000000000 $d
     /tmp/ccQmHoCK.s:230    .text.read_ssdv_stream:0000000000000000 $t
     /tmp/ccQmHoCK.s:237    .text.read_ssdv_stream:0000000000000000 read_ssdv_stream
     /tmp/ccQmHoCK.s:374    .text.read_ssdv_stream:0000000000000080 $d
     /tmp/ccQmHoCK.s:385    .text.Error_Handler:0000000000000000 $t
     /tmp/ccQmHoCK.s:392    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccQmHoCK.s:424    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccQmHoCK.s:431    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccQmHoCK.s:521    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccQmHoCK.s:525    .text.main:0000000000000000 $t
     /tmp/ccQmHoCK.s:532    .text.main:0000000000000000 main
     /tmp/ccQmHoCK.s:588    .text.main:0000000000000038 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart1
HAL_I2C_Master_Transmit
puts
hi2c2
printf
HAL_I2C_Master_Receive
putchar
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_I2C2_Init
MX_USART1_UART_Init
HAL_Delay
