[{"DBLP title": "Energy minimum operation in a reconfigurable gate-level pipelined and power-gated self synchronous FPGA.", "DBLP authors": ["Benjamin Stefan Devlin", "Makoto Ikeda", "Kunihiro Asada"], "year": 2011, "MAG papers": [{"PaperId": 3145439752, "PaperTitle": "energy minimum operation in a reconfigurable gate level pipelined and power gated self synchronous fpga", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 1999051983, "PaperTitle": "energy minimum operation in a reconfigurable gate level pipelined and power gated self synchronous fpga", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Variation-aware clock network design methodology for ultra-low voltage (ULV) circuits.", "DBLP authors": ["Xin Zhao", "Jeremy R. Tolbert", "Chang Liu", "Saibal Mukhopadhyay", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 3147172540, "PaperTitle": "variation aware clock network design methodology for ultra low voltage ulv circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2152735669, "PaperTitle": "variation aware clock network design methodology for ultra low voltage ulv circuits", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Near-/sub-threshold DLL-based clock generator with PVT-aware locking range compensation.", "DBLP authors": ["Ming-Hung Chang", "Chung-Ying Hsieh", "Mei-Wei Chen", "Wei Hwang"], "year": 2011, "MAG papers": [{"PaperId": 3150034945, "PaperTitle": "near sub threshold dll based clock generator with pvt aware locking range compensation", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2139338465, "PaperTitle": "near sub threshold dll based clock generator with pvt aware locking range compensation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOS.", "DBLP authors": ["Tadashi Yasufuku", "Satoshi Iida", "Hiroshi Fuketa", "Koji Hirairi", "Masahiro Nomura", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2011, "MAG papers": [{"PaperId": 2137041830, "PaperTitle": "investigation of determinant factors of minimum operating voltage of logic gates in 65 nm cmos", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tokyo": 5.0}}, {"PaperId": 3147809611, "PaperTitle": "investigation of determinant factors of minimum operating voltage of logic gates in 65 nm cmos", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "FPGA glitch power analysis and reduction.", "DBLP authors": ["Warren Wai-Kit Shum", "Jason Helge Anderson"], "year": 2011, "MAG papers": [{"PaperId": 3145257115, "PaperTitle": "fpga glitch power analysis and reduction", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2128701724, "PaperTitle": "fpga glitch power analysis and reduction", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "SAT-based capture-power reduction for at-speed broadcast-scan-based test compression architectures.", "DBLP authors": ["Michael A. Kochte", "Kohei Miyase", "Xiaoqing Wen", "Seiji Kajihara", "Yuta Yamato", "Kazunari Enokimoto", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 3141456863, "PaperTitle": "sat based capture power reduction for at speed broadcast scan based test compression architectures", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2159934779, "PaperTitle": "sat based capture power reduction for at speed broadcast scan based test compression architectures", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"kyushu institute of technology": 5.0, "university of stuttgart": 1.0}}], "source": "ES"}, {"DBLP title": "Pulsed-latch-based clock tree migration for dynamic power reduction.", "DBLP authors": ["Hong-Ting Lin", "Yi-Lin Chuang", "Tsung-Yi Ho"], "year": 2011, "MAG papers": [{"PaperId": 3151246649, "PaperTitle": "pulsed latch based clock tree migration for dynamic power reduction", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}, {"PaperId": 2144161419, "PaperTitle": "pulsed latch based clock tree migration for dynamic power reduction", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 2.0, "national taiwan university": 1.0}}], "source": "ES"}, {"DBLP title": "Matched public PUF: ultra low energy security platform.", "DBLP authors": ["Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2011, "MAG papers": [{"PaperId": 3144912738, "PaperTitle": "matched public puf ultra low energy security platform", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}, {"PaperId": 2138017705, "PaperTitle": "matched public puf ultra low energy security platform", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 50, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Pinned to the walls: impact of packaging and application properties on the memory and power walls.", "DBLP authors": ["Phillip Stanley-Marbell", "Victoria Caparr\u00f3s Cabezas", "Ronald P. Luijten"], "year": 2011, "MAG papers": [{"PaperId": 2111991115, "PaperTitle": "pinned to the walls impact of packaging and application properties on the memory and power walls", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 62, "Affiliations": {"ibm": 3.0}}, {"PaperId": 3151455454, "PaperTitle": "pinned to the walls impact of packaging and application properties on the memory and power walls", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An energy-efficient adaptive hybrid cache.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Hui Huang", "Chunyue Liu", "Glenn Reinman", "Yi Zou"], "year": 2011, "MAG papers": [{"PaperId": 2149129840, "PaperTitle": "an energy efficient adaptive hybrid cache", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 73, "Affiliations": {"university of california los angeles": 6.0}}, {"PaperId": 3145738314, "PaperTitle": "an energy efficient adaptive hybrid cache", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Processor caches with multi-level spin-transfer torque ram cells.", "DBLP authors": ["Yiran Chen", "Weng-Fai Wong", "Hai Li", "Cheng-Kok Koh"], "year": 2011, "MAG papers": [{"PaperId": 2080739090, "PaperTitle": "processor caches with multi level spin transfer torque ram cells", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"national university of singapore": 1.0, "university of pittsburgh": 1.0, "new york university": 1.0, "purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement.", "DBLP authors": ["Amin Jadidi", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2011, "MAG papers": [{"PaperId": 3147620158, "PaperTitle": "high endurance and performance efficient design of hybrid cache architectures through adaptive line replacement", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 59, "Affiliations": {}}, {"PaperId": 2142276919, "PaperTitle": "high endurance and performance efficient design of hybrid cache architectures through adaptive line replacement", "Year": 2011, "CitationCount": 78, "EstimatedCitation": 118, "Affiliations": {"sharif university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "TLB index-based tagging for cache energy reduction.", "DBLP authors": ["Jongmin Lee", "Seokin Hong", "Soontae Kim"], "year": 2011, "MAG papers": [{"PaperId": 2144900779, "PaperTitle": "tlb index based tagging for cache energy reduction", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kaist": 3.0}}, {"PaperId": 3152339845, "PaperTitle": "tlb index based tagging for cache energy reduction", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Versatile high-fidelity photovoltaic module emulation system.", "DBLP authors": ["Woojoo Lee", "Younghyun Kim", "Yanzhi Wang", "Naehyuck Chang", "Massoud Pedram", "Soohee Han"], "year": 2011, "MAG papers": [{"PaperId": 2141484139, "PaperTitle": "versatile high fidelity photovoltaic module emulation system", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of southern california": 3.0, "seoul national university": 2.0, "konkuk university": 1.0}}, {"PaperId": 3149887280, "PaperTitle": "versatile high fidelity photovoltaic module emulation system", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "System energy minimization via joint optimization of the DC-DC converter and the core.", "DBLP authors": ["Rami A. Abdallah", "Pradeep S. Shenoy", "Naresh R. Shanbhag", "Philip T. Krein"], "year": 2011, "MAG papers": [{"PaperId": 3150113544, "PaperTitle": "system energy minimization via joint optimization of the dc dc converter and the core", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 2139025184, "PaperTitle": "system energy minimization via joint optimization of the dc dc converter and the core", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Charge migration efficiency optimization in hybrid electrical energy storage (HEES) systems.", "DBLP authors": ["Yanzhi Wang", "Younghyun Kim", "Qing Xie", "Naehyuck Chang", "Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 2131780659, "PaperTitle": "charge migration efficiency optimization in hybrid electrical energy storage hees systems", "Year": 2011, "CitationCount": 55, "EstimatedCitation": 71, "Affiliations": {"seoul national university": 2.0, "university of southern california": 3.0}}, {"PaperId": 3148165664, "PaperTitle": "charge migration efficiency optimization in hybrid electrical energy storage hees systems", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Does low-power design imply energy efficiency for data centers?", "DBLP authors": ["David Meisner", "Thomas F. Wenisch"], "year": 2011, "MAG papers": [{"PaperId": 2158679637, "PaperTitle": "does low power design imply energy efficiency for data centers", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of michigan": 2.0}}, {"PaperId": 3140218589, "PaperTitle": "does low power design imply energy efficiency for data centers", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analysis of power-performance for ultra-thin-body GeOI logic circuits.", "DBLP authors": ["Vita Pi-Ho Hu", "Ming-Long Fan", "Pin Su", "Ching-Te Chuang"], "year": 2011, "MAG papers": [{"PaperId": 3148932025, "PaperTitle": "analysis of power performance for ultra thin body geoi logic circuits", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2102400649, "PaperTitle": "analysis of power performance for ultra thin body geoi logic circuits", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}, {"DBLP title": "Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM).", "DBLP authors": ["Anurag Nigam", "Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Eugene Chen", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2011, "MAG papers": [{"PaperId": 3152241699, "PaperTitle": "delivering on the promise of universal memory for spin transfer torque ram stt ram", "Year": 2011, "CitationCount": 48, "EstimatedCitation": 72, "Affiliations": {}}, {"PaperId": 2150047813, "PaperTitle": "delivering on the promise of universal memory for spin transfer torque ram stt ram", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 128, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling.", "DBLP authors": ["Lei Jiang", "Youtao Zhang", "Jun Yang"], "year": 2011, "MAG papers": [{"PaperId": 3145535897, "PaperTitle": "enhancing phase change memory lifetime through fine grained current regulation and voltage upscaling", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}, {"PaperId": 2169261257, "PaperTitle": "enhancing phase change memory lifetime through fine grained current regulation and voltage upscaling", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "TG-based technique for NBTI degradation and leakage optimization.", "DBLP authors": ["Chin-Hung Lin", "Ing-Chao Lin", "Kuan-Hui Li"], "year": 2011, "MAG papers": [{"PaperId": 2130849137, "PaperTitle": "tg based technique for nbti degradation and leakage optimization", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national cheng kung university": 3.0}}, {"PaperId": 3146674470, "PaperTitle": "tg based technique for nbti degradation and leakage optimization", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits.", "DBLP authors": ["Kai-Chiang Wu", "Diana Marculescu", "Ming-Chao Lee", "Shih-Chieh Chang"], "year": 2011, "MAG papers": [{"PaperId": 2162833429, "PaperTitle": "analysis and mitigation of nbti induced performance degradation for power gated circuits", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national tsing hua university": 2.0, "carnegie mellon university": 2.0}}, {"PaperId": 3146165903, "PaperTitle": "analysis and mitigation of nbti induced performance degradation for power gated circuits", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Variation-aware static and dynamic writability analysis for voltage-scaled bit-interleaved 8-T SRAMs.", "DBLP authors": ["Daeyeon Kim", "Vikas Chandra", "Robert C. Aitken", "David T. Blaauw", "Dennis Sylvester"], "year": 2011, "MAG papers": [{"PaperId": 2148104441, "PaperTitle": "variation aware static and dynamic writability analysis for voltage scaled bit interleaved 8 t srams", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of michigan": 3.0}}, {"PaperId": 3143732588, "PaperTitle": "variation aware static and dynamic writability analysis for voltage scaled bit interleaved 8 t srams", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Fast thermal simulation of 2D/3D integrated circuits exploiting neural networks and GPUs.", "DBLP authors": ["Alessandro Vincenzi", "Arvind Sridhar", "Martino Ruggiero", "David Atienza"], "year": 2011, "MAG papers": [{"PaperId": 2096314063, "PaperTitle": "fast thermal simulation of 2d 3d integrated circuits exploiting neural networks and gpus", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"ecole polytechnique federale de lausanne": 4.0}}, {"PaperId": 3152210183, "PaperTitle": "fast thermal simulation of 2d 3d integrated circuits exploiting neural networks and gpus", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Design and analysis of metastable-hardened flip-flops in sub-threshold region.", "DBLP authors": ["David Li", "Pierce Chuang", "David Nairn", "Manoj Sachdev"], "year": 2011, "MAG papers": [{"PaperId": 3140185268, "PaperTitle": "design and analysis of metastable hardened flip flops in sub threshold region", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2125514963, "PaperTitle": "design and analysis of metastable hardened flip flops in sub threshold region", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of waterloo": 4.0}}], "source": "ES"}, {"DBLP title": "12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2v to 310mv enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics.", "DBLP authors": ["Hiroshi Fuketa", "Koji Hirairi", "Tadashi Yasufuku", "Makoto Takamiya", "Masahiro Nomura", "Hirofumi Shinohara", "Takayasu Sakurai"], "year": 2011, "MAG papers": [{"PaperId": 3147143768, "PaperTitle": "12 7 times energy efficiency increase of 16 bit integer unit by power supply voltage vdd scaling from 1 2v to 310mv enabled by contention less flip flops clff and separated vdd between flip flops and combinational logics", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "8T single-ended sub-threshold SRAM with cross-point data-aware write operation.", "DBLP authors": ["Yi-Wei Chiu", "Jihi-Yu Lin", "Ming-Hsien Tu", "Shyh-Jye Jou", "Ching-Te Chuang"], "year": 2011, "MAG papers": [{"PaperId": 2137956450, "PaperTitle": "8t single ended sub threshold sram with cross point data aware write operation", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 5.0}}, {"PaperId": 3151434794, "PaperTitle": "8t single ended sub threshold sram with cross point data aware write operation", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Reduction of minimum operating voltage (VDDmin) of CMOS logic circuits with post-fabrication automatically selective charge injection.", "DBLP authors": ["Kentaro Honda", "Katsuyuki Ikeuchi", "Masahiro Nomura", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2011, "MAG papers": [{"PaperId": 3141367744, "PaperTitle": "reduction of minimum operating voltage vddmin of cmos logic circuits with post fabrication automatically selective charge injection", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2602971667, "PaperTitle": "reduction of minimum operating voltage vddmin of cmos logic circuits with post fabrication automatically selective charge injection", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Eliminating energy of same-content-cell-columns of on-chip SRAM arrays.", "DBLP authors": ["Bushra Ahsan", "Lorena Ndreu", "Isidoros Sideris", "Yiannakis Sazeides", "Sachin Idgunji", "Emre \u00d6zer"], "year": 2011, "MAG papers": [{"PaperId": 2097889082, "PaperTitle": "eliminating energy of same content cell columns of on chip sram arrays", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of cyprus": 4.0}}, {"PaperId": 3147941821, "PaperTitle": "eliminating energy of same content cell columns of on chip sram arrays", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 1.2v 55mW 12bits self-calibrated dual-residue analog to digital converter in 90 nm CMOs.", "DBLP authors": ["Amir Zjajo", "Jos\u00e9 Pineda de Gyvez"], "year": 2011, "MAG papers": [{"PaperId": 2100693900, "PaperTitle": "a 1 2v 55mw 12bits self calibrated dual residue analog to digital converter in 90 nm cmos", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 1.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A low-power direct digital frequency synthesizer using an analogue-sine-conversion technique.", "DBLP authors": ["Jun-Hong Weng", "Ching-Yuan Yang", "Yi-Lin Jhu"], "year": 2011, "MAG papers": [{"PaperId": 2129133457, "PaperTitle": "a low power direct digital frequency synthesizer using an analogue sine conversion technique", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chung hsing university": 3.0}}, {"PaperId": 3151033384, "PaperTitle": "a low power direct digital frequency synthesizer using an analogue sine conversion technique", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A comparator-based cyclic analog-to-digital converter with boosted preset voltage.", "DBLP authors": ["Jong-Kwan Woo", "Tae-Hoon Kim", "Hyongmin Lee", "Sunkwon Kim", "Hyunjoong Lee", "Suhwan Kim"], "year": 2011, "MAG papers": [{"PaperId": 3150543137, "PaperTitle": "a comparator based cyclic analog to digital converter with boosted preset voltage", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2164320362, "PaperTitle": "a comparator based cyclic analog to digital converter with boosted preset voltage", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"seoul national university": 6.0}}], "source": "ES"}, {"DBLP title": "Thermal-aware bus-driven floorplanning.", "DBLP authors": ["Po-Hsun Wu", "Tsung-Yi Ho"], "year": 2011, "MAG papers": [{"PaperId": 2114763756, "PaperTitle": "thermal aware bus driven floorplanning", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "An approach to energy-error tradeoffs in approximate ripple carry adders.", "DBLP authors": ["Zvi M. Kedem", "Vincent John Mooney", "Kirthi Krishna Muntimadugu", "Krishna V. Palem"], "year": 2011, "MAG papers": [{"PaperId": 3145958020, "PaperTitle": "an approach to energy error tradeoffs in approximate ripple carry adders", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}, {"PaperId": 2143727636, "PaperTitle": "an approach to energy error tradeoffs in approximate ripple carry adders", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"rice university": 2.0, "georgia institute of technology": 1.0, "courant institute of mathematical sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Power and delay aware synthesis of multi-operand adders targeting LUT-based FPGAs.", "DBLP authors": ["Taeko Matsunaga", "Shinji Kimura", "Yusuke Matsunaga"], "year": 2011, "MAG papers": [{"PaperId": 3150871057, "PaperTitle": "power and delay aware synthesis of multi operand adders targeting lut based fpgas", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2155444381, "PaperTitle": "power and delay aware synthesis of multi operand adders targeting lut based fpgas", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kyushu university": 1.0, "waseda university": 2.0}}], "source": "ES"}, {"DBLP title": "New power-aware placement for region-based FPGA architecture combined with dynamic power gating by PCHM.", "DBLP authors": ["Ce Li", "Yiping Dong", "Takahiro Watanabe"], "year": 2011, "MAG papers": [{"PaperId": 3139852744, "PaperTitle": "new power aware placement for region based fpga architecture combined with dynamic power gating by pchm", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}, {"PaperId": 2137128428, "PaperTitle": "new power aware placement for region based fpga architecture combined with dynamic power gating by pchm", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"waseda university": 3.0}}], "source": "ES"}, {"DBLP title": "Learning to manage combined energy supply systems.", "DBLP authors": ["Azalia Mirhoseini", "Farinaz Koushanfar"], "year": 2011, "MAG papers": [{"PaperId": 3140254980, "PaperTitle": "learning to manage combined energy supply systems", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}}, {"PaperId": 2140288270, "PaperTitle": "learning to manage combined energy supply systems", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"rice university": 2.0}}], "source": "ES"}, {"DBLP title": "Energy harvesting by sweeping voltage-escalated charging of a reconfigurable supercapacitor array.", "DBLP authors": ["Sehwan Kim", "Pai H. Chou"], "year": 2011, "MAG papers": [{"PaperId": 2111160221, "PaperTitle": "energy harvesting by sweeping voltage escalated charging of a reconfigurable supercapacitor array", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "On-chip detection methodology for break-even time of power gated function units.", "DBLP authors": ["Kimiyoshi Usami", "Yuya Goto", "Kensaku Matsunaga", "Satoshi Koyama", "Daisuke Ikebuchi", "Hideharu Amano", "Hiroshi Nakamura"], "year": 2011, "MAG papers": [{"PaperId": 2167141664, "PaperTitle": "on chip detection methodology for break even time of power gated function units", "Year": 2011, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"keio university": 2.0, "shibaura institute of technology": 4.0, "university of tokyo": 1.0}}, {"PaperId": 3147752412, "PaperTitle": "on chip detection methodology for break even time of power gated function units", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores.", "DBLP authors": ["Karthik Swaminathan", "Emre Kultursay", "Vinay Saripalli", "Vijaykrishnan Narayanan", "Mahmut T. Kandemir", "Suman Datta"], "year": 2011, "MAG papers": [{"PaperId": 3141081120, "PaperTitle": "improving energy efficiency of multi threaded applications using heterogeneous cmos tfet multicores", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}, {"PaperId": 2163593123, "PaperTitle": "improving energy efficiency of multi threaded applications using heterogeneous cmos tfet multicores", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"pennsylvania state university": 6.0}}], "source": "ES"}, {"DBLP title": "Automated di/dt stressmark generation for microprocessor power delivery networks.", "DBLP authors": ["Youngtaek Kim", "Lizy Kurian John"], "year": 2011, "MAG papers": [{"PaperId": 2136983510, "PaperTitle": "automated di dt stressmark generation for microprocessor power delivery networks", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 50, "Affiliations": {"university of texas at austin": 2.0}}, {"PaperId": 3149198689, "PaperTitle": "automated di dt stressmark generation for microprocessor power delivery networks", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A scheduling algorithm for consistent monitoring results with solar powered high-performance wireless embedded systems.", "DBLP authors": ["Denis Dondi", "Piero Zappi", "Tajana Simunic Rosing"], "year": 2011, "MAG papers": [{"PaperId": 3146611571, "PaperTitle": "a scheduling algorithm for consistent monitoring results with solar powered high performance wireless embedded systems", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2101976298, "PaperTitle": "a scheduling algorithm for consistent monitoring results with solar powered high performance wireless embedded systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A design space exploration of transmission-line links for on-chip interconnect.", "DBLP authors": ["Aaron Carpenter", "Jianyun Hu", "Michael C. Huang", "Hui Wu", "Peng Liu"], "year": 2011, "MAG papers": [{"PaperId": 3148443298, "PaperTitle": "a design space exploration of transmission line links for on chip interconnect", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2153511723, "PaperTitle": "a design space exploration of transmission line links for on chip interconnect", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of rochester": 5.0}}], "source": "ES"}, {"DBLP title": "An integrated optimization framework for reducing the energy consumption of embedded real-time applications.", "DBLP authors": ["Hideki Takase", "Gang Zeng", "Lovic Gauthier", "Hirotaka Kawashima", "Noritoshi Atsumi", "Tomohiro Tatematsu", "Yoshitake Kobayashi", "Shunitsu Kohara", "Takenori Koshiro", "Tohru Ishihara", "Hiroyuki Tomiyama", "Hiroaki Takada"], "year": 2011, "MAG papers": [{"PaperId": 2155124687, "PaperTitle": "an integrated optimization framework for reducing the energy consumption of embedded real time applications", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kyushu university": 2.0, "nagoya university": 6.0, "toshiba": 3.0, "ritsumeikan university": 1.0}}, {"PaperId": 3140277398, "PaperTitle": "an integrated optimization framework for reducing the energy consumption of embedded real time applications", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Memory energy management for an enterprise decision support system.", "DBLP authors": ["Karthik Kumar", "Kshitij A. Doshi", "Martin Dimitrov", "Yung-Hsiang Lu"], "year": 2011, "MAG papers": [{"PaperId": 2098515323, "PaperTitle": "memory energy management for an enterprise decision support system", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"purdue university": 2.0, "intel": 2.0}}, {"PaperId": 3150682406, "PaperTitle": "memory energy management for an enterprise decision support system", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A dynamic body-biased SRAM with asymmetric halo implant MOSFETs.", "DBLP authors": ["Makoto Yabuuchi", "Yasumasa Tsukamoto", "Hidehiro Fujiwara", "Shigeki Tawa", "Koji Maekawa", "Motoshige Igarashi", "Koji Nii"], "year": 2011, "MAG papers": [{"PaperId": 2617732618, "PaperTitle": "a dynamic body biased sram with asymmetric halo implant mosfets", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2120906650, "PaperTitle": "a dynamic body biased sram with asymmetric halo implant mosfets", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"renesas electronics": 7.0}}, {"PaperId": 3141796949, "PaperTitle": "a dynamic body biased sram with asymmetric halo implant mosfets", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS.", "DBLP authors": ["Ming-Hung Chang", "Yi-Te Chiu", "Shu-Lin Lai", "Wei Hwang"], "year": 2011, "MAG papers": [{"PaperId": 2106617546, "PaperTitle": "a 1kb 9t subthreshold sram with bit interleaving scheme in 65nm cmos", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national chiao tung university": 4.0}}, {"PaperId": 3145730315, "PaperTitle": "a 1kb 9t subthreshold sram with bit interleaving scheme in 65nm cmos", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An analytical model for performance yield of nanoscale SRAM accounting for the sense amplifier strobe signal.", "DBLP authors": ["Joseph F. Ryan", "Sudhanshu Khanna", "Benton H. Calhoun"], "year": 2011, "MAG papers": [{"PaperId": 2121621947, "PaperTitle": "an analytical model for performance yield of nanoscale sram accounting for the sense amplifier strobe signal", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of virginia": 3.0}}, {"PaperId": 3150016669, "PaperTitle": "an analytical model for performance yield of nanoscale sram accounting for the sense amplifier strobe signal", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Column-selection-enabled 8T SRAM array with ~1R/1W multi-port operation for DVFS-enabled processors.", "DBLP authors": ["Sang Phill Park", "Soo Youn Kim", "Dongsoo Lee", "Jae-Joon Kim", "W. Paul Griffin", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2118810056, "PaperTitle": "column selection enabled 8t sram array with 1r 1w multi port operation for dvfs enabled processors", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ibm": 1.0, "purdue university": 5.0}}, {"PaperId": 3151260619, "PaperTitle": "column selection enabled 8t sram array with 1r 1w multi port operation for dvfs enabled processors", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Dynamic backlight scaling optimization for mobile streaming applications.", "DBLP authors": ["Pi-Cheng Hsiu", "Chun-Han Lin", "Cheng-Kang Hsieh"], "year": 2011, "MAG papers": [{"PaperId": 2010717668, "PaperTitle": "dynamic backlight scaling optimization for mobile streaming applications", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"center for information technology": 3.0}}], "source": "ES"}, {"DBLP title": "Object-based local dimming for LCD systems with LED BLUs.", "DBLP authors": ["Aldhino Anggorosesar", "Young-Jin Kim"], "year": 2011, "MAG papers": [{"PaperId": 3145846090, "PaperTitle": "object based local dimming for lcd systems with led blus", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2149242504, "PaperTitle": "object based local dimming for lcd systems with led blus", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"sun moon university": 2.0}}], "source": "ES"}, {"DBLP title": "OS-level power minimization under tight performance constraints in general purpose systems.", "DBLP authors": ["Raid Zuhair Ayoub", "\u00dcmit Y. Ogras", "Eugene Gorbatov", "Yanqin Jin", "Timothy Kam", "Paul Diefenbaugh", "Tajana Rosing"], "year": 2011, "MAG papers": [{"PaperId": 3147645712, "PaperTitle": "os level power minimization under tight performance constraints in general purpose systems", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}}, {"PaperId": 2126753571, "PaperTitle": "os level power minimization under tight performance constraints in general purpose systems", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"intel": 4.0, "university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "Energy efficient scheduling for multithreaded programs on general-purpose processors.", "DBLP authors": ["Xin Fan", "Shigeru Kusakabe"], "year": 2011, "MAG papers": [{"PaperId": 2160580242, "PaperTitle": "energy efficient scheduling for multithreaded programs on general purpose processors", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu university": 2.0}}, {"PaperId": 3151355796, "PaperTitle": "energy efficient scheduling for multithreaded programs on general purpose processors", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Software energy estimation based on statistical characterization of intermediate compilation code.", "DBLP authors": ["Carlo Brandolese", "Simone Corbetta", "William Fornaciari"], "year": 2011, "MAG papers": [{"PaperId": 3151075186, "PaperTitle": "software energy estimation based on statistical characterization of intermediate compilation code", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}, {"PaperId": 2139364046, "PaperTitle": "software energy estimation based on statistical characterization of intermediate compilation code", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Energy efficient E-textile based portable keyboard.", "DBLP authors": ["Mahsan Rofouei", "Miodrag Potkonjak", "Majid Sarrafzadeh"], "year": 2011, "MAG papers": [{"PaperId": 3146007224, "PaperTitle": "energy efficient e textile based portable keyboard", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}, {"PaperId": 2154176082, "PaperTitle": "energy efficient e textile based portable keyboard", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "A low-power referenceless clock and data recovery circuit with clock-edge modulation for biomedical sensor applications.", "DBLP authors": ["Sunkwon Kim", "Jong-Kwan Woo", "Woo-Yeol Shin", "Gi-Moon Hong", "Hyongmin Lee", "Hyunjoong Lee", "Suhwan Kim"], "year": 2011, "MAG papers": [{"PaperId": 3140379494, "PaperTitle": "a low power referenceless clock and data recovery circuit with clock edge modulation for biomedical sensor applications", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}, {"PaperId": 2153597870, "PaperTitle": "a low power referenceless clock and data recovery circuit with clock edge modulation for biomedical sensor applications", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"seoul national university": 7.0}}], "source": "ES"}, {"DBLP title": "A 92.4dB SNDR 24kHz \u0394\u0395 modulator consuming 352\u03bcW.", "DBLP authors": ["Liyuan Liu", "Dongmei Li", "Yafei Ye", "Zhihua Wang"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "A CMOs readout integrated circuit with wide dynamic range for a CNT bio-sensor array system.", "DBLP authors": ["Hyunjoong Lee", "Hyongmin Lee", "Jong-Kwan Woo", "Sunkwon Kim", "Young June Park", "Suhwan Kim"], "year": 2011, "MAG papers": [{"PaperId": 2100162767, "PaperTitle": "a cmos readout integrated circuit with wide dynamic range for a cnt bio sensor array system", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 6.0}}, {"PaperId": 3139826458, "PaperTitle": "a cmos readout integrated circuit with wide dynamic range for a cnt bio sensor array system", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 1.0}}], "source": "ES"}, {"DBLP title": "Experimental investigation of inductorless, single-stage boost rectification for sub-mW electromagnetic energy harvesters.", "DBLP authors": ["Gy\u00f6rgy D. Szarka", "Plamen P. Proynov", "Bernard H. Stark", "Stephen G. Burrow", "Neville McNeill"], "year": 2011, "MAG papers": [{"PaperId": 2141152264, "PaperTitle": "experimental investigation of inductorless single stage boost rectification for sub mw electromagnetic energy harvesters", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of bristol": 5.0}}], "source": "ES"}, {"DBLP title": "A 98 GMACs/W 32-core vector processor in 65nm CMOS.", "DBLP authors": ["Xun He", "Dajiang Zhou", "Xin Jin", "Satoshi Goto"], "year": 2011, "MAG papers": [{"PaperId": 2124527970, "PaperTitle": "a 98 gmacs w 32 core vector processor in 65nm cmos", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"waseda university": 4.0}}, {"PaperId": 3142930985, "PaperTitle": "a 98 gmacs w 32 core vector processor in 65nm cmos", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Thread shuffling: combining DVFS and thread migration toreduce energy consumptions for multi-core systems.", "DBLP authors": ["Qiong Cai", "Jos\u00e9 Gonz\u00e1lez", "Grigorios Magklis", "Pedro Chaparro", "Antonio Gonz\u00e1lez"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Fast and energy-efficient constant-coefficient FIR filters using residue number system.", "DBLP authors": ["Piotr Patronik", "Krzysztof S. Berezowski", "Stanislaw J. Piestrak", "Janusz Biernat", "Aviral Shrivastava"], "year": 2011, "MAG papers": [{"PaperId": 2146769894, "PaperTitle": "fast and energy efficient constant coefficient fir filters using residue number system", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"wroclaw university of technology": 3.0, "arizona state university": 1.0}}, {"PaperId": 3146532367, "PaperTitle": "fast and energy efficient constant coefficient fir filters using residue number system", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A fast, accurate and simple critical path monitor for improving energy-delay product in DVS systems.", "DBLP authors": ["Junyoung Park", "Jacob A. Abraham"], "year": 2011, "MAG papers": [{"PaperId": 2154189213, "PaperTitle": "a fast accurate and simple critical path monitor for improving energy delay product in dvs systems", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of texas at austin": 2.0}}, {"PaperId": 3141733917, "PaperTitle": "a fast accurate and simple critical path monitor for improving energy delay product in dvs systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Analysis and mitigation of lateral thermal blockage effect of through-silicon-via in 3D IC designs.", "DBLP authors": ["Yibo Chen", "Eren Kursun", "Dave Motschman", "Charles Johnson", "Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 3145752817, "PaperTitle": "analysis and mitigation of lateral thermal blockage effect of through silicon via in 3d ic designs", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}, {"PaperId": 2104478308, "PaperTitle": "analysis and mitigation of lateral thermal blockage effect of through silicon via in 3d ic designs", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"pennsylvania state university": 2.0, "ibm": 3.0}}], "source": "ES"}, {"DBLP title": "NoC frequency scaling with flexible-pipeline routers.", "DBLP authors": ["Pingqiang Zhou", "Jieming Yin", "Antonia Zhai", "Sachin S. Sapatnekar"], "year": 2011, "MAG papers": [{"PaperId": 3145991365, "PaperTitle": "noc frequency scaling with flexible pipeline routers", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}, {"PaperId": 2166678275, "PaperTitle": "noc frequency scaling with flexible pipeline routers", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "IMPACT: imprecise adders for low-power approximate computing.", "DBLP authors": ["Vaibhav Gupta", "Debabrata Mohapatra", "Sang Phill Park", "Anand Raghunathan", "Kaushik Roy"], "year": 2011, "MAG papers": [{"PaperId": 2104578404, "PaperTitle": "impact imprecise adders for low power approximate computing", "Year": 2011, "CitationCount": 304, "EstimatedCitation": 512, "Affiliations": {"purdue university": 5.0}}, {"PaperId": 3141620748, "PaperTitle": "impact imprecise adders for low power approximate computing", "Year": 2011, "CitationCount": 137, "EstimatedCitation": 208, "Affiliations": {}}], "source": "ES"}]