INFO-FLOW: Workspace C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9 opened at Thu Dec 07 21:11:18 +0100 2023
Execute     config_clock -quiet -name default -period 40 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.522 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.613 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.767 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 40 -name default 
Execute   source ./pool/solution9/directives.tcl 
Execute     set_directive_pipeline max_pool_1/Row_Loop 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 2 max_pool_1 conv_1_out 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=2 
Execute     set_directive_array_partition -type cyclic -factor 3 -dim 2 max_pool_1 max_pool_1_out 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out cyclic=positionBoolean0type factor=3 dim=2 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'pool/pooling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling pool/pooling.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted pool/pooling.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "pool/pooling.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E pool/pooling.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp
Command       clang done; 1.056 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/useless.bc
Command       clang done; 1.046 sec.
INFO-FLOW: Done: GCC PP time: 2.1 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out cyclic=positionBoolean0type factor=3 dim=2 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredconv_1_out cyclic=positionBoolean0type factor=3 dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredmax_pool_1_out cyclic=positionBoolean0type factor=3 dim=2 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.err.log 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.err.log 
Command       tidy_31 done; 0.114 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.bc
Command       clang done; 1.061 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/pooling.g.bc -hls-opt -except-internalize max_pool_1 -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g 
Command       llvm-ld done; 0.851 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.008 ; gain = 93.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.008 ; gain = 93.570
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.542 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top max_pool_1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.008 ; gain = 93.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 185.008 ; gain = 93.570
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Loop' (pool/pooling.cpp:14) in function 'max_pool_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Col_Loop' (pool/pooling.cpp:17) in function 'max_pool_1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Pool_Row_Loop' (pool/pooling.cpp:21) in function 'max_pool_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Pool_Col_Loop' (pool/pooling.cpp:24) in function 'max_pool_1' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'conv_1_out' (pool/pooling.cpp:6) in dimension 2 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'max_pool_1_out' (pool/pooling.cpp:6) in dimension 2 with a cyclic factor 3.
Command         transform done; 0.156 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.008 ; gain = 93.570
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Filter_Loop' (pool/pooling.cpp:11:6) in function 'max_pool_1'.
Command         transform done; 0.909 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.008 ; gain = 93.570
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.758 sec.
Command     elaborate done; 6.153 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'max_pool_1' ...
Execute       ap_set_top_model max_pool_1 
Execute       get_model_list max_pool_1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model max_pool_1 
Execute       get_model_list max_pool_1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: max_pool_1
INFO-FLOW: Configuring Module : max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       apply_spec_resource_limit max_pool_1 
INFO-FLOW: Model list for preprocess: max_pool_1
INFO-FLOW: Preprocessing Module: max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       cdfg_preprocess -model max_pool_1 
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Model list for synthesis: max_pool_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1 
Execute       schedule -model max_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Filter_Loop_Row_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('conv_1_out_0_load_8', pool/pooling.cpp:28) on array 'conv_1_out_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'conv_1_out_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.462 sec.
INFO: [HLS 200-111]  Elapsed time: 7.91 seconds; current allocated memory: 110.512 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.verbose.sched.rpt 
Command       syn_report done; 0.174 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_1.
Execute       set_default_model max_pool_1 
Execute       bind -model max_pool_1 
BIND OPTION: model=max_pool_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 113.481 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.verbose.bind.rpt 
Command       syn_report done; 0.405 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.bind.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish binding max_pool_1.
Execute       get_model_list max_pool_1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Model list for RTL generation: max_pool_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_1/conv_1_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_1/conv_1_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_1/conv_1_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_1/max_pool_1_out_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_1/max_pool_1_out_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'max_pool_1/max_pool_1_out_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'max_pool_1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'max_pool_1_fcmp_32ns_32ns_1_1_1' to 'max_pool_1_fcmp_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'max_pool_1_fcmp_3bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 119.395 MB.
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1 -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/syn/systemc/max_pool_1 -synmodules max_pool_1 
Execute       gen_rtl max_pool_1 -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/syn/vhdl/max_pool_1 
Command       gen_rtl done; 0.199 sec.
Execute       gen_rtl max_pool_1 -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/syn/verilog/max_pool_1 
Command       gen_rtl done; 0.107 sec.
Execute       syn_report -csynth -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/syn/report/max_pool_1_csynth.rpt 
Command       syn_report done; 0.104 sec.
Execute       syn_report -rtlxml -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/syn/report/max_pool_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.verbose.rpt 
Command       syn_report done; 0.509 sec.
Execute       db_write -model max_pool_1 -f -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.adb 
Command       db_write done; 0.346 sec.
Execute       gen_tb_info max_pool_1 -p C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.constraint.tcl 
Execute       syn_report -designview -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.design.xml 
Command       syn_report done; 0.192 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model max_pool_1 -o C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks max_pool_1 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain max_pool_1 
INFO-FLOW: Model list for RTL component generation: max_pool_1
INFO-FLOW: Handling components in module [max_pool_1] ... 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.tcl 
INFO-FLOW: Found component max_pool_1_fcmp_3bkb.
INFO-FLOW: Append model max_pool_1_fcmp_3bkb
INFO-FLOW: Append model max_pool_1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: max_pool_1_fcmp_3bkb max_pool_1
INFO-FLOW: To file: write model max_pool_1_fcmp_3bkb
INFO-FLOW: To file: write model max_pool_1
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=40.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=max_pool_1 xml_exists=0
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute         source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=14
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=14
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.constraint.tcl 
Execute       sc_get_clocks max_pool_1 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/impl/misc/max_pool_1_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS2019/pool/solution9/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 198.117 ; gain = 106.680
INFO: [VHDL 208-304] Generating VHDL RTL for max_pool_1.
INFO: [VLOG 209-307] Generating Verilog RTL for max_pool_1.
Command     autosyn done; 5.368 sec.
Command   csynth_design done; 11.531 sec.
Command ap_source done; 12.442 sec.
Execute cleanup_all 
