{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605998095236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605998095237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 19:34:55 2020 " "Processing started: Sat Nov 21 19:34:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605998095237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605998095237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computador -c Computador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computador -c Computador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605998095238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605998095506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605998095506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computador-logic " "Found design unit 1: Computador-logic" {  } { { "Computador.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104359 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "Computador.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605998104359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computador " "Elaborating entity \"Computador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605998104419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_INIT_OK Computador.vhd(107) " "Verilog HDL or VHDL warning at Computador.vhd(107): object \"LCD_INIT_OK\" assigned a value but never read" {  } { { "Computador.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605998104420 "|Computador"}
{ "Warning" "WSGN_SEARCH_FILE" "CPU.vhd 2 1 " "Using design file CPU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104474 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104474 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605998104474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:MAIN_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:MAIN_CPU\"" {  } { { "Computador.vhd" "MAIN_CPU" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605998104476 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ControlUnit.vhd 2 1 " "Using design file ControlUnit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "ControlUnit.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/ControlUnit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104492 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/ControlUnit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605998104492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:MAIN_CPU\|ControlUnit:Control_Unit " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:MAIN_CPU\|ControlUnit:Control_Unit\"" {  } { { "CPU.vhd" "Control_Unit" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605998104493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "MemoryIO.vhd 2 1 " "Using design file MemoryIO.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIO-logic " "Found design unit 1: MemoryIO-logic" {  } { { "MemoryIO.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/MemoryIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104511 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIO " "Found entity 1: MemoryIO" {  } { { "MemoryIO.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/MemoryIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605998104511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1605998104511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryIO MemoryIO:MEMORY_MAPED " "Elaborating entity \"MemoryIO\" for hierarchy \"MemoryIO:MEMORY_MAPED\"" {  } { { "Computador.vhd" "MEMORY_MAPED" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605998104512 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCD_ON MemoryIO.vhd(26) " "VHDL Signal Declaration warning at MemoryIO.vhd(26): used explicit default value for signal \"LCD_ON\" because signal was never assigned a value" {  } { { "MemoryIO.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/MemoryIO.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1605998104512 "|Computador|MemoryIO:MEMORY_MAPED"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PLL_inst PLL " "Node instance \"PLL_inst\" instantiates undefined entity \"PLL\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Computador.vhd" "PLL_inst" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux_ULA Mux16 " "Node instance \"Mux_ULA\" instantiates undefined entity \"Mux16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "CPU.vhd" "Mux_ULA" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 107 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux_Am Mux16 " "Node instance \"Mux_Am\" instantiates undefined entity \"Mux16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "CPU.vhd" "Mux_Am" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 108 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Register_A Register16 " "Node instance \"Register_A\" instantiates undefined entity \"Register16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "CPU.vhd" "Register_A" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 111 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Register_D Register16 " "Node instance \"Register_D\" instantiates undefined entity \"Register16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "CPU.vhd" "Register_D" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 112 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ULA ALU " "Node instance \"ULA\" instantiates undefined entity \"ALU\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "CPU.vhd" "ULA" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 115 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "PC_1 pc " "Node instance \"PC_1\" instantiates undefined entity \"pc\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "CPU.vhd" "PC_1" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/CPU.vhd" 123 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ROM ROM32K " "Node instance \"ROM\" instantiates undefined entity \"ROM32K\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Computador.vhd" "ROM" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/Computador.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "RAM RAM16K " "Node instance \"RAM\" instantiates undefined entity \"RAM16K\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MemoryIO.vhd" "RAM" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/MemoryIO.vhd" 101 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DISPLAY Screen " "Node instance \"DISPLAY\" instantiates undefined entity \"Screen\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MemoryIO.vhd" "DISPLAY" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/MemoryIO.vhd" 110 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg Register16 " "Node instance \"reg\" instantiates undefined entity \"Register16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "MemoryIO.vhd" "reg" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous-vm/Projetos/F-Computador/src/rtl/MemoryIO.vhd" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1605998104522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1011 " "Peak virtual memory: 1011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605998104602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 21 19:35:04 2020 " "Processing ended: Sat Nov 21 19:35:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605998104602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605998104602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605998104602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605998104602 ""}
