<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="cd4c83c823a6596d99ad09be1335c6b0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="cd4c83c823a6596d99ad09be1335c6b0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="cd4c83c823a6596d99ad09be1335c6b0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe2_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="cd4c83c823a6596d99ad09be1335c6b0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/inst/probe3_1"/>
      </nets>
    </probe>
    <bus_interfaces>
      <bus_interface name="probe0" vlnv="" connected_bus="top_0_SOUT" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe0</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_1_i/system_ila_0/inst/probe0_1" probe_port_core="design_1_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="probe1" vlnv="" connected_bus="top_0_LAT" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe1</logical_port>
            <physical_port probe_port_index="1" probe_port_name="design_1_i/system_ila_0/inst/probe1_1" probe_port_core="design_1_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="probe2" vlnv="" connected_bus="top_0_GSCLK" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe2</logical_port>
            <physical_port probe_port_index="2" probe_port_name="design_1_i/system_ila_0/inst/probe2_1" probe_port_core="design_1_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="probe3" vlnv="" connected_bus="top_0_SCLK" protocol="PROBE">
        <port_maps>
          <port_map>
            <logical_port>probe3</logical_port>
            <physical_port probe_port_index="3" probe_port_name="design_1_i/system_ila_0/inst/probe3_1" probe_port_core="design_1_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
    </bus_interfaces>
  </probeset>
</probeData>
