
---------- Begin Simulation Statistics ----------
final_tick                                 2442738500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109060                       # Simulator instruction rate (inst/s)
host_mem_usage                                 884160                       # Number of bytes of host memory used
host_op_rate                                   114661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    91.69                       # Real time elapsed on the host
host_tick_rate                               26640460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      10513546                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002443                       # Number of seconds simulated
sim_ticks                                  2442738500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.896026                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  834918                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               835787                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20089                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1340442                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 51                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              194                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1844932                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12109                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2423352                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2427237                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19862                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1664146                       # Number of branches committed
system.cpu.commit.bw_lim_events                904081                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          812388                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008737                       # Number of instructions committed
system.cpu.commit.committedOps               10522278                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4732013                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.223637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.055968                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2004528     42.36%     42.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1169354     24.71%     67.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       308144      6.51%     73.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       172361      3.64%     77.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17768      0.38%     77.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63934      1.35%     78.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46738      0.99%     79.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45105      0.95%     80.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       904081     19.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4732013                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9208                       # Number of function calls committed.
system.cpu.commit.int_insts                   9309990                       # Number of committed integer instructions.
system.cpu.commit.loads                       3851688                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4977792     47.31%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3851688     36.61%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1692598     16.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10522278                       # Class of committed instruction
system.cpu.commit.refs                        5544286                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      10513546                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.488548                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.488548                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1424134                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   229                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               818369                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11513954                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1189790                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1920698                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20956                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   801                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                288787                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1844932                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1611345                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3192227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6783                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11131853                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   42366                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.377636                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1630955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             847078                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.278560                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4844365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.411948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.203675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2245003     46.34%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   943977     19.49%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   153272      3.16%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25784      0.53%     69.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   229170      4.73%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   110015      2.27%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15126      0.31%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   177170      3.66%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   944848     19.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4844365                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          831                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          831                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           208                       # number of prefetches that crossed the page
system.cpu.idleCycles                           41113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20140                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1746042                       # Number of branches executed
system.cpu.iew.exec_nop                         10581                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.377411                       # Inst execution rate
system.cpu.iew.exec_refs                      6371606                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1779912                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   96505                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4109150                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 81                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3525                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1844343                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11334853                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4591694                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34033                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11614789                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     29                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                104359                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20956                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                104569                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            45                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1182716                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          863                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       555482                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       257444                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       151736                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12813                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7327                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11490381                       # num instructions consuming a value
system.cpu.iew.wb_count                      10997850                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619515                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7118464                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.251131                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11030082                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13491370                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7982210                       # number of integer regfile writes
system.cpu.ipc                               2.046884                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.046884                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5252832     45.09%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   66      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     45.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     45.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4610780     39.58%     84.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1784989     15.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11648823                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136437                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011713                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17922     13.14%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 112154     82.20%     95.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6356      4.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11784959                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28278084                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10997596                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12134709                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11324191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11648823                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          810677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               233                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       545918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4844365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.404613                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.045141                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1075909     22.21%     22.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              728383     15.04%     37.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1028771     21.24%     58.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              700715     14.46%     72.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              581980     12.01%     84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              292849      6.05%     91.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              181887      3.75%     94.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153702      3.17%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              100169      2.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4844365                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.384377                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    291                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                596                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1039136                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           444987                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4109150                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1844343                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9605623                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                          4885478                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  217640                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9915304                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  24808                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1337860                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 611689                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   245                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15953285                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11436693                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10789664                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2057686                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 471116                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20956                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1201594                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   874306                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13429485                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8629                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                212                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1696697                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             83                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15151600                       # The number of ROB reads
system.cpu.rob.rob_writes                    22781751                       # The number of ROB writes
system.cpu.timesIdled                             379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4680                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6226                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4680                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       697984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  697984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10914                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13020000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56761500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6261                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6261                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           585                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4676                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            9                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            9                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1085952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1144704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11530     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11531                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17265475                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16411497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            878498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  540                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           35                       # number of demand (read+write) hits
system.l2.demand_hits::total                      616                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data                 540                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           35                       # number of overall hits
system.l2.overall_hits::total                     616                       # number of overall hits
system.l2.demand_misses::.cpu.inst                509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10397                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10906                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               509                       # number of overall misses
system.l2.overall_misses::.cpu.data             10397                       # number of overall misses
system.l2.overall_misses::total                 10906                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    927735000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        967544500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39809500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    927735000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       967544500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11522                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11522                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.925455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.946537                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.925455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.946537                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78211.198428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89231.028181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88716.715569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78211.198428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89231.028181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88716.715569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10906                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10906                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    823765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    858484500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    823765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    858484500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.925455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.950626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.946537                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.925455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.950626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68211.198428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79231.028181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78716.715569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68211.198428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79231.028181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78716.715569                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         6031                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6031                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         6031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6031                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          333                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              333                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          333                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          333                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            6226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6226                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    516826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     516826500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.994410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994410                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83011.002249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83011.002249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         6226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    454566500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    454566500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.994410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73011.002249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73011.002249                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           35                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39809500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            585                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.925455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78211.198428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78211.198428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          509                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34719500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34719500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.925455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68211.198428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68211.198428                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4171                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    410908500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    410908500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.892002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98515.583793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98515.583793                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    369198500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    369198500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.892002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88515.583793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88515.583793                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       155500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7583.869059                       # Cycle average of tags in use
system.l2.tags.total_refs                       21777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10914                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.995327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.629314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       498.539136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7077.700609                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.053999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8290                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.083260                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    185194                       # Number of tag accesses
system.l2.tags.data_accesses                   185194                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         665408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             697984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32576                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10906                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13335852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         272402470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             285738322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13335852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13335852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13335852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        272402470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            285738322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000898750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20736                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10906                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    200564500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   54530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               405052000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18390.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37140.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      6                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    555.601594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   469.749682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.728234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68      5.42%      5.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           93      7.41%     12.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           74      5.90%     18.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      4.70%     23.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          585     46.61%     70.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           72      5.74%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          118      9.40%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.80%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          176     14.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1255                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 697984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  697984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    285.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2442408500                       # Total gap between requests
system.mem_ctrls.avgGap                     223950.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       665408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13335852.364057797939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 272402469.605322062969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13775000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    391277000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27062.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37633.64                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4469640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2375670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            41319180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     192382320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        684022800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        361992480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1286562090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.688424                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    935198500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     81380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1426160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4505340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2387055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            36549660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     192382320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        498691290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        518061120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1252576785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.775635                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1342360750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     81380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1018997750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1610613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1610613                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1610613                       # number of overall hits
system.cpu.icache.overall_hits::total         1610613                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          732                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            732                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          732                       # number of overall misses
system.cpu.icache.overall_misses::total           732                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51844000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51844000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51844000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51844000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1611345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1611345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1611345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1611345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000454                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000454                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000454                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000454                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70825.136612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70825.136612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70825.136612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70825.136612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          182                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          182                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          182                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          550                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          550                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41134500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41134500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41134500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       454437                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41588937                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000341                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000341                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        74790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        74790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        74790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12983.914286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71092.200000                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1610613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1610613                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          732                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           732                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51844000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51844000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1611345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1611345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000454                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70825.136612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70825.136612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          182                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41134500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41134500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        74790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        74790                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           35                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           35                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       454437                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       454437                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12983.914286                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12983.914286                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.217940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1611198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2754.184615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.775890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    20.442050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.897562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.079852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977414                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.082031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3223275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3223275                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4512036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4512036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4512092                       # number of overall hits
system.cpu.dcache.overall_hits::total         4512092                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35705                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35705                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35708                       # number of overall misses
system.cpu.dcache.overall_misses::total         35708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2470113976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2470113976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2470113976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2470113976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4547741                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4547741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4547800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4547800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007851                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69181.178434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69181.178434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69175.366192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69175.366192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2844                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2062                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   108.526316                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6031                       # number of writebacks
system.cpu.dcache.writebacks::total              6031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24762                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24762                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10946                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    950041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    950041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    950363500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    950363500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002407                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86817.234762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86817.234762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86822.903344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86822.903344                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9922                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2838716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2838716                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1164694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1164694500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2855181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2855181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005767                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70737.594898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70737.594898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4673                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    423167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    423167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001637                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90555.745774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90555.745774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1673320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1673320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1305195976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1305195976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67862.318723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67862.318723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12970                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12970                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6263                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    526657500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    526657500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84090.292192                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84090.292192                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       107500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       107500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042553                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.899932                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4523119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            413.221177                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   981.899932                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          606                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9106712                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9106712                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2442738500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2442738500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
