remark: ../base/src/layers/Compute_HLS.cpp:54:19: Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma
remark: ../base/src/layers/Compute_HLS.cpp:38:0: Unrolling loop 'VITIS_LOOP_54_4' (../base/src/layers/Compute_HLS.cpp:54:19) in function 'computePointHLS' completely with a factor of 32
remark: ../base/src/layers/Compute_HLS.cpp:38:0: Unrolling loop 'VITIS_LOOP_59_5' (../base/src/layers/Compute_HLS.cpp:59:20) in function 'computePointHLS' completely with a factor of 31
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Sequential read of length 72000 has been inferred _XLX_SEP_ OldID=for.inc26.load.103, for.inc26.load.112, for.inc26.load.121, for.inc26.load.130, for.inc26.load.139, for.inc26.load.148, for.inc26.load.157, for.inc26.load.166, for.inc26.load.175, for.inc26.load.184, for.inc26.load.193, for.inc26.load.202, for.inc26.load.211, for.inc26.load.220, for.inc26.load.229, for.inc26.load.238, for.inc26.load.247, for.inc26.load.256, for.inc26.load.265, for.inc26.load.274, for.inc26.load.283, for.inc26.load.292, for.inc26.load.301, for.inc26.load.310, for.inc26.load.319, for.inc26.load.328, for.inc26.load.337, for.inc26.load.346, for.inc26.load.355, for.inc26.load.364, for.inc26.load.373, for.inc26.load.382,  _XLX_SEP_ dataInseq dataIn gmem0 VITIS_LOOP_49_2 ../base/src/layers/Compute_HLS.cpp:49:19 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Sequential read of length 72000 has been inferred _XLX_SEP_ OldID=for.inc26.load.169, for.inc26.load.178, for.inc26.load.187, for.inc26.load.196, for.inc26.load.205, for.inc26.load.214, for.inc26.load.223, for.inc26.load.232, for.inc26.load.241, for.inc26.load.250, for.inc26.load.259, for.inc26.load.268, for.inc26.load.277, for.inc26.load.286, for.inc26.load.295, for.inc26.load.304, for.inc26.load.313, for.inc26.load.322, for.inc26.load.331, for.inc26.load.340, for.inc26.load.349, for.inc26.load.358, for.inc26.load.367, for.inc26.load.376, for.inc26.load.385, for.inc26.load.394, for.inc26.load.403, for.inc26.load.412, for.inc26.load.421, for.inc26.load.430, for.inc26.load.439, for.inc26.load.448,  _XLX_SEP_ layerWeightseq layerWeight gmem1 VITIS_LOOP_49_2 ../base/src/layers/Compute_HLS.cpp:49:19 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Sequential write of length 90 has been inferred _XLX_SEP_ OldID=for.inc41.store.128,  _XLX_SEP_ dataOut_finalseq dataOut_final gmem0 VITIS_LOOP_49_2 ../base/src/layers/Compute_HLS.cpp:49:19 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Sequential write of 90 x 32bit words has been widened by 2: 45 x 64bit words _XLX_SEP_ OldID=dataOut_finalseq,  _XLX_SEP_ wseq dataOut_final gmem0 VITIS_LOOP_49_2 ../base/src/layers/Compute_HLS.cpp:49:19 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Sequential read of 72000 x 32bit words has been widened by 16: 4500 x 512bit words _XLX_SEP_ OldID=dataInseq,  _XLX_SEP_ wseq143 dataIn gmem0 VITIS_LOOP_51_3 ../base/src/layers/Compute_HLS.cpp:51:20 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Sequential read of 72000 x 32bit words has been widened by 16: 4500 x 512bit words _XLX_SEP_ OldID=layerWeightseq,  _XLX_SEP_ wseq144 layerWeight gmem1 VITIS_LOOP_51_3 ../base/src/layers/Compute_HLS.cpp:51:20 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 _XLX_SEP_ wseq143 dataIn gmem0 VITIS_LOOP_51_3 ../base/src/layers/Compute_HLS.cpp:51:20 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 _XLX_SEP_ wseq144 layerWeight gmem1 VITIS_LOOP_51_3 ../base/src/layers/Compute_HLS.cpp:51:20 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Inferred burst reverted due to burst accesses data width is different from m_axi port width _XLX_SEP_ wseq  dataOut_final computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Multiple burst reads of length 4500 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem0 VITIS_LOOP_49_2 ../base/src/layers/Compute_HLS.cpp:49:19 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Multiple burst reads of length 4500 and bit width 512 in loop 'VITIS_LOOP_49_2'(../base/src/layers/Compute_HLS.cpp:49:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Multiple burst reads of length 4500 and bit width 512 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1  gmem1 VITIS_LOOP_49_2 ../base/src/layers/Compute_HLS.cpp:49:19 computePointHLS(float*, float*, float*) 
remark: ../base/src/layers/Compute_HLS.cpp:49:19: Multiple burst reads of length 4500 and bit width 512 in loop 'VITIS_LOOP_49_2'(../base/src/layers/Compute_HLS.cpp:49:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
