{
    "pips": {},
    "sites": [],
    "tile_type": "HCLK_FIFO_L",
    "wires": [
        "HCLK_FIFO_CCIO0",
        "HCLK_FIFO_CCIO1",
        "HCLK_FIFO_CCIO2",
        "HCLK_FIFO_CCIO3",
        "HCLK_FIFO_CK_BUFHCLK0",
        "HCLK_FIFO_CK_BUFHCLK1",
        "HCLK_FIFO_CK_BUFHCLK10",
        "HCLK_FIFO_CK_BUFHCLK11",
        "HCLK_FIFO_CK_BUFHCLK2",
        "HCLK_FIFO_CK_BUFHCLK3",
        "HCLK_FIFO_CK_BUFHCLK4",
        "HCLK_FIFO_CK_BUFHCLK5",
        "HCLK_FIFO_CK_BUFHCLK6",
        "HCLK_FIFO_CK_BUFHCLK7",
        "HCLK_FIFO_CK_BUFHCLK8",
        "HCLK_FIFO_CK_BUFHCLK9",
        "HCLK_FIFO_CK_BUFRCLK0",
        "HCLK_FIFO_CK_BUFRCLK1",
        "HCLK_FIFO_CK_BUFRCLK2",
        "HCLK_FIFO_CK_BUFRCLK3",
        "HCLK_FIFO_CK_IN0",
        "HCLK_FIFO_CK_IN1",
        "HCLK_FIFO_CK_IN10",
        "HCLK_FIFO_CK_IN11",
        "HCLK_FIFO_CK_IN12",
        "HCLK_FIFO_CK_IN13",
        "HCLK_FIFO_CK_IN2",
        "HCLK_FIFO_CK_IN3",
        "HCLK_FIFO_CK_IN4",
        "HCLK_FIFO_CK_IN5",
        "HCLK_FIFO_CK_IN6",
        "HCLK_FIFO_CK_IN7",
        "HCLK_FIFO_CK_IN8",
        "HCLK_FIFO_CK_IN9",
        "HCLK_FIFO_PERFCLK0",
        "HCLK_FIFO_PERFCLK1",
        "HCLK_FIFO_PERFCLK2",
        "HCLK_FIFO_PERFCLK3"
    ]
}
