Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 17 04:36:38 2024
| Host         : LAPTOP-7N4AO7HD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Nibbler_timing_summary_opted.rpt -pb Nibbler_timing_summary_opted.pb -rpx Nibbler_timing_summary_opted.rpx
| Design       : Nibbler
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (4)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 12 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (4)
---------------------
 There are 4 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.125   -27043.947                  16391                16552       -1.997   -22127.369                  16388                16552      110.500        0.000                       0                 16473  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
nibbler_clk  {0.000 111.000}      222.000         4.505           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nibbler_clk        -7.125   -27043.947                  16391                16552       -1.997   -22127.369                  16388                16552      110.500        0.000                       0                 16473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        nibbler_clk                 
(none)                      nibbler_clk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nibbler_clk
  To Clock:  nibbler_clk

Setup :        16391  Failing Endpoints,  Worst Slack       -7.125ns,  Total Violation   -27043.947ns
Hold  :        16388  Failing Endpoints,  Worst Slack       -1.997ns,  Total Violation   -22127.369ns
PW    :            0  Failing Endpoints,  Worst Slack      110.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.125ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.000ns  (nibbler_clk rise@222.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        6.180ns  (logic 1.438ns (23.268%)  route 4.742ns (76.731%))
  Logic Levels:           9  (LUT2=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 224.709 - 222.000 ) 
    Source Clock Delay      (SCD):    3.617ns = ( 114.617 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589   228.906    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116   229.022 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437   229.459    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124   229.583 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467   230.050    fetch/flagsOut_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.116   230.166 f  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, unplaced)         0.460   230.626    fetch/aluResult_OBUF[3]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   230.750 f  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449   231.199    fetch/aluResult_OBUF[3]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124   231.323 f  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.467   231.790    fetch/aluResult_OBUF[3]
                         LUT5 (Prop_lut5_I1_O)        0.124   231.914 r  fetch/flagsOut_i_1/O
                         net (fo=2, unplaced)         0.000   231.914    flagsModule/flagsOut_reg_0
                         FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    222.000   222.000 r  
    Y9                                                0.000   222.000 r  clk (IN)
                         net (fo=0)                   0.000   222.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   223.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   224.179    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   224.270 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.439   224.709    flagsModule/clk_IBUF_BUFG
                         FDRE                                         r  flagsModule/flagsOut_reg/C
                         clock pessimism              0.071   224.780    
                         clock uncertainty           -0.035   224.745    
                         FDRE (Setup_fdre_C_D)        0.044   224.789    flagsModule/flagsOut_reg
  -------------------------------------------------------------------
                         required time                        224.789    
                         arrival time                        -231.914    
  -------------------------------------------------------------------
                         slack                                 -7.125    

Slack (VIOLATED) :        -7.125ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.000ns  (nibbler_clk rise@222.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        6.180ns  (logic 1.438ns (23.268%)  route 4.742ns (76.731%))
  Logic Levels:           9  (LUT2=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 224.709 - 222.000 ) 
    Source Clock Delay      (SCD):    3.617ns = ( 114.617 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589   228.906    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116   229.022 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437   229.459    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124   229.583 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467   230.050    fetch/flagsOut_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.116   230.166 f  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, unplaced)         0.460   230.626    fetch/aluResult_OBUF[3]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   230.750 f  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449   231.199    fetch/aluResult_OBUF[3]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124   231.323 f  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.467   231.790    fetch/aluResult_OBUF[3]
                         LUT5 (Prop_lut5_I1_O)        0.124   231.914 r  fetch/flagsOut_i_1/O
                         net (fo=2, unplaced)         0.000   231.914    flagsModule/flagsOut_reg_0
                         FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    222.000   222.000 r  
    Y9                                                0.000   222.000 r  clk (IN)
                         net (fo=0)                   0.000   222.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   223.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   224.179    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   224.270 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.439   224.709    flagsModule/clk_IBUF_BUFG
                         FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C
                         clock pessimism              0.071   224.780    
                         clock uncertainty           -0.035   224.745    
                         FDRE (Setup_fdre_C_D)        0.044   224.789    flagsModule/flagsOut_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                        224.789    
                         arrival time                        -231.914    
  -------------------------------------------------------------------
                         slack                                 -7.125    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 ram/data_reg[1014][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        4.667ns  (logic 2.122ns (45.468%)  route 2.545ns (54.532%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 114.289 - 111.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 116.479 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.117ns
    Computed max time borrow:         111.117ns
    Time borrowed from endpoint:      111.117ns
    Time given to startpoint:         111.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473   113.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124   114.011 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560   114.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.124   114.695 r  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.473   115.168    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.116   115.284 r  programCounter/data_reg[998][3]_i_2/O
                         net (fo=8, unplaced)         0.487   115.771    programCounter/data_reg[998][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124   115.895 r  programCounter/data_reg[1014][3]_i_1/O
                         net (fo=4, unplaced)         0.584   116.479    ram/outputData_reg[3]_i_944_2[0]
                         LDCE                                         r  ram/data_reg[1014][0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.081   227.560    
                                                      0.000   227.560 r  ram/data_reg[1014][0]/D
                         LDCE (DToQ_ldce_D_Q)         0.374   227.934 r  ram/data_reg[1014][0]/Q
                         net (fo=1, unplaced)         1.111   229.045    ram/data_reg_n_0_[1014][0]
                         LUT6 (Prop_lut6_I1_O)        0.124   229.169 r  ram/outputData_reg[0]_i_938/O
                         net (fo=1, unplaced)         0.000   229.169    ram/outputData_reg[0]_i_938_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247   229.416 r  ram/outputData_reg[0]_i_400/O
                         net (fo=1, unplaced)         0.000   229.416    ram/outputData_reg[0]_i_400_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   229.514 r  ram/outputData_reg[0]_i_132/O
                         net (fo=1, unplaced)         0.717   230.231    ram/outputData_reg[0]_i_132_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   230.550 r  ram/outputData_reg[0]_i_59/O
                         net (fo=1, unplaced)         0.000   230.550    ram/outputData_reg[0]_i_59_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.214   230.764 r  ram/outputData_reg[0]_i_25/O
                         net (fo=1, unplaced)         0.000   230.764    ram/outputData_reg[0]_i_25_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.088   230.852 r  ram/outputData_reg[0]_i_8/O
                         net (fo=1, unplaced)         0.717   231.569    ram/outputData_reg[0]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   231.888 r  ram/outputData_reg[0]_i_4/O
                         net (fo=1, unplaced)         0.000   231.888    ram/outputData_reg[0]_i_4_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241   232.129 r  ram/outputData_reg[0]_i_2/O
                         net (fo=1, unplaced)         0.000   232.129    ram/outputData_reg[0]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   232.227 r  ram/outputData_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000   232.227    ram/data[0]
                         LDCE                                         r  ram/outputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478   113.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093   113.850 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439   114.289    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
                         clock pessimism              0.135   114.424    
                         time borrowed              111.117   225.541    
  -------------------------------------------------------------------
                         required time                        225.541    
                         arrival time                        -232.227    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 ram/data_reg[1014][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        4.667ns  (logic 2.122ns (45.468%)  route 2.545ns (54.532%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 114.289 - 111.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 116.479 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.117ns
    Computed max time borrow:         111.117ns
    Time borrowed from endpoint:      111.117ns
    Time given to startpoint:         111.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473   113.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124   114.011 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560   114.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.124   114.695 r  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.473   115.168    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.116   115.284 r  programCounter/data_reg[998][3]_i_2/O
                         net (fo=8, unplaced)         0.487   115.771    programCounter/data_reg[998][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124   115.895 r  programCounter/data_reg[1014][3]_i_1/O
                         net (fo=4, unplaced)         0.584   116.479    ram/outputData_reg[3]_i_944_2[0]
                         LDCE                                         r  ram/data_reg[1014][1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.081   227.560    
                                                      0.000   227.560 r  ram/data_reg[1014][1]/D
                         LDCE (DToQ_ldce_D_Q)         0.374   227.934 r  ram/data_reg[1014][1]/Q
                         net (fo=1, unplaced)         1.111   229.045    ram/data_reg_n_0_[1014][1]
                         LUT6 (Prop_lut6_I1_O)        0.124   229.169 r  ram/outputData_reg[1]_i_942/O
                         net (fo=1, unplaced)         0.000   229.169    ram/outputData_reg[1]_i_942_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247   229.416 r  ram/outputData_reg[1]_i_403/O
                         net (fo=1, unplaced)         0.000   229.416    ram/outputData_reg[1]_i_403_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   229.514 r  ram/outputData_reg[1]_i_134/O
                         net (fo=1, unplaced)         0.717   230.231    ram/outputData_reg[1]_i_134_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   230.550 r  ram/outputData_reg[1]_i_59/O
                         net (fo=1, unplaced)         0.000   230.550    ram/outputData_reg[1]_i_59_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.214   230.764 r  ram/outputData_reg[1]_i_25/O
                         net (fo=1, unplaced)         0.000   230.764    ram/outputData_reg[1]_i_25_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.088   230.852 r  ram/outputData_reg[1]_i_8/O
                         net (fo=1, unplaced)         0.717   231.569    ram/outputData_reg[1]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   231.888 r  ram/outputData_reg[1]_i_4/O
                         net (fo=1, unplaced)         0.000   231.888    ram/outputData_reg[1]_i_4_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241   232.129 r  ram/outputData_reg[1]_i_2/O
                         net (fo=1, unplaced)         0.000   232.129    ram/outputData_reg[1]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   232.227 r  ram/outputData_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000   232.227    ram/data[1]
                         LDCE                                         r  ram/outputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478   113.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093   113.850 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439   114.289    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[1]/G
                         clock pessimism              0.135   114.424    
                         time borrowed              111.117   225.541    
  -------------------------------------------------------------------
                         required time                        225.541    
                         arrival time                        -232.227    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 ram/data_reg[1014][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        4.667ns  (logic 2.122ns (45.468%)  route 2.545ns (54.532%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 114.289 - 111.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 116.479 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.117ns
    Computed max time borrow:         111.117ns
    Time borrowed from endpoint:      111.117ns
    Time given to startpoint:         111.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473   113.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124   114.011 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560   114.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.124   114.695 r  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.473   115.168    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.116   115.284 r  programCounter/data_reg[998][3]_i_2/O
                         net (fo=8, unplaced)         0.487   115.771    programCounter/data_reg[998][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124   115.895 r  programCounter/data_reg[1014][3]_i_1/O
                         net (fo=4, unplaced)         0.584   116.479    ram/outputData_reg[3]_i_944_2[0]
                         LDCE                                         r  ram/data_reg[1014][2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.081   227.560    
                                                      0.000   227.560 r  ram/data_reg[1014][2]/D
                         LDCE (DToQ_ldce_D_Q)         0.374   227.934 r  ram/data_reg[1014][2]/Q
                         net (fo=1, unplaced)         1.111   229.045    ram/data_reg_n_0_[1014][2]
                         LUT6 (Prop_lut6_I1_O)        0.124   229.169 r  ram/outputData_reg[2]_i_940/O
                         net (fo=1, unplaced)         0.000   229.169    ram/outputData_reg[2]_i_940_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247   229.416 r  ram/outputData_reg[2]_i_401/O
                         net (fo=1, unplaced)         0.000   229.416    ram/outputData_reg[2]_i_401_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   229.514 r  ram/outputData_reg[2]_i_132/O
                         net (fo=1, unplaced)         0.717   230.231    ram/outputData_reg[2]_i_132_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   230.550 r  ram/outputData_reg[2]_i_59/O
                         net (fo=1, unplaced)         0.000   230.550    ram/outputData_reg[2]_i_59_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.214   230.764 r  ram/outputData_reg[2]_i_25/O
                         net (fo=1, unplaced)         0.000   230.764    ram/outputData_reg[2]_i_25_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.088   230.852 r  ram/outputData_reg[2]_i_8/O
                         net (fo=1, unplaced)         0.717   231.569    ram/outputData_reg[2]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   231.888 r  ram/outputData_reg[2]_i_4/O
                         net (fo=1, unplaced)         0.000   231.888    ram/outputData_reg[2]_i_4_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241   232.129 r  ram/outputData_reg[2]_i_2/O
                         net (fo=1, unplaced)         0.000   232.129    ram/outputData_reg[2]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   232.227 r  ram/outputData_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000   232.227    ram/data[2]
                         LDCE                                         r  ram/outputData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478   113.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093   113.850 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439   114.289    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[2]/G
                         clock pessimism              0.135   114.424    
                         time borrowed              111.117   225.541    
  -------------------------------------------------------------------
                         required time                        225.541    
                         arrival time                        -232.227    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 ram/data_reg[1014][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        4.667ns  (logic 2.122ns (45.468%)  route 2.545ns (54.532%))
  Logic Levels:           9  (LUT6=3 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 114.289 - 111.000 ) 
    Source Clock Delay      (SCD):    5.479ns = ( 116.479 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.117ns
    Computed max time borrow:         111.117ns
    Time borrowed from endpoint:      111.117ns
    Time given to startpoint:         111.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473   113.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124   114.011 r  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560   114.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.124   114.695 r  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.473   115.168    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.116   115.284 r  programCounter/data_reg[998][3]_i_2/O
                         net (fo=8, unplaced)         0.487   115.771    programCounter/data_reg[998][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124   115.895 r  programCounter/data_reg[1014][3]_i_1/O
                         net (fo=4, unplaced)         0.584   116.479    ram/outputData_reg[3]_i_944_2[0]
                         LDCE                                         r  ram/data_reg[1014][3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.081   227.560    
                                                      0.000   227.560 r  ram/data_reg[1014][3]/D
                         LDCE (DToQ_ldce_D_Q)         0.374   227.934 r  ram/data_reg[1014][3]/Q
                         net (fo=1, unplaced)         1.111   229.045    ram/data_reg_n_0_[1014][3]
                         LUT6 (Prop_lut6_I1_O)        0.124   229.169 r  ram/outputData_reg[3]_i_944/O
                         net (fo=1, unplaced)         0.000   229.169    ram/outputData_reg[3]_i_944_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247   229.416 r  ram/outputData_reg[3]_i_405/O
                         net (fo=1, unplaced)         0.000   229.416    ram/outputData_reg[3]_i_405_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   229.514 r  ram/outputData_reg[3]_i_134/O
                         net (fo=1, unplaced)         0.717   230.231    ram/outputData_reg[3]_i_134_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   230.550 r  ram/outputData_reg[3]_i_60/O
                         net (fo=1, unplaced)         0.000   230.550    ram/outputData_reg[3]_i_60_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.214   230.764 r  ram/outputData_reg[3]_i_26/O
                         net (fo=1, unplaced)         0.000   230.764    ram/outputData_reg[3]_i_26_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.088   230.852 r  ram/outputData_reg[3]_i_9/O
                         net (fo=1, unplaced)         0.717   231.569    ram/outputData_reg[3]_i_9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.319   231.888 r  ram/outputData_reg[3]_i_5/O
                         net (fo=1, unplaced)         0.000   231.888    ram/outputData_reg[3]_i_5_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.241   232.129 r  ram/outputData_reg[3]_i_3/O
                         net (fo=1, unplaced)         0.000   232.129    ram/outputData_reg[3]_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.098   232.227 r  ram/outputData_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000   232.227    ram/data[3]
                         LDCE                                         r  ram/outputData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478   113.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093   113.850 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439   114.289    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[3]/G
                         clock pessimism              0.135   114.424    
                         time borrowed              111.117   225.541    
  -------------------------------------------------------------------
                         required time                        225.541    
                         arrival time                        -232.227    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.447ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.000ns  (nibbler_clk rise@222.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        5.502ns  (logic 1.198ns (21.774%)  route 4.304ns (78.226%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 224.709 - 222.000 ) 
    Source Clock Delay      (SCD):    3.617ns = ( 114.617 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589   228.906    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116   229.022 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.467   229.489    fetch/aluResult_OBUF[0]_inst_i_1_0
                         LUT6 (Prop_lut6_I1_O)        0.124   229.613 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.902   230.515    fetch/aluResult_OBUF[0]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124   230.639 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, unplaced)         0.473   231.112    fetch/aluResult_OBUF[0]
                         LUT4 (Prop_lut4_I2_O)        0.124   231.236 r  fetch/dataOut_i_1/O
                         net (fo=1, unplaced)         0.000   231.236    a/dataOut_reg_3
                         FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                    222.000   222.000 r  
    Y9                                                0.000   222.000 r  clk (IN)
                         net (fo=0)                   0.000   222.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   223.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   224.179    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091   224.270 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.439   224.709    a/clk_IBUF_BUFG
                         FDRE                                         r  a/dataOut_reg/C
                         clock pessimism              0.071   224.780    
                         clock uncertainty           -0.035   224.745    
                         FDRE (Setup_fdre_C_D)        0.044   224.789    a/dataOut_reg
  -------------------------------------------------------------------
                         required time                        224.789    
                         arrival time                        -231.236    
  -------------------------------------------------------------------
                         slack                                 -6.447    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3490][0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        2.583ns  (logic 0.710ns (27.487%)  route 1.873ns (72.512%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 114.268 - 111.000 ) 
    Source Clock Delay      (SCD):    3.617ns = ( 114.617 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         111.081ns
    Time borrowed from endpoint:      111.081ns
    Time given to startpoint:         111.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.000   228.317    ram/D[0]
                         LDCE                                         r  ram/data_reg[3490][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449   113.729    fetch/orNotChipSelect
                         LUT6 (Prop_lut6_I1_O)        0.100   113.829 r  fetch/data_reg[3490][3]_i_1/O
                         net (fo=4, unplaced)         0.439   114.268    ram/outputData_reg[0]_i_1821_0[0]
                         LDCE                                         r  ram/data_reg[3490][0]/G
                         clock pessimism              0.135   114.402    
                         time borrowed              111.081   225.483    
  -------------------------------------------------------------------
                         required time                        225.483    
                         arrival time                        -228.317    
  -------------------------------------------------------------------
                         slack                                 -2.834    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3490][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        2.583ns  (logic 0.710ns (27.487%)  route 1.873ns (72.512%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 114.268 - 111.000 ) 
    Source Clock Delay      (SCD):    3.617ns = ( 114.617 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         111.081ns
    Time borrowed from endpoint:      111.081ns
    Time given to startpoint:         111.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[1]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[1]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.000   228.317    ram/D[1]
                         LDCE                                         r  ram/data_reg[3490][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449   113.729    fetch/orNotChipSelect
                         LUT6 (Prop_lut6_I1_O)        0.100   113.829 r  fetch/data_reg[3490][3]_i_1/O
                         net (fo=4, unplaced)         0.439   114.268    ram/outputData_reg[0]_i_1821_0[0]
                         LDCE                                         r  ram/data_reg[3490][1]/G
                         clock pessimism              0.135   114.402    
                         time borrowed              111.081   225.483    
  -------------------------------------------------------------------
                         required time                        225.483    
                         arrival time                        -228.317    
  -------------------------------------------------------------------
                         slack                                 -2.834    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3490][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk fall@111.000ns - nibbler_clk fall@111.000ns)
  Data Path Delay:        2.583ns  (logic 0.710ns (27.487%)  route 1.873ns (72.512%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns = ( 114.268 - 111.000 ) 
    Source Clock Delay      (SCD):    3.617ns = ( 114.617 - 111.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Time Borrowing:         
    Nominal pulse width:              111.000ns
    Library setup time:               0.081ns
    Computed max time borrow:         111.081ns
    Time borrowed from endpoint:      111.081ns
    Time given to startpoint:         111.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[2]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[2]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000   228.317    ram/D[2]
                         LDCE                                         r  ram/data_reg[3490][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   112.420 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760   113.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100   113.279 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449   113.729    fetch/orNotChipSelect
                         LUT6 (Prop_lut6_I1_O)        0.100   113.829 r  fetch/data_reg[3490][3]_i_1/O
                         net (fo=4, unplaced)         0.439   114.268    ram/outputData_reg[0]_i_1821_0[0]
                         LDCE                                         r  ram/data_reg[3490][2]/G
                         clock pessimism              0.135   114.402    
                         time borrowed              111.081   225.483    
  -------------------------------------------------------------------
                         required time                        225.483    
                         arrival time                        -228.317    
  -------------------------------------------------------------------
                         slack                                 -2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3681][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[1]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.000     3.891    ram/D[1]
                         LDCE                                         f  ram/data_reg[3681][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3681][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1751_2[0]
                         LDCE                                         f  ram/data_reg[3681][1]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3681][1]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3681][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[3]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.000     3.891    ram/D[3]
                         LDCE                                         f  ram/data_reg[3681][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3681][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1751_2[0]
                         LDCE                                         f  ram/data_reg[3681][3]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3681][3]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3682][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[1]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.000     3.891    ram/D[1]
                         LDCE                                         f  ram/data_reg[3682][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3682][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1751_1[0]
                         LDCE                                         f  ram/data_reg[3682][1]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3682][1]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3682][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[3]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.000     3.891    ram/D[3]
                         LDCE                                         f  ram/data_reg[3682][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3682][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1751_1[0]
                         LDCE                                         f  ram/data_reg[3682][3]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3682][3]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3685][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[1]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.000     3.891    ram/D[1]
                         LDCE                                         f  ram/data_reg[3685][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3685][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1752_2[0]
                         LDCE                                         f  ram/data_reg[3685][1]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3685][1]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3685][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[3]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.000     3.891    ram/D[3]
                         LDCE                                         f  ram/data_reg[3685][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3685][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1752_2[0]
                         LDCE                                         f  ram/data_reg[3685][3]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3685][3]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3688][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[1]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.000     3.891    ram/D[1]
                         LDCE                                         f  ram/data_reg[3688][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3688][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1753_1[0]
                         LDCE                                         f  ram/data_reg[3688][1]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3688][1]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3688][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[3]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.000     3.891    ram/D[3]
                         LDCE                                         f  ram/data_reg[3688][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3688][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[3]_i_1753_1[0]
                         LDCE                                         f  ram/data_reg[3688][3]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3688][3]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3691][1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[1]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.000     3.891    ram/D[1]
                         LDCE                                         f  ram/data_reg[3691][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3691][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[0]_i_1743_1[0]
                         LDCE                                         f  ram/data_reg[3691][1]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3691][1]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.997ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ram/data_reg[3691][3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             nibbler_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (nibbler_clk rise@0.000ns - nibbler_clk rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.806ns (46.410%)  route 2.085ns (53.590%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        5.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.093     2.850 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.439     3.289    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.093     3.382 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, unplaced)         0.409     3.791    fetch/dataBus_TRI[3]
                         LUT2 (Prop_lut2_I1_O)        0.100     3.891 f  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.000     3.891    ram/D[3]
                         LDCE                                         f  ram/data_reg[3691][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124     2.414 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.473     2.887    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.124     3.011 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.560     3.571    fetch/p_1_out
                         LUT6 (Prop_lut6_I1_O)        0.124     3.695 f  fetch/data_reg[3687][3]_i_2/O
                         net (fo=27, unplaced)        0.516     4.211    programCounter/data_reg[3591][3]
                         LUT3 (Prop_lut3_I0_O)        0.116     4.327 f  programCounter/data_reg[3688][3]_i_4/O
                         net (fo=8, unplaced)         0.487     4.814    programCounter/data_reg[3688][3]_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     4.938 f  programCounter/data_reg[3691][3]_i_1/O
                         net (fo=4, unplaced)         0.584     5.522    ram/outputData_reg[0]_i_1743_1[0]
                         LDCE                                         f  ram/data_reg[3691][3]/G
                         clock pessimism              0.000     5.522    
                         clock uncertainty            0.035     5.557    
                         LDCE (Hold_ldce_G_D)         0.330     5.887    ram/data_reg[3691][3]
  -------------------------------------------------------------------
                         required time                         -5.887    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                 -1.997    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nibbler_clk
Waveform(ns):       { 0.000 111.000 }
Period(ns):         222.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         222.000     219.845              clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              a/dataOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/instr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/instr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/instr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/instr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/operand_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/operand_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/operand_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         222.000     221.000              fetch/operand_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500              a/dataOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500              a/dataOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500              a/dataOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500              a/dataOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         111.000     110.500              fetch/instr_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 4.493ns (47.782%)  route 4.910ns (52.218%))
  Logic Levels:           10  (IBUF=1 LUT2=5 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589     3.603    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.719 r  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437     4.156    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124     4.280 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467     4.747    fetch/flagsOut_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.116     4.863 r  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     5.323    fetch/aluResult_OBUF[3]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.896    fetch/aluResult_OBUF[3]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.020 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.819    aluResult_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.584     9.404 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.404    aluResult[3]
                                                                      r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.828ns  (logic 4.377ns (49.585%)  route 4.450ns (50.415%))
  Logic Levels:           9  (IBUF=1 LUT2=4 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589     3.603    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.719 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437     4.156    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467     4.747    fetch/flagsOut_reg_0
                         LUT6 (Prop_lut6_I4_O)        0.124     4.871 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.320    fetch/aluResult_OBUF[2]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.444 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     6.243    aluResult_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.584     8.828 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.828    aluResult[2]
                                                                      r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.253ns (48.778%)  route 4.466ns (51.222%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589     3.603    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.719 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.186    fetch/aluResult_OBUF[0]_inst_i_1_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.310 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.902     5.212    fetch/aluResult_OBUF[0]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, unplaced)         0.800     6.135    aluResult_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.584     8.720 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.720    aluResult[0]
                                                                      r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.370ns  (logic 4.162ns (49.723%)  route 4.208ns (50.277%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 f  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.758    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.882 f  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.331    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.455 f  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.915    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.039 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.589     3.628    fetch/ffOut_OBUF[1]
                         LUT5 (Prop_lut5_I4_O)        0.124     3.752 r  fetch/aluResult_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         1.111     4.863    fetch/aluResult_OBUF[1]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.987 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.786    aluResult_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.584     8.370 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.370    aluResult[1]
                                                                      r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 3.932ns (61.052%)  route 2.508ns (38.948%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.800     3.856    ffOut_OBUF[2]
                         OBUFT (Prop_obuft_I_O)       2.584     6.440 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     6.440    ffOut[2]
                                                                      r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 3.914ns (60.943%)  route 2.508ns (39.057%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.758    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.882 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.331    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.455 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.915    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.039 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.800     3.838    ffOut_OBUF[1]
                         OBUFT (Prop_obuft_I_O)       2.584     6.422 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     6.422    ffOut[1]
                                                                      r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.409ns  (logic 3.901ns (60.861%)  route 2.508ns (39.139%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.800     1.744    fetch/pushbuttons_IBUF[3]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.868 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.317    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.441 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.901    fetch/dataBus_OBUF[3]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.025 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.800     3.825    ffOut_OBUF[3]
                         OBUFT (Prop_obuft_I_O)       2.584     6.409 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     6.409    ffOut[3]
                                                                      r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.398ns  (logic 3.889ns (60.792%)  route 2.508ns (39.208%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.800     3.813    ffOut_OBUF[0]
                         OBUFT (Prop_obuft_I_O)       2.584     6.398 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     6.398    ffOut[0]
                                                                      r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.808ns (65.022%)  route 2.048ns (34.978%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.272    dataBus_OBUF[2]
                         OBUFT (Prop_obuft_I_O)       2.584     5.856 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     5.856    dataBus[2]
                                                                      r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.838ns  (logic 3.790ns (64.915%)  route 2.048ns (35.085%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     1.758    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.882 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.331    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.455 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     3.254    dataBus_OBUF[1]
                         OBUFT (Prop_obuft_I_O)       2.584     5.838 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     5.838    dataBus[1]
                                                                      r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.354ns (61.055%)  route 0.863ns (38.945%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.499    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.544 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.734    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.779 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.116    dataBus_OBUF[0]
                         OBUFT (Prop_obuft_I_O)       1.101     2.217 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.217    dataBus[0]
                                                                      r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.365ns (61.252%)  route 0.863ns (38.748%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.511    fetch/pushbuttons_IBUF[3]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.556 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.745    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.127    dataBus_OBUF[3]
                         OBUFT (Prop_obuft_I_O)       1.101     2.228 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.228    dataBus[3]
                                                                      r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.378ns (61.481%)  route 0.863ns (38.519%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.524    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.758    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.140    dataBus_OBUF[1]
                         OBUFT (Prop_obuft_I_O)       1.101     2.242 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.242    dataBus[1]
                                                                      r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.396ns (61.784%)  route 0.863ns (38.216%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.542    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.587 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.776    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     1.158    dataBus_OBUF[2]
                         OBUFT (Prop_obuft_I_O)       1.101     2.259 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.259    dataBus[2]
                                                                      r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.399ns (56.949%)  route 1.057ns (43.051%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.499    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.544 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.734    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.779 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.194     0.972    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.045     1.017 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.337     1.355    ffOut_OBUF[0]
                         OBUFT (Prop_obuft_I_O)       1.101     2.456 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.456    ffOut[0]
                                                                      r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[3]
                            (input port)
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.410ns (57.145%)  route 1.057ns (42.855%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  pushbuttons[3] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  pushbuttons_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.511    fetch/pushbuttons_IBUF[3]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.556 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.745    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.790 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.194     0.984    fetch/dataBus_OBUF[3]
                         LUT2 (Prop_lut2_I0_O)        0.045     1.029 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.337     1.366    ffOut_OBUF[3]
                         OBUFT (Prop_obuft_I_O)       1.101     2.467 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.467    ffOut[3]
                                                                      r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.423ns (57.374%)  route 1.057ns (42.626%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.524    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.758    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.194     0.997    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.045     1.042 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.337     1.379    ffOut_OBUF[1]
                         OBUFT (Prop_obuft_I_O)       1.101     2.481 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.481    ffOut[1]
                                                                      r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.441ns (57.677%)  route 1.057ns (42.323%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.337     0.542    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.587 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.776    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.821 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.194     1.015    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.045     1.060 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.337     1.397    ffOut_OBUF[2]
                         OBUFT (Prop_obuft_I_O)       1.101     2.498 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.498    ffOut[2]
                                                                      r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.468ns (52.931%)  route 1.306ns (47.069%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.524    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.758    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.194     0.997    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.045     1.042 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.248     1.290    fetch/ffOut_OBUF[1]
                         LUT6 (Prop_lut6_I1_O)        0.045     1.335 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.672    aluResult_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.101     2.774 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.774    aluResult[1]
                                                                      r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pushbuttons[1]
                            (input port)
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.513ns (50.517%)  route 1.482ns (49.483%))
  Logic Levels:           7  (IBUF=1 LUT2=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  pushbuttons[1] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  pushbuttons_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.337     0.524    fetch/pushbuttons_IBUF[1]
                         LUT6 (Prop_lut6_I2_O)        0.045     0.569 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.189     0.758    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.803 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.194     0.997    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.045     1.042 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.236     1.278    fetch/ffOut_OBUF[1]
                         LUT6 (Prop_lut6_I1_O)        0.045     1.323 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.189     1.512    fetch/aluResult_OBUF[2]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.045     1.557 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.337     1.894    aluResult_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.101     2.995 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.995    aluResult[2]
                                                                      r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  nibbler_clk
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 3.898ns (43.444%)  route 5.075ns (56.556%))
  Logic Levels:           9  (LUT2=5 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 f  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 f  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 f  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 f  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 f  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589   228.906    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116   229.022 r  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437   229.459    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124   229.583 f  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467   230.050    fetch/flagsOut_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.116   230.166 r  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, unplaced)         0.460   230.626    fetch/aluResult_OBUF[3]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124   230.750 r  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449   231.199    fetch/aluResult_OBUF[3]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124   231.323 r  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.800   232.123    aluResult_OBUF[3]
                         OBUF (Prop_obuf_I_O)         2.584   234.707 r  aluResult_OBUF[3]_inst/O
                         net (fo=0)                   0.000   234.707    aluResult[3]
                                                                      r  aluResult[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 3.782ns (45.043%)  route 4.615ns (54.957%))
  Logic Levels:           8  (LUT2=4 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589   228.906    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116   229.022 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437   229.459    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124   229.583 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467   230.050    fetch/flagsOut_reg_0
                         LUT6 (Prop_lut6_I4_O)        0.124   230.174 r  fetch/aluResult_OBUF[2]_inst_i_4/O
                         net (fo=1, unplaced)         0.449   230.623    fetch/aluResult_OBUF[2]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124   230.747 r  fetch/aluResult_OBUF[2]_inst_i_1/O
                         net (fo=3, unplaced)         0.800   231.547    aluResult_OBUF[2]
                         OBUF (Prop_obuf_I_O)         2.584   234.131 r  aluResult_OBUF[2]_inst/O
                         net (fo=0)                   0.000   234.131    aluResult[2]
                                                                      r  aluResult[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 3.658ns (44.133%)  route 4.631ns (55.866%))
  Logic Levels:           7  (LUT2=3 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589   228.906    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116   229.022 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.467   229.489    fetch/aluResult_OBUF[0]_inst_i_1_0
                         LUT6 (Prop_lut6_I1_O)        0.124   229.613 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.902   230.515    fetch/aluResult_OBUF[0]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124   230.639 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, unplaced)         0.800   231.439    aluResult_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.584   234.023 r  aluResult_OBUF[0]_inst/O
                         net (fo=0)                   0.000   234.023    aluResult[0]
                                                                      r  aluResult[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aluResult[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 3.542ns (44.753%)  route 4.373ns (55.246%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 f  ram/outputData_reg[1]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 f  ram/outputData_reg[1]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 f  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 f  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 f  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.589   228.906    fetch/ffOut_OBUF[1]
                         LUT5 (Prop_lut5_I4_O)        0.124   229.030 r  fetch/aluResult_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         1.111   230.141    fetch/aluResult_OBUF[1]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124   230.265 r  fetch/aluResult_OBUF[1]_inst_i_1/O
                         net (fo=3, unplaced)         0.800   231.065    aluResult_OBUF[1]
                         OBUF (Prop_obuf_I_O)         2.584   233.649 r  aluResult_OBUF[1]_inst/O
                         net (fo=0)                   0.000   233.649    aluResult[1]
                                                                      r  aluResult[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.294ns (55.207%)  route 2.673ns (44.792%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.800   229.117    ffOut_OBUF[0]
                         OBUFT (Prop_obuft_I_O)       2.584   231.701 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   231.701    ffOut[0]
                                                                      r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.294ns (55.207%)  route 2.673ns (44.792%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[1]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[1]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[1]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[1]_inst_i_1/O
                         net (fo=4104, unplaced)      0.800   229.117    ffOut_OBUF[1]
                         OBUFT (Prop_obuft_I_O)       2.584   231.701 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   231.701    ffOut[1]
                                                                      r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.294ns (55.207%)  route 2.673ns (44.792%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[2]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[2]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.800   229.117    ffOut_OBUF[2]
                         OBUFT (Prop_obuft_I_O)       2.584   231.701 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   231.701    ffOut[2]
                                                                      r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[3]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.294ns (55.207%)  route 2.673ns (44.792%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[3]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[3]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[3]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[3]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[3]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[3]_inst_i_1/O
                         net (fo=2, unplaced)         0.460   228.193    fetch/dataBus_OBUF[3]
                         LUT2 (Prop_lut2_I0_O)        0.124   228.317 r  fetch/ffOut_OBUFT[3]_inst_i_1/O
                         net (fo=4101, unplaced)      0.800   229.117    ffOut_OBUF[3]
                         OBUFT (Prop_obuft_I_O)       2.584   231.701 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000   231.701    ffOut[3]
                                                                      r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[0]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.383ns  (logic 3.170ns (58.894%)  route 2.213ns (41.106%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[0]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[0]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800   228.533    dataBus_OBUF[0]
                         OBUFT (Prop_obuft_I_O)       2.584   231.117 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   231.117    dataBus[0]
                                                                      r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/outputData_reg[1]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.383ns  (logic 3.170ns (58.894%)  route 2.213ns (41.106%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk fall edge)
                                                    111.000   111.000 f  
    Y9                                                0.000   111.000 f  clk (IN)
                         net (fo=0)                   0.000   111.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   112.490 f  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.800   113.290    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.124   113.414 f  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.503   113.917    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.116   114.033 r  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.584   114.617    ram/dataBus_OBUFT[0]_inst_i_3[0]
                         LDCE                                         r  ram/outputData_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint   111.117   225.734    
                                                      0.000   225.734 r  ram/outputData_reg[1]/D
                         LDCE (DToQ_ldce_D_Q)         0.338   226.072 r  ram/outputData_reg[1]/Q
                         net (fo=1, unplaced)         0.964   227.036    fetch/dataBus_OBUFT[3]_inst_i_1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.124   227.160 r  fetch/dataBus_OBUFT[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449   227.609    fetch/dataBus_OBUFT[1]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124   227.733 r  fetch/dataBus_OBUFT[1]_inst_i_1/O
                         net (fo=2, unplaced)         0.800   228.533    dataBus_OBUF[1]
                         OBUFT (Prop_obuft_I_O)       2.584   231.117 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   231.117    dataBus[1]
                                                                      r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.220ns (54.952%)  route 1.000ns (45.048%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.212     0.852    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.048     0.900 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.114     1.014    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.045     1.059 r  fetch/dataBus_OBUFT[0]_inst_i_5/O
                         net (fo=2, unplaced)         0.337     1.396    dataBus_TRI[0]
                         OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.220 r  dataBus_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.220    dataBus[0]
                                                                      r  dataBus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.220ns (54.952%)  route 1.000ns (45.048%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.212     0.852    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.048     0.900 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.114     1.014    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.045     1.059 r  fetch/dataBus_OBUFT[2]_inst_i_5/O
                         net (fo=2, unplaced)         0.337     1.396    dataBus_TRI[2]
                         OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.220 r  dataBus_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.220    dataBus[2]
                                                                      r  dataBus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.223ns (55.013%)  route 1.000ns (44.987%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.212     0.852    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.048     0.900 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.114     1.014    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.048     1.062 r  fetch/dataBus_OBUFT[1]_inst_i_5/O
                         net (fo=2, unplaced)         0.337     1.399    dataBus_TRI[1]
                         OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.223 r  dataBus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.223    dataBus[1]
                                                                      r  dataBus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            dataBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.223ns (55.013%)  route 1.000ns (44.987%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.212     0.852    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I1_O)        0.048     0.900 f  fetch/outputData_reg[3]_i_2/O
                         net (fo=12, unplaced)        0.114     1.014    fetch/instr_reg[3]_0
                         LUT4 (Prop_lut4_I0_O)        0.048     1.062 r  fetch/dataBus_OBUFT[3]_inst_i_5/O
                         net (fo=2, unplaced)         0.337     1.399    dataBus_TRI[3]
                         OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.223 r  dataBus_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.223    dataBus[3]
                                                                      r  dataBus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.511ns  (logic 1.017ns (67.315%)  route 0.494ns (32.685%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.114     0.735    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.882 f  fetch/instr_reg[1]/Q
                         net (fo=21, unplaced)        0.157     1.039    fetch/instr_reg[3]_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.137 f  fetch/ffOut_OBUFT[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.337     1.474    ffOut_TRI[0]
                         OBUFT (TriStatE_obuft_T_O)
                                                      0.772     2.246 r  ffOut_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.246    ffOut[0]
                                                                      r  ffOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.511ns  (logic 1.017ns (67.315%)  route 0.494ns (32.685%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.114     0.735    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.882 f  fetch/instr_reg[1]/Q
                         net (fo=21, unplaced)        0.157     1.039    fetch/instr_reg[3]_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.137 f  fetch/ffOut_OBUFT[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.337     1.474    ffOut_TRI[0]
                         OBUFT (TriStatE_obuft_T_O)
                                                      0.772     2.246 r  ffOut_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.246    ffOut[1]
                                                                      r  ffOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.511ns  (logic 1.017ns (67.315%)  route 0.494ns (32.685%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.114     0.735    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.882 f  fetch/instr_reg[1]/Q
                         net (fo=21, unplaced)        0.157     1.039    fetch/instr_reg[3]_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.137 f  fetch/ffOut_OBUFT[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.337     1.474    ffOut_TRI[0]
                         OBUFT (TriStatE_obuft_T_O)
                                                      0.772     2.246 r  ffOut_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     2.246    ffOut[2]
                                                                      r  ffOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/instr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            ffOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.511ns  (logic 1.017ns (67.315%)  route 0.494ns (32.685%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.114     0.735    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.882 f  fetch/instr_reg[1]/Q
                         net (fo=21, unplaced)        0.157     1.039    fetch/instr_reg[3]_1[1]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.137 f  fetch/ffOut_OBUFT[3]_inst_i_3/O
                         net (fo=4, unplaced)         0.337     1.474    ffOut_TRI[0]
                         OBUFT (TriStatE_obuft_T_O)
                                                      0.772     2.246 r  ffOut_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     2.246    ffOut[3]
                                                                      r  ffOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/dataOut_reg/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            aPort[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.302ns (79.440%)  route 0.337ns (20.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.114     0.735    a/clk_IBUF_BUFG
                         FDRE                                         r  a/dataOut_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.882 r  a/dataOut_reg/Q
                         net (fo=13, unplaced)        0.337     1.219    aPort_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.155     2.375 r  aPort_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.375    aPort[0]
                                                                      r  aPort[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fetch/operand_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Destination:            addressCon[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.640ns  (logic 1.302ns (79.440%)  route 0.337ns (20.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.595    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.621 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.114     0.735    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/operand_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.882 r  fetch/operand_reg[2]_lopt_replica/Q
                         net (fo=1, unplaced)         0.337     1.219    lopt
                         OBUF (Prop_obuf_I_O)         1.155     2.375 r  addressCon_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.375    addressCon[10]
                                                                      r  addressCon[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  nibbler_clk

Max Delay         16468 Endpoints
Min Delay         16468 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 2.033ns (30.754%)  route 4.578ns (69.246%))
  Logic Levels:           10  (IBUF=1 LUT2=5 LUT5=1 LUT6=3)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589     3.603    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.719 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437     4.156    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467     4.747    fetch/flagsOut_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.116     4.863 f  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     5.323    fetch/aluResult_OBUF[3]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.896    fetch/aluResult_OBUF[3]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.020 f  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.467     6.487    fetch/aluResult_OBUF[3]
                         LUT5 (Prop_lut5_I1_O)        0.124     6.611 r  fetch/flagsOut_i_1/O
                         net (fo=2, unplaced)         0.000     6.611    flagsModule/flagsOut_reg_0
                         FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.270 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.439     2.709    flagsModule/clk_IBUF_BUFG
                         FDRE                                         r  flagsModule/flagsOut_reg/C

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 2.033ns (30.754%)  route 4.578ns (69.246%))
  Logic Levels:           10  (IBUF=1 LUT2=5 LUT5=1 LUT6=3)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589     3.603    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.719 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.437     4.156    a/dataOut_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  a/aluResult_OBUF[2]_inst_i_6/O
                         net (fo=3, unplaced)         0.467     4.747    fetch/flagsOut_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.116     4.863 f  fetch/aluResult_OBUF[3]_inst_i_6/O
                         net (fo=2, unplaced)         0.460     5.323    fetch/aluResult_OBUF[3]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 f  fetch/aluResult_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     5.896    fetch/aluResult_OBUF[3]_inst_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.020 f  fetch/aluResult_OBUF[3]_inst_i_1/O
                         net (fo=3, unplaced)         0.467     6.487    fetch/aluResult_OBUF[3]
                         LUT5 (Prop_lut5_I1_O)        0.124     6.611 r  fetch/flagsOut_i_1/O
                         net (fo=2, unplaced)         0.000     6.611    flagsModule/flagsOut_reg_0
                         FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.270 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.439     2.709    flagsModule/clk_IBUF_BUFG
                         FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C

Slack:                    inf
  Source:                 pushbuttons[0]
                            (input port)
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.793ns (30.223%)  route 4.140ns (69.777%))
  Logic Levels:           8  (IBUF=1 LUT2=3 LUT4=1 LUT6=3)
  Clock Path Skew:        2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  pushbuttons[0] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  pushbuttons_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.800     1.733    fetch/pushbuttons_IBUF[0]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.857 r  fetch/dataBus_OBUFT[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.306    fetch/dataBus_OBUFT[0]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.430 r  fetch/dataBus_OBUFT[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.890    fetch/dataBus_OBUF[0]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.014 r  fetch/ffOut_OBUFT[0]_inst_i_1/O
                         net (fo=4108, unplaced)      0.589     3.603    a/ffOut_OBUF[0]
                         LUT2 (Prop_lut2_I1_O)        0.116     3.719 f  a/aluResult_OBUF[2]_inst_i_9/O
                         net (fo=3, unplaced)         0.467     4.186    fetch/aluResult_OBUF[0]_inst_i_1_0
                         LUT6 (Prop_lut6_I1_O)        0.124     4.310 r  fetch/aluResult_OBUF[0]_inst_i_6/O
                         net (fo=1, unplaced)         0.902     5.212    fetch/aluResult_OBUF[0]_inst_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.336 r  fetch/aluResult_OBUF[0]_inst_i_1/O
                         net (fo=4, unplaced)         0.473     5.809    fetch/aluResult_OBUF[0]
                         LUT4 (Prop_lut4_I2_O)        0.124     5.933 r  fetch/dataOut_i_1/O
                         net (fo=1, unplaced)         0.000     5.933    a/dataOut_reg_3
                         FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.270 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.439     2.709    a/clk_IBUF_BUFG
                         FDRE                                         r  a/dataOut_reg/C

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[0][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.478     2.757    fetch/orNotChipSelect
                         LUT6 (Prop_lut6_I2_O)        0.100     2.857 f  fetch/data_reg[2][3]_i_6/O
                         net (fo=8, unplaced)         0.463     3.320    programCounter/data_reg[86][3]_i_1_0
                         LUT5 (Prop_lut5_I1_O)        0.100     3.420 f  programCounter/data_reg[16][3]_i_3/O
                         net (fo=15, unplaced)        0.477     3.897    programCounter/data_reg[16][3]_i_3_n_0
                         LUT5 (Prop_lut5_I4_O)        0.100     3.997 f  programCounter/data_reg[0][3]_i_1/O
                         net (fo=4, unplaced)         0.439     4.436    ram/outputData_reg[0]_i_1093_1[0]
                         LDCE                                         f  ram/data_reg[0][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[1000][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[1000][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449     2.729    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.100     2.829 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.532     3.361    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.100     3.461 f  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.449     3.910    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.100     4.010 f  programCounter/data_reg[992][3]_i_2/O
                         net (fo=8, unplaced)         0.463     4.473    programCounter/data_reg[992][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.100     4.573 f  programCounter/data_reg[1000][3]_i_1/O
                         net (fo=4, unplaced)         0.439     5.012    ram/outputData_reg[3]_i_949_0[0]
                         LDCE                                         f  ram/data_reg[1000][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[1001][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[1001][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449     2.729    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.100     2.829 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.532     3.361    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.100     3.461 f  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.449     3.910    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.100     4.010 f  programCounter/data_reg[992][3]_i_2/O
                         net (fo=8, unplaced)         0.463     4.473    programCounter/data_reg[992][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.093     4.566 f  programCounter/data_reg[1001][3]_i_1/O
                         net (fo=4, unplaced)         0.439     5.005    ram/outputData_reg[3]_i_949_1[0]
                         LDCE                                         f  ram/data_reg[1001][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[1002][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[1002][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449     2.729    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.100     2.829 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.532     3.361    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.100     3.461 f  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.449     3.910    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.093     4.003 f  programCounter/data_reg[994][3]_i_2/O
                         net (fo=8, unplaced)         0.463     4.466    programCounter/data_reg[994][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.100     4.566 f  programCounter/data_reg[1002][3]_i_1/O
                         net (fo=4, unplaced)         0.439     5.005    ram/outputData_reg[3]_i_949_2[0]
                         LDCE                                         f  ram/data_reg[1002][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[1003][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        4.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[1003][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449     2.729    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.100     2.829 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.532     3.361    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.100     3.461 f  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.449     3.910    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.093     4.003 f  programCounter/data_reg[994][3]_i_2/O
                         net (fo=8, unplaced)         0.463     4.466    programCounter/data_reg[994][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.093     4.559 f  programCounter/data_reg[1003][3]_i_1/O
                         net (fo=4, unplaced)         0.439     4.998    ram/outputData_reg[3]_i_949_3[0]
                         LDCE                                         f  ram/data_reg[1003][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[1004][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[1004][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449     2.729    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.100     2.829 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.532     3.361    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.100     3.461 f  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.449     3.910    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.100     4.010 f  programCounter/data_reg[996][3]_i_2/O
                         net (fo=8, unplaced)         0.463     4.473    programCounter/data_reg[996][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.100     4.573 f  programCounter/data_reg[1004][3]_i_1/O
                         net (fo=4, unplaced)         0.439     5.012    ram/outputData_reg[3]_i_950_0[0]
                         LDCE                                         f  ram/data_reg[1004][2]/G

Slack:                    inf
  Source:                 pushbuttons[2]
                            (input port)
  Destination:            ram/data_reg[1005][2]/D
                            (positive level-sensitive latch clocked by nibbler_clk'  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.056ns  (logic 1.348ns (44.095%)  route 1.709ns (55.905%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  pushbuttons[2] (IN)
                         net (fo=0)                   0.000     0.000    pushbuttons[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  pushbuttons_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     1.775    fetch/pushbuttons_IBUF[2]
                         LUT6 (Prop_lut6_I2_O)        0.124     1.899 r  fetch/dataBus_OBUFT[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.348    fetch/dataBus_OBUFT[2]_inst_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     2.472 r  fetch/dataBus_OBUFT[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.460     2.932    fetch/dataBus_OBUF[2]
                         LUT2 (Prop_lut2_I0_O)        0.124     3.056 r  fetch/ffOut_OBUFT[2]_inst_i_1/O
                         net (fo=4103, unplaced)      0.000     3.056    ram/D[2]
                         LDCE                                         r  ram/data_reg[1005][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.760     2.179    fetch/clk_IBUF
                         LUT6 (Prop_lut6_I2_O)        0.100     2.279 r  fetch/data_reg[3532][3]_i_3/O
                         net (fo=16, unplaced)        0.449     2.729    fetch/orNotChipSelect
                         LUT2 (Prop_lut2_I0_O)        0.100     2.829 f  fetch/data_reg[3877][3]_i_3/O
                         net (fo=156, unplaced)       0.532     3.361    fetch/p_1_out
                         LUT6 (Prop_lut6_I4_O)        0.100     3.461 f  fetch/data_reg[992][3]_i_4/O
                         net (fo=4, unplaced)         0.449     3.910    programCounter/data_reg[998][3]_i_1_0
                         LUT3 (Prop_lut3_I0_O)        0.100     4.010 f  programCounter/data_reg[996][3]_i_2/O
                         net (fo=8, unplaced)         0.463     4.473    programCounter/data_reg[996][3]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.093     4.566 f  programCounter/data_reg[1005][3]_i_1/O
                         net (fo=4, unplaced)         0.439     5.005    ram/outputData_reg[3]_i_950_1[0]
                         LDCE                                         f  ram/data_reg[1005][2]/G





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            a/dataOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.228ns (40.398%)  route 0.337ns (59.602%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT4 (Prop_lut4_I3_O)        0.045     0.566 r  fetch/dataOut_i_1/O
                         net (fo=1, unplaced)         0.000     0.566    a/dataOut_reg_3
                         FDRE                                         r  a/dataOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    a/clk_IBUF_BUFG
                         FDRE                                         r  a/dataOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.228ns (40.398%)  route 0.337ns (59.602%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT5 (Prop_lut5_I4_O)        0.045     0.566 r  fetch/flagsOut_i_1/O
                         net (fo=2, unplaced)         0.000     0.566    flagsModule/flagsOut_reg_0
                         FDRE                                         r  flagsModule/flagsOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    flagsModule/clk_IBUF_BUFG
                         FDRE                                         r  flagsModule/flagsOut_reg/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            flagsModule/flagsOut_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.228ns (40.398%)  route 0.337ns (59.602%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT5 (Prop_lut5_I4_O)        0.045     0.566 r  fetch/flagsOut_i_1/O
                         net (fo=2, unplaced)         0.000     0.566    flagsModule/flagsOut_reg_0
                         FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    flagsModule/clk_IBUF_BUFG
                         FDRE                                         r  flagsModule/flagsOut_reg_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/instr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/instr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[0]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/instr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/instr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[1]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/instr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/instr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[2]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/instr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/instr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/instr_reg[3]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/operand_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/operand_reg[0]/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/operand_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/operand_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 notReset
                            (input port)
  Destination:            fetch/operand_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by nibbler_clk  {rise@0.000ns fall@111.000ns period=222.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.228ns (24.508%)  route 0.704ns (75.492%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.089ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  notReset (IN)
                         net (fo=0)                   0.000     0.000    notReset
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 f  notReset_IBUF_inst/O
                         net (fo=3, unplaced)         0.337     0.521    fetch/notReset_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.045     0.566 r  fetch/phaseOut_i_2/O
                         net (fo=81, unplaced)        0.367     0.932    fetch/p_0_in
                         FDRE                                         r  fetch/operand_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock nibbler_clk rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.801    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, unplaced)        0.259     1.089    fetch/clk_IBUF_BUFG
                         FDRE                                         r  fetch/operand_reg[0]_lopt_replica_2/C





