{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599317604469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599317604474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 05 17:53:24 2020 " "Processing started: Sat Sep 05 17:53:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599317604474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317604474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317604474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599317604951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heartdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heartdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartDraw " "Found entity 1: heartDraw" {  } { { "RTL/Text/heartDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/heartDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heartbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heartbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heartBMP " "Found entity 1: heartBMP" {  } { { "RTL/Text/heartBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/heartBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/heart_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/heart_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 heart_mux " "Found entity 1: heart_mux" {  } { { "RTL/Text/heart_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/heart_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/bardraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/bardraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barDraw " "Found entity 1: barDraw" {  } { { "RTL/Text/barDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/barDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/bar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/bar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bar_mux " "Found entity 1: bar_mux" {  } { { "RTL/Text/bar_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/bar_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/collision_player_shit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/collision_player_shit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_shit " "Found entity 1: collision_player_shit" {  } { { "RTL/Shit/collision_player_shit.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/collision_player_shit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initial_y INITIAL_Y shitLogic.sv(12) " "Verilog HDL Declaration information at shitLogic.sv(12): object \"initial_y\" differs only in case from object \"INITIAL_Y\" in the same scope" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitLogic.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599317614472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shitlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shitlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shitLogic " "Found entity 1: shitLogic" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shitdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shitdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shitDraw " "Found entity 1: shitDraw" {  } { { "RTL/Shit/shitDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shitbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shitbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shitBMP " "Found entity 1: shitBMP" {  } { { "RTL/Shit/shitBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shitBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shit_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shit_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIT_TOP " "Found entity 1: SHIT_TOP" {  } { { "RTL/Shit/SHIT_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shit_mux " "Found entity 1: shit_mux" {  } { { "RTL/Shit/shit_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shit/shit_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickuplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickuplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupLogic " "Found entity 1: pickupLogic" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupDraw " "Found entity 1: pickupDraw" {  } { { "RTL/Pickup/pickupDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/pickupDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupBMP " "Found entity 1: pickupBMP" {  } { { "RTL/Pickup/pickupBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/pickupBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickup_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickup_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PICKUP_TOP " "Found entity 1: PICKUP_TOP" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_pickup.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_pickup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_pickup " "Found entity 1: collision_player_pickup" {  } { { "RTL/VGA/collision_player_pickup.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_player_pickup.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_bar_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_bar_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_BAR_TOP " "Found entity 1: TOP_BAR_TOP" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ground_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ground_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GROUND_TOP " "Found entity 1: GROUND_TOP" {  } { { "RTL/GROUND_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/GROUND_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_TOP " "Found entity 1: PLAYER_TOP" {  } { { "RTL/PLAYER_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/PLAYER_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TREE_TOP " "Found entity 1: TREE_TOP" {  } { { "RTL/TREE_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/TREE_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHOT_TOP " "Found entity 1: SHOT_TOP" {  } { { "RTL/SHOT_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/SHOT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIRD_TOP " "Found entity 1: BIRD_TOP" {  } { { "RTL/BIRD_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/BIRD_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundLogic " "Found entity 1: dynamic_groundLogic" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_grounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_grounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundDraw " "Found entity 1: dynamic_groundDraw" {  } { { "RTL/VGA/dynamic_groundDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/dynamic_groundDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundBMP " "Found entity 1: dynamic_groundBMP" {  } { { "RTL/VGA/dynamic_groundBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/dynamic_groundBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdBMP " "Found entity 1: birdBMP" {  } { { "RTL/Bird/birdBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeBMP " "Found entity 1: treeBMP" {  } { { "RTL/Tree/treeBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/digits_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/digits_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digits_mux " "Found entity 1: digits_mux" {  } { { "RTL/VGA/digits_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/digits_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/timer_4_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/timer_4_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_4_digits_counter " "Found entity 1: timer_4_digits_counter" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/Text/NumbersBitMap.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "RTL/Text/decimal_down_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/levelfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/levelfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelFSM " "Found entity 1: levelFSM" {  } { { "RTL/levelFsm.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/levelFsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GAME_TOP " "Found entity 1: GAME_TOP" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/GAME_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_tree " "Found entity 1: collision_player_tree" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_bird_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_bird_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_bird_shot " "Found entity 1: collision_bird_shot" {  } { { "RTL/VGA/collision_bird_shot.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/collision_bird_shot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/trees_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/trees_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trees_mux " "Found entity 1: trees_mux" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/trees_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/birds_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/birds_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birds_mux " "Found entity 1: birds_mux" {  } { { "RTL/VGA/birds_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/birds_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/shots_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/shots_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shots_mux " "Found entity 1: shots_mux" {  } { { "RTL/VGA/shots_mux.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/shots_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeLogic " "Found entity 1: treeLogic" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treedraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treedraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeDraw " "Found entity 1: treeDraw" {  } { { "RTL/Tree/treeDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Tree/treeDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotLogic " "Found entity 1: shotLogic" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotDraw " "Found entity 1: shotDraw" {  } { { "RTL/Shot/shotDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614539 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "birdLogic.sv(3) " "Verilog HDL syntax warning at birdLogic.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1599317614540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdLogic " "Found entity 1: birdLogic" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdDraw " "Found entity 1: birdDraw" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Bird/birdDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLogic " "Found entity 1: playerLogic" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Player/playerLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerDraw " "Found entity 1: playerDraw" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Player/playerDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/objects_mux_all.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614552 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599317614554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614719 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 random.sv(43) " "Verilog HDL Expression warning at random.sv(43): truncated literal to match 26 bits" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599317614720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_architecture_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_architecture_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_architecture_TOP " "Found entity 1: game_architecture_TOP" {  } { { "RTL/game_architecture_TOP.bdf" "" { Schematic "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/game_architecture_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotBMP " "Found entity 1: shotBMP" {  } { { "RTL/Shot/shotBMP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Shot/shotBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599317614733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317614733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_ones timer_4_digits_counter.sv(39) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(39): created implicit net for \"tc_ones\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599317614733 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_tens timer_4_digits_counter.sv(54) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(54): created implicit net for \"tc_tens\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599317614733 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(91) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(91): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 91 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1599317614742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_controller " "Elaborating entity \"game_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599317614831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_controller.sv(209) " "Verilog HDL assignment warning at game_controller.sv(209): truncated value with size 32 to match size of target (2)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599317614846 "|game_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelFSM levelFSM:level_fsm " "Elaborating entity \"levelFSM\" for hierarchy \"levelFSM:level_fsm\"" {  } { { "RTL/VGA/game_controller.sv" "level_fsm" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599317614922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bird_life\[3\] GND " "Pin \"bird_life\[3\]\" is stuck at GND" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599317615652 "|game_controller|bird_life[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time_to_add\[0\]\[1\] GND " "Pin \"time_to_add\[0\]\[1\]\" is stuck at GND" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599317615652 "|game_controller|time_to_add[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time_to_add\[0\]\[2\] GND " "Pin \"time_to_add\[0\]\[2\]\" is stuck at GND" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599317615652 "|game_controller|time_to_add[0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time_to_add\[1\]\[1\] GND " "Pin \"time_to_add\[1\]\[1\]\" is stuck at GND" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599317615652 "|game_controller|time_to_add[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "time_to_add\[1\]\[2\] GND " "Pin \"time_to_add\[1\]\[2\]\" is stuck at GND" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599317615652 "|game_controller|time_to_add[1][2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599317615652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599317615745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317616086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599317616267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599317616267 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[0\] " "No output dependent on input pin \"playerCoordinates\[0\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[1\] " "No output dependent on input pin \"playerCoordinates\[1\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[2\] " "No output dependent on input pin \"playerCoordinates\[2\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[3\] " "No output dependent on input pin \"playerCoordinates\[3\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[4\] " "No output dependent on input pin \"playerCoordinates\[4\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[5\] " "No output dependent on input pin \"playerCoordinates\[5\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[6\] " "No output dependent on input pin \"playerCoordinates\[6\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[7\] " "No output dependent on input pin \"playerCoordinates\[7\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[8\] " "No output dependent on input pin \"playerCoordinates\[8\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[9\] " "No output dependent on input pin \"playerCoordinates\[9\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "playerCoordinates\[10\] " "No output dependent on input pin \"playerCoordinates\[10\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|playerCoordinates[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random\[0\] " "No output dependent on input pin \"random\[0\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|random[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random\[1\] " "No output dependent on input pin \"random\[1\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|random[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random\[2\] " "No output dependent on input pin \"random\[2\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|random[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random\[3\] " "No output dependent on input pin \"random\[3\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|random[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random\[6\] " "No output dependent on input pin \"random\[6\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|random[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "random\[7\] " "No output dependent on input pin \"random\[7\]\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|random[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "collision " "No output dependent on input pin \"collision\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/game_controller.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599317616381 "|game_controller|collision"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599317616381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "530 " "Implemented 530 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599317616384 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599317616384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599317616384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599317616384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599317616432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 05 17:53:36 2020 " "Processing ended: Sat Sep 05 17:53:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599317616432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599317616432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599317616432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599317616432 ""}
