

================================================================
== Vivado HLS Report for 'ex3'
================================================================
* Date:           Fri May 12 18:13:13 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Exercise3_apint
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.811 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %b_V)" [ex3apint.cpp:7]   --->   Operation 11 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_V_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %a_V)" [ex3apint.cpp:7]   --->   Operation 12 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [10/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 13 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 14 [9/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 14 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.72>
ST_3 : Operation 15 [8/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 15 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 16 [7/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 16 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.72>
ST_5 : Operation 17 [6/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 17 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.72>
ST_6 : Operation 18 [5/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 18 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.72>
ST_7 : Operation 19 [4/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 19 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.72>
ST_8 : Operation 20 [3/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 20 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.72>
ST_9 : Operation 21 [2/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 21 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.81>
ST_10 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %a_V), !map !36"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6 %b_V), !map !42"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %c_V), !map !46"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ex3_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 26 [1/10] (1.72ns)   --->   "%x_V = sdiv i6 %a_V_read, %b_V_read" [ex3apint.cpp:10]   --->   Operation 26 'sdiv' 'x_V' <Predicate = true> <Delay = 1.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 9> <II = 6> <Delay = 1.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 27 [1/1] (2.39ns) (grouped into DSP with root node add_ln68)   --->   "%y_V = mul i6 %x_V, %a_V_read" [ex3apint.cpp:11]   --->   Operation 27 'mul' 'y_V' <Predicate = true> <Delay = 2.39> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.09> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 28 [1/1] (1.18ns)   --->   "%z_V = sub i6 %b_V_read, %a_V_read" [ex3apint.cpp:12]   --->   Operation 28 'sub' 'z_V' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 29 [1/1] (2.70ns) (root node of the DSP)   --->   "%add_ln68 = add i6 %y_V, %z_V" [ex3apint.cpp:13]   --->   Operation 29 'add' 'add_ln68' <Predicate = true> <Delay = 2.70> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.09> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i6P(i6* %c_V, i6 %add_ln68)" [ex3apint.cpp:13]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [ex3apint.cpp:14]   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read          (read         ) [ 00111111111]
a_V_read          (read         ) [ 00111111111]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000]
x_V               (sdiv         ) [ 00000000000]
y_V               (mul          ) [ 00000000000]
z_V               (sub          ) [ 00000000000]
add_ln68          (add          ) [ 00000000000]
write_ln13        (write        ) [ 00000000000]
ret_ln14          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ex3_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="b_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="6" slack="0"/>
<pin id="18" dir="0" index="1" bw="6" slack="0"/>
<pin id="19" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="a_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="6" slack="0"/>
<pin id="24" dir="0" index="1" bw="6" slack="0"/>
<pin id="25" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="write_ln13_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="6" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln13/10 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="6" slack="0"/>
<pin id="37" dir="0" index="1" bw="6" slack="0"/>
<pin id="38" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="x_V/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="z_V_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="6" slack="9"/>
<pin id="43" dir="0" index="1" bw="6" slack="9"/>
<pin id="44" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="z_V/10 "/>
</bind>
</comp>

<comp id="45" class="1007" name="grp_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="6" slack="0"/>
<pin id="47" dir="0" index="1" bw="6" slack="9"/>
<pin id="48" dir="0" index="2" bw="6" slack="0"/>
<pin id="49" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="y_V/10 add_ln68/10 "/>
</bind>
</comp>

<comp id="53" class="1005" name="b_V_read_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="1"/>
<pin id="55" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_V_read "/>
</bind>
</comp>

<comp id="59" class="1005" name="a_V_read_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="6" slack="1"/>
<pin id="61" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="22" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="16" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="50"><net_src comp="35" pin="2"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="41" pin="2"/><net_sink comp="45" pin=2"/></net>

<net id="52"><net_src comp="45" pin="3"/><net_sink comp="28" pin=2"/></net>

<net id="56"><net_src comp="16" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="57"><net_src comp="53" pin="1"/><net_sink comp="35" pin=1"/></net>

<net id="58"><net_src comp="53" pin="1"/><net_sink comp="41" pin=0"/></net>

<net id="62"><net_src comp="22" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="64"><net_src comp="59" pin="1"/><net_sink comp="45" pin=1"/></net>

<net id="65"><net_src comp="59" pin="1"/><net_sink comp="41" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_V | {10 }
 - Input state : 
	Port: ex3 : a_V | {1 }
	Port: ex3 : b_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		y_V : 1
		add_ln68 : 2
		write_ln13 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   sdiv   |        grp_fu_35       |    0    |    82   |    34   |
|----------|------------------------|---------|---------|---------|
|    sub   |        z_V_fu_41       |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|  muladd  |        grp_fu_45       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   b_V_read_read_fu_16  |    0    |    0    |    0    |
|          |   a_V_read_read_fu_22  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln13_write_fu_28 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    82   |    49   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|a_V_read_reg_59|    6   |
|b_V_read_reg_53|    6   |
+---------------+--------+
|     Total     |   12   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_35 |  p0  |   2  |   6  |   12   ||    9    |
| grp_fu_35 |  p1  |   2  |   6  |   12   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   24   ||  1.744  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   82   |   49   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   12   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   94   |   67   |
+-----------+--------+--------+--------+--------+
