// Seed: 2743472883
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output tri1 id_11
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output logic id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    output logic id_6,
    input wor id_7,
    input supply0 id_8
    , id_14,
    output wand id_9,
    input wor id_10,
    input tri1 id_11,
    input tri1 id_12
);
  final begin : LABEL_0
    id_6 <= 1;
    id_6 <= 1;
    begin : LABEL_1
      if ("") @(posedge 1'b0) #(id_3) id_2 <= -1 != 1 && 1;
      else @(posedge id_10) return -1;
    end
  end
  localparam id_15 = ~|1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_11,
      id_1,
      id_4,
      id_7,
      id_5,
      id_1,
      id_12,
      id_1,
      id_4
  );
endmodule
