$date
	Mon Sep 17 17:45:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$scope module mux $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # i0nA0nA1 $end
$var wire 1 $ i1A0nA1 $end
$var wire 1 % i2nA0A1 $end
$var wire 1 & i3A0A1 $end
$var wire 1 ' in0 $end
$var wire 1 ( in1 $end
$var wire 1 ) in2 $end
$var wire 1 * in3 $end
$var wire 1 + nA0 $end
$var wire 1 , nA1 $end
$var wire 1 - out $end
$upscope $end
$upscope $end
$enddefinitions $end
#100000
$dumpvars
0-
1,
1+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1100000
1'
#1150000
1#
#1200000
1-
#2100000
1*
1)
1(
0'
#2150000
0#
#2200000
0-
#3100000
0*
0)
1!
#3150000
0+
1$
#3200000
1-
#4100000
1*
1)
0(
1'
#4150000
0$
#4200000
0-
#5100000
0*
0'
1"
0!
#5150000
0,
1+
#5200000
1%
#5250000
1-
#6100000
1*
0)
1(
1'
#6150000
0%
#6200000
0-
#7100000
0(
0'
1!
#7150000
0+
1&
#7200000
1-
#8100000
0*
1)
1(
1'
#8150000
0&
#8200000
0-
#9100000
