$date
	Tue Apr 06 16:41:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bench $end
$var wire 1 ! Sum $end
$var wire 1 " S $end
$var wire 1 # Cout $end
$var wire 1 $ C2 $end
$var wire 1 % C1 $end
$var reg 1 & Cin $end
$var reg 1 ' inA $end
$var reg 1 ( inB $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#10
0#
0!
0$
0"
0%
0&
0(
0'
#20
1!
1&
#30
1"
0&
1(
#40
1#
0!
1$
1&
#50
0#
1!
0$
0&
0(
1'
#60
1#
0!
1$
1&
#70
0$
0"
1%
0&
1(
#80
1!
1&
#90
