<stg><name>xFSobel3x3_Pipeline_Col_Loop</name>


<trans_list>

<trans id="157" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="col_V_7"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %src_buf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %src_buf_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_V_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %src_buf_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_V_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %src_buf_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %src_buf_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_V_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %src_buf_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="src_buf_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_V_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady_mat_data5, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx_mat_data2, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gaussian_mat_data1, void @empty_1, i32 0, i32 0, void @empty_32, i32 0, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %cmp_i_i554_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i554_i

]]></Node>
<StgValue><ssdm name="cmp_i_i554_i_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %spec_select65_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %spec_select65

]]></Node>
<StgValue><ssdm name="spec_select65_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:15 %row_ind_V_11_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind_V_11_cast

]]></Node>
<StgValue><ssdm name="row_ind_V_11_cast_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:16 %spec_select61_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %spec_select61

]]></Node>
<StgValue><ssdm name="spec_select61_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %row_ind_V_10_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind_V_10_cast

]]></Node>
<StgValue><ssdm name="row_ind_V_10_cast_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %spec_select57_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %spec_select57

]]></Node>
<StgValue><ssdm name="spec_select57_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %row_ind_V_9_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %row_ind_V_9_cast

]]></Node>
<StgValue><ssdm name="row_ind_V_9_cast_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:20 %sub_i460_i_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sub_i460_i_cast

]]></Node>
<StgValue><ssdm name="sub_i460_i_cast_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:21 %row_ind_V_11_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %row_ind_V_11

]]></Node>
<StgValue><ssdm name="row_ind_V_11_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:22 %row_ind_V_10_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %row_ind_V_10

]]></Node>
<StgValue><ssdm name="row_ind_V_10_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:23 %row_ind_V_9_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %row_ind_V_9

]]></Node>
<StgValue><ssdm name="row_ind_V_9_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width

]]></Node>
<StgValue><ssdm name="img_width_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i8 0, i8 %src_buf_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i8 0, i8 %src_buf_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i8 0, i8 %src_buf_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i8 0, i8 %src_buf_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i8 0, i8 %src_buf_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i8 0, i8 %src_buf_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i13 0, i13 %col_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:32 %br_ln0 = br void %for.body19.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body19.i:0 %col_V = load i13 %col_V_7

]]></Node>
<StgValue><ssdm name="col_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="13">
<![CDATA[
for.body19.i:4 %zext_ln1027 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body19.i:5 %icmp_ln1027 = icmp_ugt  i16 %zext_ln1027, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body19.i:6 %col_V_8 = add i13 %col_V, i13 1

]]></Node>
<StgValue><ssdm name="col_V_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body19.i:7 %br_ln201 = br i1 %icmp_ln1027, void %for.body19.i.split, void %V22.i.i155193.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body19.i.split:0 %specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_32

]]></Node>
<StgValue><ssdm name="specpipeline_ln204"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body19.i.split:1 %speclooptripcount_ln203 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1921, i64 1921, i64 1921

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln203"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body19.i.split:2 %specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln433"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body19.i.split:3 %icmp_ln1027_1 = icmp_ult  i16 %zext_ln1027, i16 %img_width_read

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body19.i.split:4 %and_ln207 = and i1 %cmp_i_i554_i_read, i1 %icmp_ln1027_1

]]></Node>
<StgValue><ssdm name="and_ln207"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body19.i.split:5 %br_ln207 = br i1 %and_ln207, void %for.body342.i_ifconv, void %if.then24.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i439.exit:0 %br_ln208 = br void %for.body342.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:9 %store_ln201 = store i13 %col_V_8, i13 %col_V_7

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then24.i:0 %gaussian_mat_data1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %gaussian_mat_data1

]]></Node>
<StgValue><ssdm name="gaussian_mat_data1_read"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
if.then24.i:1 %zext_ln541 = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then24.i:2 %buf_V_addr = getelementptr i8 %buf_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="buf_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then24.i:3 %buf_V_3_addr = getelementptr i8 %buf_V_3, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then24.i:4 %buf_V_4_addr = getelementptr i8 %buf_V_4, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then24.i:5 %switch_ln208 = switch i2 %row_ind_V_11_cast_read, void %arrayidx3210.i439.case.2, i2 0, void %arrayidx3210.i439.case.0, i2 1, void %arrayidx3210.i439.case.1

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
<literal name="row_ind_V_11_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3210.i439.case.1:0 %store_ln208 = store i8 %gaussian_mat_data1_read, i11 %buf_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
<literal name="row_ind_V_11_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i439.case.1:1 %br_ln208 = br void %arrayidx3210.i439.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
<literal name="row_ind_V_11_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3210.i439.case.0:0 %store_ln208 = store i8 %gaussian_mat_data1_read, i11 %buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
<literal name="row_ind_V_11_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i439.case.0:1 %br_ln208 = br void %arrayidx3210.i439.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
<literal name="row_ind_V_11_cast_read" val="!0"/>
<literal name="row_ind_V_11_cast_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
arrayidx3210.i439.case.2:0 %store_ln208 = store i8 %gaussian_mat_data1_read, i11 %buf_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="and_ln207" val="1"/>
<literal name="row_ind_V_11_cast_read" val="!0"/>
<literal name="row_ind_V_11_cast_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3210.i439.case.2:1 %br_ln208 = br void %arrayidx3210.i439.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
for.body342.i_ifconv:3 %conv_i377_i = zext i13 %col_V

]]></Node>
<StgValue><ssdm name="conv_i377_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.i_ifconv:4 %buf_V_4_addr_1 = getelementptr i8 %buf_V_4, i64 0, i64 %conv_i377_i

]]></Node>
<StgValue><ssdm name="buf_V_4_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.i_ifconv:5 %buf_V_addr_3 = getelementptr i8 %buf_V, i64 0, i64 %conv_i377_i

]]></Node>
<StgValue><ssdm name="buf_V_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body342.i_ifconv:6 %buf_V_3_addr_1 = getelementptr i8 %buf_V_3, i64 0, i64 %conv_i377_i

]]></Node>
<StgValue><ssdm name="buf_V_3_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:7 %buf_V_4_load = load i11 %buf_V_4_addr_1

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:8 %buf_V_load = load i11 %buf_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:9 %buf_V_3_load = load i11 %buf_V_3_addr_1

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body342.i_ifconv:52 %icmp_ln1031 = icmp_eq  i13 %col_V, i13 0

]]></Node>
<StgValue><ssdm name="icmp_ln1031"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body19.i:1 %src_buf_V_17 = load i8 %src_buf_V_1

]]></Node>
<StgValue><ssdm name="src_buf_V_17"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body19.i:2 %src_buf_V_16 = load i8 %src_buf_V_4

]]></Node>
<StgValue><ssdm name="src_buf_V_16"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body19.i:3 %src_buf_V_15 = load i8 %src_buf_V_2

]]></Node>
<StgValue><ssdm name="src_buf_V_15"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:7 %buf_V_4_load = load i11 %buf_V_4_addr_1

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:8 %buf_V_load = load i11 %buf_V_addr_3

]]></Node>
<StgValue><ssdm name="buf_V_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:9 %buf_V_3_load = load i11 %buf_V_3_addr_1

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="2">
<![CDATA[
for.body342.i_ifconv:10 %tmp_5 = mux i13 @_ssdm_op_Mux.ap_auto.3i13.i2, i13 %row_ind_V_9_read, i13 %row_ind_V_10_read, i13 %row_ind_V_11_read, i2 %sub_i460_i_cast_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="13">
<![CDATA[
for.body342.i_ifconv:11 %trunc_ln345 = trunc i13 %tmp_5

]]></Node>
<StgValue><ssdm name="trunc_ln345"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body342.i_ifconv:12 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_3_load, i8 %buf_V_4_load, i2 %trunc_ln345

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
<literal name="spec_select57_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body342.i_ifconv:13 %tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_3_load, i8 %buf_V_4_load, i2 %row_ind_V_9_cast_read

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body342.i_ifconv:14 %src_buf_V_6 = select i1 %spec_select57_read, i8 %tmp_6, i8 %tmp_7

]]></Node>
<StgValue><ssdm name="src_buf_V_6"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
<literal name="spec_select61_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body342.i_ifconv:15 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_3_load, i8 %buf_V_4_load, i2 %row_ind_V_10_cast_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body342.i_ifconv:16 %src_buf_V_7 = select i1 %spec_select61_read, i8 %tmp_6, i8 %tmp_s

]]></Node>
<StgValue><ssdm name="src_buf_V_7"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
<literal name="spec_select65_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
for.body342.i_ifconv:17 %tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_V_load, i8 %buf_V_3_load, i8 %buf_V_4_load, i2 %row_ind_V_11_cast_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1027_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body342.i_ifconv:18 %src_buf_V_8 = select i1 %spec_select65_read, i8 %tmp_6, i8 %tmp_4

]]></Node>
<StgValue><ssdm name="src_buf_V_8"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body342.i_ifconv:19 %src_buf_V_18 = select i1 %icmp_ln1027_1, i8 %src_buf_V_8, i8 %src_buf_V_15

]]></Node>
<StgValue><ssdm name="src_buf_V_18"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body342.i_ifconv:20 %src_buf_V_19 = select i1 %icmp_ln1027_1, i8 %src_buf_V_7, i8 %src_buf_V_16

]]></Node>
<StgValue><ssdm name="src_buf_V_19"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body342.i_ifconv:21 %src_buf_V_20 = select i1 %icmp_ln1027_1, i8 %src_buf_V_6, i8 %src_buf_V_17

]]></Node>
<StgValue><ssdm name="src_buf_V_20"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body342.i_ifconv:53 %br_ln369 = br i1 %icmp_ln1031, void %if.else453.i.2.1, void %if.end463.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
if.else453.i.2.1:2 %br_ln0 = br void %if.end463.i.2.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:3 %store_ln201 = store i8 %src_buf_V_18, i8 %src_buf_V_2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:4 %store_ln201 = store i8 %src_buf_V_19, i8 %src_buf_V_4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:5 %store_ln201 = store i8 %src_buf_V_20, i8 %src_buf_V_1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
V22.i.i155193.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:0 %src_buf_V_load = load i8 %src_buf_V

]]></Node>
<StgValue><ssdm name="src_buf_V_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:1 %src_buf_V_3_load = load i8 %src_buf_V_3

]]></Node>
<StgValue><ssdm name="src_buf_V_3_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body342.i_ifconv:2 %src_buf_V_5_load = load i8 %src_buf_V_5

]]></Node>
<StgValue><ssdm name="src_buf_V_5_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.body342.i_ifconv:22 %r_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_3_load, i1 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:23 %zext_ln1669 = zext i9 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.body342.i_ifconv:24 %r_V_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_19, i1 0

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:25 %zext_ln1669_1 = zext i9 %r_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1669_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
for.body342.i_ifconv:26 %zext_ln1495 = zext i8 %src_buf_V_20

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="8">
<![CDATA[
for.body342.i_ifconv:27 %zext_ln1495_1 = zext i8 %src_buf_V_18

]]></Node>
<StgValue><ssdm name="zext_ln1495_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body342.i_ifconv:28 %ret_V = add i9 %zext_ln1495, i9 %zext_ln1495_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8">
<![CDATA[
for.body342.i_ifconv:29 %zext_ln1495_2 = zext i8 %src_buf_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1495_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="8">
<![CDATA[
for.body342.i_ifconv:30 %zext_ln1495_3 = zext i8 %src_buf_V_5_load

]]></Node>
<StgValue><ssdm name="zext_ln1495_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body342.i_ifconv:31 %ret_V_1 = add i9 %zext_ln1495_2, i9 %zext_ln1495_3

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:32 %zext_ln100 = zext i9 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:33 %zext_ln105 = zext i9 %ret_V_1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body342.i_ifconv:34 %g_x_V_3 = sub i10 %zext_ln1669_1, i10 %zext_ln1669

]]></Node>
<StgValue><ssdm name="g_x_V_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="10">
<![CDATA[
for.body342.i_ifconv:35 %sext_ln106 = sext i10 %g_x_V_3

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.i_ifconv:36 %g_x_V_4 = add i11 %sext_ln106, i11 %zext_ln100

]]></Node>
<StgValue><ssdm name="g_x_V_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.i_ifconv:37 %g_x_V = sub i11 %g_x_V_4, i11 %zext_ln105

]]></Node>
<StgValue><ssdm name="g_x_V"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="11">
<![CDATA[
for.body342.i_ifconv:38 %sext_ln100 = sext i11 %g_x_V

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.body342.i_ifconv:39 %r_V_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_17, i1 0

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:40 %zext_ln1669_2 = zext i9 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1669_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.body342.i_ifconv:41 %r_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %src_buf_V_15, i1 0

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:42 %zext_ln1669_3 = zext i9 %r_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1669_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body342.i_ifconv:43 %ret_V_2 = add i9 %zext_ln1495_3, i9 %zext_ln1495_1

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body342.i_ifconv:44 %ret_V_3 = add i9 %zext_ln1495_2, i9 %zext_ln1495

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:45 %zext_ln121 = zext i9 %ret_V_2

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="9">
<![CDATA[
for.body342.i_ifconv:46 %zext_ln128 = zext i9 %ret_V_3

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body342.i_ifconv:47 %g_y_V_3 = add i10 %zext_ln121, i10 %zext_ln1669_3

]]></Node>
<StgValue><ssdm name="g_y_V_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="10">
<![CDATA[
for.body342.i_ifconv:48 %zext_ln129 = zext i10 %g_y_V_3

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.i_ifconv:49 %g_y_V_4 = sub i11 %zext_ln129, i11 %zext_ln1669_2

]]></Node>
<StgValue><ssdm name="g_y_V_4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body342.i_ifconv:50 %g_y_V = sub i11 %g_y_V_4, i11 %zext_ln128

]]></Node>
<StgValue><ssdm name="g_y_V"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="11">
<![CDATA[
for.body342.i_ifconv:51 %sext_ln121 = sext i11 %g_y_V

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else453.i.2.1:0 %write_ln554 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %gradx_mat_data2, i16 %sext_ln100

]]></Node>
<StgValue><ssdm name="write_ln554"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="icmp_ln1031" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.else453.i.2.1:1 %write_ln554 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %grady_mat_data5, i16 %sext_ln121

]]></Node>
<StgValue><ssdm name="write_ln554"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:0 %src_buf_V_14 = phi i8 %src_buf_V_15, void %if.else453.i.2.1, i8 %src_buf_V_18, void %for.body342.i_ifconv

]]></Node>
<StgValue><ssdm name="src_buf_V_14"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:1 %src_buf_V_13 = phi i8 %src_buf_V_16, void %if.else453.i.2.1, i8 %src_buf_V_19, void %for.body342.i_ifconv

]]></Node>
<StgValue><ssdm name="src_buf_V_13"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:2 %src_buf_V_12 = phi i8 %src_buf_V_17, void %if.else453.i.2.1, i8 %src_buf_V_20, void %for.body342.i_ifconv

]]></Node>
<StgValue><ssdm name="src_buf_V_12"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:6 %store_ln201 = store i8 %src_buf_V_14, i8 %src_buf_V_5

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:7 %store_ln201 = store i8 %src_buf_V_13, i8 %src_buf_V_3

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end463.i.2.1:8 %store_ln201 = store i8 %src_buf_V_12, i8 %src_buf_V

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
if.end463.i.2.1:10 %br_ln201 = br void %for.body19.i

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
