/*
 * Copyright (c) 2010-2012 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * EXYNOS3470 - CPU frequency scaling support
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/err.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/slab.h>
#include <linux/cpufreq.h>

#include <mach/asv-exynos.h>
#include <mach/regs-clock.h>
#include <mach/cpufreq.h>
#include <mach/sec_debug.h>
#include <linux/sysfs.h>
#include <linux/sysfs_helpers.h>

#define	CPUFREQ_LEVEL_END	(L14 + 1)
#define CPU_UV_MV_MAX 1500000
#define CPU_UV_MV_MIN 600000

int arm_lock;
static int max_support_idx;
static int min_support_idx;

static struct clk *cpu_clk;
static struct clk *moutcore;
static struct clk *mout_mpll;
static struct clk *mout_apll;
static struct clk *fout_apll;

static unsigned int exynos3470_volt_table[CPUFREQ_LEVEL_END];
static unsigned int exynos3470_default_volt_table[CPUFREQ_LEVEL_END];
static unsigned int exynos3470_cpu_asv_abb[CPUFREQ_LEVEL_END];

static struct cpufreq_frequency_table *exynos3470_freq_table;
static unsigned int (*clkdiv_cpu0_3470)[6];
static unsigned int (*clkdiv_cpu1_3470)[2];
static unsigned int *exynos3470_apll_pms_table;

static struct cpufreq_frequency_table exynos3470_freq_table_rev[] = {
	{L0, 1400 * 1000},
	{L1, 1300 * 1000},
	{L2, 1200 * 1000},
	{L3, 1100 * 1000},
	{L4, 1000 * 1000},
	{L5,  900 * 1000},
	{L6,  800 * 1000},
	{L7,  700 * 1000},
	{L8,  600 * 1000},
	{L9,  500 * 1000},
	{L10, 400 * 1000},
	{L11, 300 * 1000},
	{L12, 200 * 1000},
	{0, CPUFREQ_TABLE_END},
};

static struct cpufreq_frequency_table exynos3470_freq_table_rev2[] = {
    {L0, 1600 * 1000},
    {L1, 1500 * 1000},
	{L2, 1400 * 1000},
	{L3, 1300 * 1000},
	{L4, 1200 * 1000},
	{L5, 1100 * 1000},
	{L6, 1000 * 1000},
	{L7,  900 * 1000},
	{L8,  800 * 1000},
	{L9,  700 * 1000},
	{L10, 600 * 1000},
	{L11, 500 * 1000},
	{L12, 400 * 1000},
	{L13, 300 * 1000},
	{L14, 200 * 1000},
	{0, CPUFREQ_TABLE_END},
};

static struct cpufreq_clkdiv exynos3470_clkdiv_table[CPUFREQ_LEVEL_END];

static unsigned int clkdiv_cpu0_3470_rev[CPUFREQ_LEVEL_END][6] = {
	/*
	 * Clock divider value for following
	 * { DIVCORE, DIVCOREM,
	 *		DIVATB, DIVPCLK_DBG, DIVAPLL, DIVCORE2 }
	 */
	/* ARM L0: 1400Mhz */
	{ 0, 3, 5, 7, 7, 0 },

	/* ARM L1: 1300Mhz */
	{ 0, 3, 5, 7, 7, 0 },

	/* ARM L2: 1200Mhz */
	{ 0, 3, 5, 7, 7, 0 },

	/* ARM L3: 1100Mhz */
	{ 0, 2, 4, 7, 7, 0 },

	/* ARM L4: 1000Mhz */
	{ 0, 2, 4, 7, 7, 0 },

	/* ARM L5: 900MHz */
	{ 0, 1, 4, 7, 7, 0 },

	/* ARM L6: 800MHz */
	{ 0, 1, 3, 7, 2, 0 },

	/* ARM L7: 700MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L8: 600MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L9: 500MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L10: 400MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L11: 300MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L12: 200MHz */
	{ 0, 1, 3, 7, 1, 0 },
};

static unsigned int clkdiv_cpu0_3470_rev2[CPUFREQ_LEVEL_END][6] = {
	/*
	 * Clock divider value for following
	 * { DIVCORE, DIVCOREM,
	 *		DIVATB, DIVPCLK_DBG, DIVAPLL, DIVCORE2 }
	 */

	/* ARM L0: 1600Mhz */
     { 0, 3, 6, 7, 7, 0 },

	/* ARM L0: 1500Mhz */
	{ 0, 3, 6, 7, 7, 0 },

	/* ARM L1: 1400Mhz */
	{ 0, 3, 5, 7, 7, 0 },

	/* ARM L2: 1300Mhz */
	{ 0, 3, 5, 7, 7, 0 },

	/* ARM L3: 1200Mhz */
	{ 0, 3, 5, 7, 7, 0 },

	/* ARM L4: 1100Mhz */
	{ 0, 2, 4, 7, 7, 0 },

	/* ARM L5: 1000Mhz */
	{ 0, 2, 4, 7, 7, 0 },

	/* ARM L6: 900MHz */
	{ 0, 1, 4, 7, 7, 0 },

	/* ARM L7: 800MHz */
	{ 0, 1, 3, 7, 2, 0 },

	/* ARM L8: 700MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L9: 600MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L10: 500MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L11: 400MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L12: 300MHz */
	{ 0, 1, 3, 7, 1, 0 },

	/* ARM L13: 200MHz */
	{ 0, 1, 3, 7, 1, 0 },
};

static unsigned int clkdiv_cpu1_3470_rev[CPUFREQ_LEVEL_END][2] = {
	/*
	 *Clock divider value for following
	 * { DIVCOPY, DIVHPM }
	 */
	/* ARM L0: 1400MHz */
	{ 5, 0 },

	/* ARM L1: 1300MHz */
	{ 5, 0 },

	/* ARM L2: 1200MHz */
	{ 4, 0 },

	/* ARM L3: 1100MHz */
	{ 4, 0 },

	/* ARM L4: 1000MHz */
	{ 4, 0 },

	/* ARM L5: 900MHz */
	{ 3, 0 },

	/* ARM L6: 800MHz */
	{ 3, 0 },

	/* ARM L7: 700MHz */
	{ 2, 0 },

	/* ARM L8: 600MHz */
	{ 2, 0 },

	/* ARM L9: 500MHz */
	{ 2, 0 },

	/* ARM L10: 400MHz */
	{ 2, 0 },

	/* ARM L11: 300MHz */
	{ 2, 0 },

	/* ARM L12: 200MHz */
	{ 2, 0 },
};

static unsigned int clkdiv_cpu1_3470_rev2[CPUFREQ_LEVEL_END][2] = {
	/*
	 *Clock divider value for following
	 * { DIVCOPY, DIVHPM }
	 */

	/* ARM L0: 1600MHz */
	{ 6, 0 },

	/* ARM L0: 1500MHz */
	{ 6, 0 },

	/* ARM L1: 1400MHz */
	{ 5, 0 },

	/* ARM L2: 1300MHz */
	{ 5, 0 },

	/* ARM L3: 1200MHz */
	{ 4, 0 },

	/* ARM L4: 1100MHz */
	{ 4, 0 },

	/* ARM L5: 1000MHz */
	{ 4, 0 },

	/* ARM L6: 900MHz */
	{ 3, 0 },

	/* ARM L7: 800MHz */
	{ 3, 0 },

	/* ARM L8: 700MHz */
	{ 2, 0 },

	/* ARM L9: 600MHz */
	{ 2, 0 },

	/* ARM L10: 500MHz */
	{ 2, 0 },

	/* ARM L11: 400MHz */
	{ 2, 0 },

	/* ARM L12: 300MHz */
	{ 2, 0 },

	/* ARM L13: 200MHz */
	{ 2, 0 },
};

static unsigned int exynos3470_apll_pms_table_rev[CPUFREQ_LEVEL_END] = {
	/* APLL FOUT L0: 1400MHz */
	((175<<16)|(3<<8)|(0x0)),

	/* APLL FOUT L1: 1300MHz */
	((325<<16)|(6<<8)|(0x0)),

	/* APLL FOUT L2: 1200MHz */
	((200<<16)|(2<<8)|(0x1)),

	/* APLL FOUT L3: 1100MHz */
	((275<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L4: 1000MHz */
	((250<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L5: 900MHz */
	((150<<16)|(2<<8)|(0x1)),

	/* APLL FOUT L6: 800MHz */
	((200<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L7: 700MHz */
	((175<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L8: 600MHz */
	((200<<16)|(2<<8)|(0x2)),

	/* APLL FOUT L9: 500MHz */
	((250<<16)|(3<<8)|(0x2)),

	/* APLL FOUT L10 400MHz */
	((200<<16)|(3<<8)|(0x2)),

	/* APLL FOUT L11: 300MHz */
	((400<<16)|(4<<8)|(0x3)),

	/* APLL FOUT L12: 200MHz */
	((200<<16)|(3<<8)|(0x3)),

};

static unsigned int exynos3470_apll_pms_table_rev2[CPUFREQ_LEVEL_END] = {
	/* APLL FOUT L0: 1600MHz */
    ((200<<16)|(3<<8)|(0x0)),

	/* APLL FOUT L0: 1500MHz */
	((250<<16)|(4<<8)|(0x0)),

	/* APLL FOUT L1: 1400MHz */
	((175<<16)|(3<<8)|(0x0)),

	/* APLL FOUT L1: 1300MHz */
	((325<<16)|(6<<8)|(0x0)),

	/* APLL FOUT L2: 1200MHz */
	((200<<16)|(2<<8)|(0x1)),

	/* APLL FOUT L3: 1100MHz */
	((275<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L4: 1000MHz */
	((250<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L5: 900MHz */
	((150<<16)|(2<<8)|(0x1)),

	/* APLL FOUT L6: 800MHz */
	((200<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L7: 700MHz */
	((175<<16)|(3<<8)|(0x1)),

	/* APLL FOUT L8: 600MHz */
	((200<<16)|(2<<8)|(0x2)),

	/* APLL FOUT L9: 500MHz */
	((250<<16)|(3<<8)|(0x2)),

	/* APLL FOUT L10 400MHz */
	((200<<16)|(3<<8)|(0x2)),

	/* APLL FOUT L11: 300MHz */
	((400<<16)|(4<<8)|(0x3)),

	/* APLL FOUT L12: 200MHz */
	((200<<16)|(3<<8)|(0x3)),

};

static int exynos3470_bus_table[CPUFREQ_LEVEL_END] = {
	400000,         /* 1.6GHz */
	400000,         /* 1.5GHz */
	400000,         /* 1.4GHz */
	267000,         /* 1.3GHz */
	267000,         /* 1.2GHz */
	267000,         /* 1.1GHz */
	267000,         /* 1.0GHz */
	200000,         /* 900MHz */
	200000,         /* 800MHz */
	200000,         /* 700MHz */
	200000,         /* 600MHz */
	200000,         /* 500MHz */
	200000,         /* 400MHz */
	200000,         /* 300MHz */
	200000,         /* 200MHz */
};

static void exynos3470_set_clkdiv(unsigned int div_index)
{
	unsigned int tmp;

	/* Change Divider - CPU0 */
	tmp = exynos3470_clkdiv_table[div_index].clkdiv;

	__raw_writel(tmp, EXYNOS4_CLKDIV_CPU);

	while (__raw_readl(EXYNOS4_CLKDIV_STATCPU) & 0x11111111)
		cpu_relax();

	/* Change Divider - CPU1 */
	tmp = exynos3470_clkdiv_table[div_index].clkdiv1;

	__raw_writel(tmp, EXYNOS4_CLKDIV_CPU1);

	while (__raw_readl(EXYNOS4_CLKDIV_STATCPU1) & 0x111)
		cpu_relax();
}

static void exynos3470_set_apll(unsigned int new_index, unsigned int old_index)
{
	unsigned int tmp, pdiv;
	unsigned int safe_idx;

	/* 0. before change to MPLL, set div for MPLL output */
	if (samsung_rev() >= EXYNOS3470_REV_2_0) {
		safe_idx = L7;
	} else {
		safe_idx = L6;
	}

	if ((new_index > safe_idx) && (old_index > safe_idx))
		exynos3470_set_clkdiv(safe_idx);

	/* 1. MUX_CORE_SEL = MPLL, ARMCLK uses MPLL for lock time */
	clk_set_parent(moutcore, mout_mpll);

	do {
		cpu_relax();
		tmp = (__raw_readl(EXYNOS4_CLKMUX_STATCPU)
			>> EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT);
		tmp &= 0x7;
	} while (tmp != 0x2);

	/* 2. Set APLL Lock time */
	pdiv = ((exynos3470_apll_pms_table[new_index] >> 8) & 0x3f);

	__raw_writel((pdiv * 270), EXYNOS4_APLL_LOCK);

	/* 3. Change PLL PMS values */
	tmp = __raw_readl(EXYNOS4_APLL_CON0);
	tmp &= ~((0x3ff << 16) | (0x3f << 8) | (0x7 << 0));
	tmp |= exynos3470_apll_pms_table[new_index];
	__raw_writel(tmp, EXYNOS4_APLL_CON0);

	/* 4. wait_lock_time */
	do {
		cpu_relax();
		tmp = __raw_readl(EXYNOS4_APLL_CON0);
	} while (!(tmp & (0x1 << EXYNOS4_APLLCON0_LOCKED_SHIFT)));

	/* 5. MUX_CORE_SEL = APLL */
	clk_set_parent(moutcore, mout_apll);

	do {
		cpu_relax();
		tmp = __raw_readl(EXYNOS4_CLKMUX_STATCPU);
		tmp &= EXYNOS4_CLKMUX_STATCPU_MUXCORE_MASK;
	} while (tmp != (0x1 << EXYNOS4_CLKSRC_CPU_MUXCORE_SHIFT));

	/* 6. restore original div value */
	if ((new_index > safe_idx) && (old_index > safe_idx))
		exynos3470_set_clkdiv(new_index);
}

bool exynos3470_pms_change(unsigned int old_index, unsigned int new_index)
{
	unsigned int old_pm = exynos3470_apll_pms_table[old_index] >> 8;
	unsigned int new_pm = exynos3470_apll_pms_table[new_index] >> 8;

	return (old_pm == new_pm) ? 0 : 1;
}

static void exynos3470_set_ema(unsigned int target_volt)
{
	unsigned int tmp;

	if (target_volt > EMA_VOLT) {
		tmp = __raw_readl(EXYNOS3470_ARM_EMA_CTRL);
		tmp &= ~((EMA_MASK << EMA_HD_SHIFT) | (EMA_MASK << EMA_SHIFT));
		tmp |= ((EMA_UP_VALUE << EMA_HD_SHIFT) | (EMA_UP_VALUE << EMA_SHIFT));
		__raw_writel(tmp, EXYNOS3470_ARM_EMA_CTRL);
	} else {
		tmp = __raw_readl(EXYNOS3470_ARM_EMA_CTRL);
		tmp &= ~((EMA_MASK << EMA_HD_SHIFT) | (EMA_MASK << EMA_SHIFT));
		tmp |= ((EMA_DOWN_VALUE << EMA_HD_SHIFT) | (EMA_DOWN_VALUE << EMA_SHIFT));
		__raw_writel(tmp, EXYNOS3470_ARM_EMA_CTRL);
	}
}

static void exynos3470_set_frequency(unsigned int old_index,
				  unsigned int new_index)
{
#ifdef CONFIG_SEC_DEBUG_AUXILIARY_LOG
	sec_debug_aux_log(SEC_DEBUG_AUXLOG_CPU_BUS_CLOCK_CHANGE,
			"old:%7d new:%7d (Freq)",
			exynos3470_freq_table[old_index].frequency,
			exynos3470_freq_table[new_index].frequency);
#endif

	if (old_index > new_index) {
		/* Clock Configuration Procedure */
		/* 1. Change the system clock divider values */
		exynos3470_set_clkdiv(new_index);
		/* 2. Change the apll m,p,s value */
		exynos3470_set_apll(new_index, old_index);
	} else if (old_index < new_index) {
		/* Clock Configuration Procedure */
		/* 1. Change the apll m,p,s value */
		exynos3470_set_apll(new_index, old_index);
		/* 2. Change the system clock divider values */
		exynos3470_set_clkdiv(new_index);
	}

	clk_set_rate(fout_apll, exynos3470_freq_table[new_index].frequency*1000);

#ifdef CONFIG_SEC_DEBUG_AUXILIARY_LOG
	sec_debug_aux_log(SEC_DEBUG_AUXLOG_CPU_CLOCK_SWITCH_CHANGE,
			"[ARM] %ld [APLL] 0x%08x",
			exynos3470_freq_table[new_index].frequency,
			__raw_readl(EXYNOS4_APLL_CON0));
#endif
}

static int __init set_volt_table(void)
{
	unsigned int i;

	for (i = 0; i < CPUFREQ_LEVEL_END; i++) {
		exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[i].frequency);

		if (samsung_rev() >= EXYNOS3470_REV_2_0) {
			if (arm_lock == 4) {
				if (i >= L8) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L8].frequency);
			} else if (arm_lock == 5) {
				if (i >= L7) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L7].frequency);
			} else if (arm_lock == 6) {
				if (i >= L6) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L6].frequency);
			} else if (arm_lock == 7) {
				if (i >= L5) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L5].frequency);
			}
		} else {
			if (arm_lock == 4) {
				if (i >= L7) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L7].frequency);
			} else if (arm_lock == 5) {
				if (i >= L6) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L6].frequency);
			} else if (arm_lock == 6) {
				if (i >= L5) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L5].frequency);
			} else if (arm_lock == 7) {
				if (i >= L4) exynos3470_volt_table[i] = get_match_volt(ID_ARM, exynos3470_freq_table[L4].frequency);
			}

		}
		if (exynos3470_volt_table[i] == 0) {
			pr_err("%s: invalid value\n", __func__);
			return -EINVAL;
		}

		exynos3470_cpu_asv_abb[i] = get_match_abb(ID_ARM, exynos3470_freq_table[i].frequency);

		pr_info("CPUFREQ L%d : %d uV ABB : %d\n", i,
					exynos3470_volt_table[i],
					exynos3470_cpu_asv_abb[i]);
		exynos3470_default_volt_table[i] = exynos3470_volt_table[i];
					
	}

	if (samsung_rev() >= EXYNOS3470_REV_2_0) {
		max_support_idx = L0;
		min_support_idx = L14;
		//exynos3470_freq_table[L12].frequency = CPUFREQ_ENTRY_INVALID;
		//exynos3470_freq_table[L13].frequency = CPUFREQ_ENTRY_INVALID;
		//exynos3470_freq_table[L14].frequency = CPUFREQ_ENTRY_INVALID;
	} else {
		max_support_idx = L0;
		min_support_idx = L10;
		exynos3470_freq_table[L11].frequency = CPUFREQ_ENTRY_INVALID;
		exynos3470_freq_table[L12].frequency = CPUFREQ_ENTRY_INVALID;
	}

	return 0;
}

void exynos3470_restoreDefaultVolts(void)
{
	unsigned int i;
	for (i = 0; i < CPUFREQ_LEVEL_END; i++) {
		exynos3470_volt_table[i] = exynos3470_default_volt_table[i];
	}
}
EXPORT_SYMBOL(exynos3470_restoreDefaultVolts);

int __init exynos3470_cpufreq_init(struct exynos_dvfs_info *info)
{
	int i;
	unsigned int tmp;
	unsigned long rate;

	if (samsung_rev() >= EXYNOS3470_REV_2_0) {
		exynos3470_freq_table = exynos3470_freq_table_rev2;
		clkdiv_cpu0_3470 = clkdiv_cpu0_3470_rev2;
		clkdiv_cpu1_3470 = clkdiv_cpu1_3470_rev2;
		exynos3470_apll_pms_table = exynos3470_apll_pms_table_rev2;
	} else {
		exynos3470_freq_table = exynos3470_freq_table_rev;
		clkdiv_cpu0_3470 = clkdiv_cpu0_3470_rev;
		clkdiv_cpu1_3470 = clkdiv_cpu1_3470_rev;
		exynos3470_apll_pms_table = exynos3470_apll_pms_table_rev;
	}

	set_volt_table();

	cpu_clk = clk_get(NULL, "armclk");
	if (IS_ERR(cpu_clk))
		return PTR_ERR(cpu_clk);

	moutcore = clk_get(NULL, "moutcore");
	if (IS_ERR(moutcore))
		goto err_moutcore;

	mout_mpll = clk_get(NULL, "mout_mpll");
	if (IS_ERR(mout_mpll))
		goto err_mout_mpll;

	rate = clk_get_rate(mout_mpll) / 1000;

	mout_apll = clk_get(NULL, "mout_apll");
	fout_apll = clk_get(NULL, "fout_apll");

	if (IS_ERR(mout_apll))
		goto err_mout_apll;

	for (i = L0; i <  CPUFREQ_LEVEL_END; i++) {
		exynos3470_clkdiv_table[i].index = i;

		tmp = __raw_readl(EXYNOS4_CLKDIV_CPU);

		tmp &= ~(EXYNOS4_CLKDIV_CPU0_CORE_MASK |
			EXYNOS4_CLKDIV_CPU0_COREM0_MASK |
			EXYNOS4_CLKDIV_CPU0_ATB_MASK |
			EXYNOS4_CLKDIV_CPU0_PCLKDBG_MASK |
			EXYNOS4_CLKDIV_CPU0_APLL_MASK |
			EXYNOS4_CLKDIV_CPU0_CORE2_MASK);

		tmp |= ((clkdiv_cpu0_3470[i][0] << EXYNOS4_CLKDIV_CPU0_CORE_SHIFT) |
			(clkdiv_cpu0_3470[i][1] << EXYNOS4_CLKDIV_CPU0_COREM0_SHIFT) |
			(clkdiv_cpu0_3470[i][2] << EXYNOS4_CLKDIV_CPU0_ATB_SHIFT) |
			(clkdiv_cpu0_3470[i][3] << EXYNOS4_CLKDIV_CPU0_PCLKDBG_SHIFT) |
			(clkdiv_cpu0_3470[i][4] << EXYNOS4_CLKDIV_CPU0_APLL_SHIFT) |
			(clkdiv_cpu0_3470[i][5] << EXYNOS4_CLKDIV_CPU0_CORE2_SHIFT));

		exynos3470_clkdiv_table[i].clkdiv = tmp;

		tmp = __raw_readl(EXYNOS4_CLKDIV_CPU1);

		tmp &= ~(EXYNOS4_CLKDIV_CPU1_COPY_MASK |
			EXYNOS4_CLKDIV_CPU1_HPM_MASK |
			EXYNOS4_CLKDIV_CPU1_CORES_MASK);
		tmp |= ((clkdiv_cpu1_3470[i][0] << EXYNOS4_CLKDIV_CPU1_COPY_SHIFT) |
			(clkdiv_cpu1_3470[i][1] << EXYNOS4_CLKDIV_CPU1_HPM_SHIFT));
		exynos3470_clkdiv_table[i].clkdiv1 = tmp;
	}

	if (samsung_rev() >= EXYNOS3470_REV_2_0) {
		info->mpll_freq_khz = rate;
		info->pm_lock_idx = L7;
		info->pll_safe_idx = L7;
		info->max_support_idx = max_support_idx;
		info->min_support_idx = min_support_idx;
		info->cpu_clk = cpu_clk;
		info->volt_table = exynos3470_volt_table;
		info->abb_table = exynos3470_cpu_asv_abb;
		info->freq_table = exynos3470_freq_table;
		info->set_freq = exynos3470_set_frequency;
		info->need_apll_change = exynos3470_pms_change;
		info->set_ema = exynos3470_set_ema;
		info->bus_table = exynos3470_bus_table;
		info->boot_cpu_min_qos = exynos3470_freq_table[L1].frequency;
		info->boot_cpu_max_qos = exynos3470_freq_table[L1].frequency;
	} else {
		info->mpll_freq_khz = rate;
		info->pm_lock_idx = L6;
		info->pll_safe_idx = L6;
		info->max_support_idx = max_support_idx;
		info->min_support_idx = min_support_idx;
		info->cpu_clk = cpu_clk;
		info->volt_table = exynos3470_volt_table;
		info->abb_table = exynos3470_cpu_asv_abb;
		info->freq_table = exynos3470_freq_table;
		info->set_freq = exynos3470_set_frequency;
		info->need_apll_change = exynos3470_pms_change;
		info->bus_table = exynos3470_bus_table;
	}
return 0;

err_mout_apll:
	clk_put(mout_mpll);
err_mout_mpll:
	clk_put(moutcore);
err_moutcore:
	clk_put(cpu_clk);

	pr_debug("%s: failed initialization\n", __func__);
	return -EINVAL;
}
EXPORT_SYMBOL(exynos3470_cpufreq_init);


ssize_t show_UV_uV_table(struct cpufreq_policy *policy, char *buf) {
	int i, len = 0;
	if (buf)
	{
		for (i = max_support_idx; i<=min_support_idx; i++)
		{
			if(exynos3470_freq_table[i].frequency==CPUFREQ_ENTRY_INVALID) continue;
			len += sprintf(buf + len, "%d %d \n",
				exynos3470_freq_table[i].frequency/1000,
				exynos3470_volt_table[i]);
		}
	}
	return len;
}

ssize_t show_UV_mV_table(struct cpufreq_policy *policy, char *buf) {
	int i, len = 0;
	if (buf)
	{
		for (i = max_support_idx; i<=min_support_idx; i++)
		{
			if(exynos3470_freq_table[i].frequency==CPUFREQ_ENTRY_INVALID) continue;
			len += sprintf(buf + len, "%dmhz: %d mV\n", 
				exynos3470_freq_table[i].frequency/1000,
				((exynos3470_volt_table[i] % 1000) + exynos3470_volt_table[i])/1000);
		}
	}
	return len;
}

ssize_t store_UV_uV_table(struct cpufreq_policy *policy,  
				 const char *buf, size_t count) {

	int i, tokens, top_offset, invalid_offset;
	int t[CPUFREQ_LEVEL_END];

	top_offset = 0;
	invalid_offset = 0;

	if((tokens = read_into((int*)&t, CPUFREQ_LEVEL_END, buf, count)) < 0)
		return -EINVAL;

	if(tokens != CPUFREQ_LEVEL_END) {
		top_offset = CPUFREQ_LEVEL_END - tokens;
	}

	for (i = 0 + top_offset; i < CPUFREQ_LEVEL_END; i++) {
		if (t[i] > CPU_UV_MV_MAX) 
			t[i] = CPU_UV_MV_MAX;
		else if (t[i] < CPU_UV_MV_MIN) 
			t[i] = CPU_UV_MV_MIN;

		while(exynos3470_freq_table[i+invalid_offset].frequency==CPUFREQ_ENTRY_INVALID)
			++invalid_offset;

		exynos3470_volt_table[i+invalid_offset] = t[i];
	}

	return count;
}

ssize_t store_UV_mV_table(struct cpufreq_policy *policy,  
				 const char *buf, size_t count) {

	int i, tokens, top_offset, invalid_offset;
	int t[CPUFREQ_LEVEL_END];

	top_offset = 0;
	invalid_offset = 0;

	if((tokens = read_into((int*)&t, CPUFREQ_LEVEL_END, buf, count)) < 0)
		return -EINVAL;

	if(tokens != CPUFREQ_LEVEL_END) {
		top_offset = CPUFREQ_LEVEL_END - tokens;
	}

	for (i = 0 + top_offset; i < CPUFREQ_LEVEL_END; i++) {
		int rest = 0;

     t[i] *= 1000;

		if((rest = t[i] % 12500) != 0){
    	if(rest > 6250)
 		t[i] += rest;
    	else
    		t[i] -= rest;
   }

     if (t[i] > CPU_UV_MV_MAX) 
     	t[i] = CPU_UV_MV_MAX;
     else if (t[i] < CPU_UV_MV_MIN) 
     	t[i] = CPU_UV_MV_MIN;

     while(exynos3470_freq_table[i+invalid_offset].frequency==CPUFREQ_ENTRY_INVALID)
    	++invalid_offset;

exynos3470_volt_table[i+invalid_offset] = t[i];
	}

	return count;
}


