

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_s'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.220 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size"   --->   Operation 10 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%present_window_11_loc = alloca i64 1"   --->   Operation 11 'alloca' 'present_window_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%present_window_12_loc = alloca i64 1"   --->   Operation 12 'alloca' 'present_window_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%present_window_13_loc = alloca i64 1"   --->   Operation 13 'alloca' 'present_window_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%present_window_14_loc = alloca i64 1"   --->   Operation 14 'alloca' 'present_window_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%present_window_15_loc = alloca i64 1"   --->   Operation 15 'alloca' 'present_window_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arrayidx58_promoted149_loc = alloca i64 1"   --->   Operation 16 'alloca' 'arrayidx58_promoted149_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arrayidx61_promoted151_loc = alloca i64 1"   --->   Operation 17 'alloca' 'arrayidx61_promoted151_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arrayidx65_promoted153_loc = alloca i64 1"   --->   Operation 18 'alloca' 'arrayidx65_promoted153_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arrayidx46_3_promoted155_loc = alloca i64 1"   --->   Operation 19 'alloca' 'arrayidx46_3_promoted155_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arrayidx55_promoted157_loc = alloca i64 1"   --->   Operation 20 'alloca' 'arrayidx55_promoted157_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%present_window_loc = alloca i64 1"   --->   Operation 21 'alloca' 'present_window_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%present_window_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'present_window_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%present_window_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'present_window_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%present_window_3_loc = alloca i64 1"   --->   Operation 24 'alloca' 'present_window_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%present_window_4_loc = alloca i64 1"   --->   Operation 25 'alloca' 'present_window_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c2, i32 %input_size_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dict = alloca i64 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:65]   --->   Operation 31 'alloca' 'dict' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %input_size_read, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:63]   --->   Operation 32 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %if.end, void %cleanup.cont" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:63]   --->   Operation 33 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fence_ln74 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i32 4294967295, i8 %inStream, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:74]   --->   Operation 34 'fence' 'fence_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush, i432 %dict"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%fence_ln82 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i32 4294967295, i8 %inStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 36 'fence' 'fence_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Outline_VITIS_LOOP_82_2, i8 %inStream, i8 %present_window_4_loc, i8 %present_window_3_loc, i8 %present_window_2_loc, i8 %present_window_1_loc, i8 %present_window_loc, i8 %arrayidx55_promoted157_loc, i8 %arrayidx46_3_promoted155_loc, i8 %arrayidx65_promoted153_loc, i8 %arrayidx61_promoted151_loc, i8 %arrayidx58_promoted149_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.17>
ST_3 : Operation 38 [1/2] (3.17ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush, i432 %dict"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 39 [1/2] (1.65ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Outline_VITIS_LOOP_82_2, i8 %inStream, i8 %present_window_4_loc, i8 %present_window_3_loc, i8 %present_window_2_loc, i8 %present_window_1_loc, i8 %present_window_loc, i8 %arrayidx55_promoted157_loc, i8 %arrayidx46_3_promoted155_loc, i8 %arrayidx65_promoted153_loc, i8 %arrayidx61_promoted151_loc, i8 %arrayidx58_promoted149_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%fence_ln0 = fence void @_ssdm_op_Fence, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream"   --->   Operation 40 'fence' 'fence_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%arrayidx55_promoted157_loc_load = load i8 %arrayidx55_promoted157_loc"   --->   Operation 41 'load' 'arrayidx55_promoted157_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%arrayidx46_3_promoted155_loc_load = load i8 %arrayidx46_3_promoted155_loc"   --->   Operation 42 'load' 'arrayidx46_3_promoted155_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%arrayidx65_promoted153_loc_load = load i8 %arrayidx65_promoted153_loc"   --->   Operation 43 'load' 'arrayidx65_promoted153_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%arrayidx61_promoted151_loc_load = load i8 %arrayidx61_promoted151_loc"   --->   Operation 44 'load' 'arrayidx61_promoted151_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%arrayidx58_promoted149_loc_load = load i8 %arrayidx58_promoted149_loc"   --->   Operation 45 'load' 'arrayidx58_promoted149_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.55ns)   --->   "%sub34 = add i32 %input_size_read, i32 4294967232"   --->   Operation 46 'add' 'sub34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%icmp_ln87 = icmp_ugt  i32 %sub34, i32 5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 47 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%fence_ln87 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 48 'fence' 'fence_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (4.14ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress, i8 %arrayidx55_promoted157_loc_load, i8 %arrayidx46_3_promoted155_loc_load, i8 %arrayidx65_promoted153_loc_load, i8 %arrayidx61_promoted151_loc_load, i8 %arrayidx58_promoted149_loc_load, i32 %sub34, i432 %dict, i8 %inStream, i32 %compressdStream, i8 %present_window_15_loc, i8 %present_window_14_loc, i8 %present_window_13_loc, i8 %present_window_12_loc, i8 %present_window_11_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress, i8 %arrayidx55_promoted157_loc_load, i8 %arrayidx46_3_promoted155_loc_load, i8 %arrayidx65_promoted153_loc_load, i8 %arrayidx61_promoted151_loc_load, i8 %arrayidx58_promoted149_loc_load, i32 %sub34, i432 %dict, i8 %inStream, i32 %compressdStream, i8 %present_window_15_loc, i8 %present_window_14_loc, i8 %present_window_13_loc, i8 %present_window_12_loc, i8 %present_window_11_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.19>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%present_window_4_loc_load = load i8 %present_window_4_loc"   --->   Operation 51 'load' 'present_window_4_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%present_window_3_loc_load = load i8 %present_window_3_loc"   --->   Operation 52 'load' 'present_window_3_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%present_window_2_loc_load = load i8 %present_window_2_loc"   --->   Operation 53 'load' 'present_window_2_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%present_window_1_loc_load = load i8 %present_window_1_loc"   --->   Operation 54 'load' 'present_window_1_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%present_window_loc_load = load i8 %present_window_loc"   --->   Operation 55 'load' 'present_window_loc_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%present_window_15_loc_load = load i8 %present_window_15_loc"   --->   Operation 56 'load' 'present_window_15_loc_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%present_window_14_loc_load = load i8 %present_window_14_loc"   --->   Operation 57 'load' 'present_window_14_loc_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%present_window_13_loc_load = load i8 %present_window_13_loc"   --->   Operation 58 'load' 'present_window_13_loc_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%present_window_12_loc_load = load i8 %present_window_12_loc"   --->   Operation 59 'load' 'present_window_12_loc_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%present_window_11_loc_load = load i8 %present_window_11_loc"   --->   Operation 60 'load' 'present_window_11_loc_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.24ns)   --->   "%select_ln80 = select i1 %icmp_ln87, i8 %present_window_15_loc_load, i8 %present_window_4_loc_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 61 'select' 'select_ln80' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.24ns)   --->   "%select_ln80_1 = select i1 %icmp_ln87, i8 %present_window_14_loc_load, i8 %present_window_3_loc_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 62 'select' 'select_ln80_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.24ns)   --->   "%select_ln80_2 = select i1 %icmp_ln87, i8 %present_window_13_loc_load, i8 %present_window_2_loc_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 63 'select' 'select_ln80_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.24ns)   --->   "%select_ln80_3 = select i1 %icmp_ln87, i8 %present_window_12_loc_load, i8 %present_window_1_loc_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 64 'select' 'select_ln80_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (1.24ns)   --->   "%select_ln80_4 = select i1 %icmp_ln87, i8 %present_window_11_loc_load, i8 %present_window_loc_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 65 'select' 'select_ln80_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%fence_ln161 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:161]   --->   Operation 66 'fence' 'fence_ln161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [2/2] (1.94ns)   --->   "%call_ln80 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover, i8 %select_ln80_4, i8 %select_ln80_3, i8 %select_ln80_2, i8 %select_ln80_1, i8 %select_ln80, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 67 'call' 'call_ln80' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 4.82>
ST_7 : Operation 68 [1/2] (4.82ns)   --->   "%call_ln80 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover, i8 %select_ln80_4, i8 %select_ln80_3, i8 %select_ln80_2, i8 %select_ln80_1, i8 %select_ln80, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 68 'call' 'call_ln80' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%fence_ln168 = fence void @_ssdm_op_Fence, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 69 'fence' 'fence_ln168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%fence_ln168 = fence void @_ssdm_op_Fence, i32 %input_size_c2, i8 %inStream, i32 %compressdStream, i32 4294967295, i8 %inStream, i32 %compressdStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:168]   --->   Operation 70 'fence' 'fence_ln168' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 5.04>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln66 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:66]   --->   Operation 72 'specmemcore' 'specmemcore_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_9 : Operation 73 [1/2] (5.04ns)   --->   "%call_ln0 = call void @lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_left_bytes, i8 %inStream, i32 %compressdStream"   --->   Operation 73 'call' 'call_ln0' <Predicate = (!icmp_ln63)> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln174 = ret" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:174]   --->   Operation 75 'ret' 'ret_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('input_size_read') on port 'input_size' [5]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'input_size_c2' [22]  (3.634 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.176ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_dict_flush' [32]  (3.176 ns)

 <State 4>: 6.692ns
The critical path consists of the following:
	'add' operation 32 bit ('sub34') [46]  (2.552 ns)
	'call' operation 0 bit ('call_ln0') to 'lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress' [49]  (4.140 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 3.194ns
The critical path consists of the following:
	'load' operation 8 bit ('present_window_4_loc_load') on local variable 'present_window_4_loc' [36]  (0.000 ns)
	'select' operation 8 bit ('select_ln80', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80) [55]  (1.248 ns)
	'call' operation 0 bit ('call_ln80', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80) to 'lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover' [61]  (1.946 ns)

 <State 7>: 4.826ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln80', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80) to 'lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_compress_leftover' [61]  (4.826 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 5.046ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'lzCompress<6, 4, 65536, 6, 1, 2048, 64>_Pipeline_lz_left_bytes' [64]  (5.046 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
