// Seed: 1720211507
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    id_8,
    input wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply0 id_6
);
  logic [7:0] id_9, id_10, id_11;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_10[$realtime : 1'b0] = id_6;
  wire id_12, id_13 = -1;
endmodule
