// Seed: 1189622028
module module_0 (
    input  wire id_0,
    input  tri0 id_1,
    output tri  id_2,
    output tri1 id_3,
    input  wire id_4
);
  assign id_2 = -1;
  assign module_1.id_3 = 0;
endmodule
program module_1 #(
    parameter id_1 = 32'd46
) (
    output tri  id_0,
    output tri  _id_1,
    output tri0 id_2,
    input  wor  id_3,
    output tri1 id_4 [-1 'b0 : id_1]
);
  wire id_6;
  ;
  logic [7:0] id_7, id_8, id_9;
  assign id_2 = id_3;
  parameter id_10 = 1 * -1;
  assign id_0 = 1;
  logic id_11;
  assign id_8 = !id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_4,
      id_3
  );
  assign id_9[-1] = -1;
endprogram
