{
  "module_name": "dw_dsi_reg.h",
  "hash_id": "acd1ea401250fa4f8833f11d0e1e195622a3820b4144f21a94d0688f2754738c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/hisilicon/kirin/dw_dsi_reg.h",
  "human_readable_source": " \n \n\n#ifndef __DW_DSI_REG_H__\n#define __DW_DSI_REG_H__\n\n#define MASK(x)\t\t\t\t(BIT(x) - 1)\n\n \n#define PWR_UP                  0x04   \n#define RESET                   0\n#define POWERUP                 BIT(0)\n#define PHY_IF_CFG              0xA4   \n#define CLKMGR_CFG              0x08   \n#define PHY_RSTZ                0xA0   \n#define PHY_ENABLECLK           BIT(2)\n#define PHY_UNRSTZ              BIT(1)\n#define PHY_UNSHUTDOWNZ         BIT(0)\n#define PHY_TST_CTRL0           0xB4   \n#define PHY_TST_CTRL1           0xB8   \n#define CLK_TLPX                0x10\n#define CLK_THS_PREPARE         0x11\n#define CLK_THS_ZERO            0x12\n#define CLK_THS_TRAIL           0x13\n#define CLK_TWAKEUP             0x14\n#define DATA_TLPX(x)            (0x20 + ((x) << 4))\n#define DATA_THS_PREPARE(x)     (0x21 + ((x) << 4))\n#define DATA_THS_ZERO(x)        (0x22 + ((x) << 4))\n#define DATA_THS_TRAIL(x)       (0x23 + ((x) << 4))\n#define DATA_TTA_GO(x)          (0x24 + ((x) << 4))\n#define DATA_TTA_GET(x)         (0x25 + ((x) << 4))\n#define DATA_TWAKEUP(x)         (0x26 + ((x) << 4))\n#define PHY_CFG_I               0x60\n#define PHY_CFG_PLL_I           0x63\n#define PHY_CFG_PLL_II          0x64\n#define PHY_CFG_PLL_III         0x65\n#define PHY_CFG_PLL_IV          0x66\n#define PHY_CFG_PLL_V           0x67\n#define DPI_COLOR_CODING        0x10   \n#define DPI_CFG_POL             0x14   \n#define VID_HSA_TIME            0x48   \n#define VID_HBP_TIME            0x4C   \n#define VID_HLINE_TIME          0x50   \n#define VID_VSA_LINES           0x54   \n#define VID_VBP_LINES           0x58   \n#define VID_VFP_LINES           0x5C   \n#define VID_VACTIVE_LINES       0x60   \n#define VID_PKT_SIZE            0x3C   \n#define VID_MODE_CFG            0x38   \n#define PHY_TMR_CFG             0x9C   \n#define BTA_TO_CNT              0x8C   \n#define PHY_TMR_LPCLK_CFG       0x98   \n#define CLK_DATA_TMR_CFG        0xCC\n#define LPCLK_CTRL              0x94   \n#define PHY_TXREQUESTCLKHS      BIT(0)\n#define MODE_CFG                0x34   \n#define PHY_STATUS              0xB0   \n\n#define\tPHY_STOP_WAIT_TIME      0x30\n\n \nenum dpi_color_coding {\n\tDSI_24BITS_1 = 5,\n};\n\nenum dsi_video_mode_type {\n\tDSI_NON_BURST_SYNC_PULSES = 0,\n\tDSI_NON_BURST_SYNC_EVENTS,\n\tDSI_BURST_SYNC_PULSES_1,\n\tDSI_BURST_SYNC_PULSES_2\n};\n\nenum dsi_work_mode {\n\tDSI_VIDEO_MODE = 0,\n\tDSI_COMMAND_MODE\n};\n\n \nstatic inline void dw_update_bits(void __iomem *addr, u32 bit_start,\n\t\t\t\t  u32 mask, u32 val)\n{\n\tu32 tmp, orig;\n\n\torig = readl(addr);\n\ttmp = orig & ~(mask << bit_start);\n\ttmp |= (val & mask) << bit_start;\n\twritel(tmp, addr);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}