Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu May 20 09:46:08 2021
| Host         : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file mtf7_core_top_control_sets_placed.rpt
| Design       : mtf7_core_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    76 |
|    Minimum number of control sets                        |    76 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   348 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    76 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |    48 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           38972 |         9871 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |             680 |          248 |
| Yes          | No                    | No                     |             133 |           65 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             240 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal           |                                                        Enable Signal                                                        |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/phase_done_n                                                                   |                1 |              2 |
|  ctoc/ctoc_mmcm_out/inst/clk_125M |                                                                                                                             |                                                                                     |                1 |              2 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].reset_count[3]_i_1_n_0                                                                      |                                                                                     |                1 |              4 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/FSM_onehot_bs_st[3]_i_1_n_0                                                                                            |                                                                                     |                2 |              4 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].bram_address[3]_i_2_n_0                                                                     | my_test_algo/data_source_gen[0].bram_address[3]_i_1_n_0                             |                1 |              4 |
|  pcie_clk_buf                     |                                                                                                                             | cp/reset                                                                            |                3 |              6 |
|  pcie_clk_buf                     | m_aresetn_IBUF                                                                                                              |                                                                                     |                6 |              7 |
|  pcie_clk_buf                     | ctoc/data_out[7]_i_1_n_0                                                                                                    | ctoc/data_out[63]_i_1_n_0                                                           |                5 |              8 |
|  pcie_clk_buf                     | imem/xfer_cnt[7]_i_1__0_n_0                                                                                                 |                                                                                     |                3 |              8 |
|  pcie_clk_buf                     | cp/xfer_cnt[7]_i_1_n_0                                                                                                      |                                                                                     |                2 |              8 |
|  usrclk_mmcm_/inst/CLK_OUT4       | my_test_algo/data_source_gen[0].count[7]_i_1_n_0                                                                            |                                                                                     |                3 |              8 |
|  pcie_clk_buf                     |                                                                                                                             | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                7 |              9 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_40_fu_2895_p2                  |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_23_fu_1515_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_22_fu_1475_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_21_fu_1435_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_19_fu_1355_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_fu_1155_p2                   |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_18_fu_1315_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_20_fu_1395_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_17_fu_1275_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_16_fu_1235_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_1_fu_303/icmp_ln322_15_fu_1195_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_fu_2215_p2                     |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_42_fu_2975_p2                  |                4 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_41_fu_2935_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_35_fu_2695_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_10_fu_2085_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_11_fu_2125_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_14_fu_2245_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_12_fu_2165_p2                |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_13_fu_2205_p2                |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_1_fu_1725_p2                 |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_2_fu_1765_p2                 |                4 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_3_fu_1805_p2                 |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_4_fu_1845_p2                 |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_5_fu_1885_p2                 |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_6_fu_1925_p2                 |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_7_fu_1965_p2                 |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_8_fu_2005_p2                 |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_9_fu_2045_p2                 |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_2_fu_235/icmp_ln322_fu_1685_p2                   |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_38_fu_2815_p2                  |                2 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/phdone_to                                                                                                              | ctoc/bs_bits0                                                                       |                3 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M | ctoc/psen1                                                                                                                  | ctoc/clear                                                                          |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | imem/clear                                                                          |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_24_fu_2255_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_25_fu_2295_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_26_fu_2335_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_27_fu_2375_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_28_fu_2415_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_29_fu_2455_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_31_fu_2535_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_32_fu_2575_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_33_fu_2615_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_34_fu_2655_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_36_fu_2735_p2                  |                2 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_37_fu_2775_p2                  |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_39_fu_2855_p2                  |                3 |             10 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/my_hls_label/grp_tanh_fu_185/icmp_ln322_30_fu_2495_p2                  |                4 |             10 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             | ctoc/bitslip[13]_i_1_n_0                                                            |               12 |             14 |
|  pcie_clk_buf                     | cp/addr_cnt[14]_i_1_n_0                                                                                                     |                                                                                     |                5 |             15 |
|  pcie_clk_buf                     | imem/addr_cnt[14]_i_1__0_n_0                                                                                                |                                                                                     |                5 |             15 |
|  pcie_clk_buf                     | ctoc/sel                                                                                                                    | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |                4 |             16 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[68] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               12 |             32 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[65] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               12 |             40 |
|  ctoc/ctoc_mmcm_in_/inst/clk_125M |                                                                                                                             |                                                                                     |               21 |             52 |
|  pcie_clk_buf                     | ctoc/data_out[63]_i_2_n_0                                                                                                   | ctoc/data_out[63]_i_1_n_0                                                           |               19 |             56 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             | my_test_algo/reset                                                                  |               39 |             63 |
|  pcie_clk_buf                     | cp/E[0]                                                                                                                     |                                                                                     |               38 |             64 |
|  pcie_clk_buf                     | ctoc/ctoc_ififo_/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/dout[66] | ctoc/m_axi\\.awaddr[31]_i_1_n_0                                                     |               32 |             64 |
|  pcie_clk_buf                     |                                                                                                                             | cp/SR[0]                                                                            |               33 |             64 |
|  pcie_clk_buf                     |                                                                                                                             | cp/s_axo\\.rdata[63]_i_1_n_0                                                        |               38 |             64 |
|  pcie_clk_buf                     |                                                                                                                             |                                                                                     |               41 |             85 |
|  usrclk_mmcm_/inst/CLK_OUT4       |                                                                                                                             |                                                                                     |             9808 |          38894 |
+-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


