Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 12 12:06:01 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.273    -9351.437                   7715                28259        0.052        0.000                      0                28221       -0.667      -13.337                      20                 12617  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
adc_lvds_clk                                                                                {0.000 0.500}        1.000           1000.000        
  adc_data_clk                                                                              {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                  {0.000 2.813}        5.625           177.778         
  cfg_bram_clkb                                                                             {0.000 5.625}        11.250          88.889          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
nolabel_line190/clk_wiz_0/inst/clk_in1                                                      {0.000 2.813}        5.625           177.778         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 1.667}        3.333           300.000         
  clk_out2_design_1_clk_wiz_0_0                                                             {0.833 2.500}        3.333           300.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 5.625}        11.250          88.889          
nolabel_line368/inst/clk_in1                                                                {0.000 2.825}        5.650           176.991         
  clk_out1_clk_wiz_1_idelay_refclk_1                                                        {0.000 2.500}        5.000           199.983         
  clkfbout_clk_wiz_1_idelay_refclk_1                                                        {0.000 33.900}       67.800          14.749          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                     -8.872       -8.872                      1                    1        7.283        0.000                      0                    1       -0.667      -13.337                      20                    20  
  adc_data_clk                                                                                   -1.265       -9.413                     28                  375        0.098        0.000                      0                  375        1.020        0.000                       0                   168  
clk_fpga_0                                                                                       -3.637    -6111.705                   4882                17827        0.052        0.000                      0                17827        0.313        0.000                       0                  7102  
  cfg_bram_clkb                                                                                   5.536        0.000                      0                  459        0.080        0.000                      0                  459        4.645        0.000                       0                   206  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.917        0.000                      0                  928        0.097        0.000                      0                  928       15.250        0.000                       0                   483  
nolabel_line190/clk_wiz_0/inst/clk_in1                                                                                                                                                                                                        1.313        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                  -2.864    -2506.788                   2695                 8291        0.052        0.000                      0                 8291        0.160        0.000                       0                  4622  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                                               1.178        0.000                       0                     5  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               9.095        0.000                       0                     3  
nolabel_line368/inst/clk_in1                                                                                                                                                                                                                  1.325        0.000                       0                     1  
  clk_out1_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                          0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1_idelay_refclk_1                                                                                                                                                                                                         32.200        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_data_clk                                                                                adc_lvds_clk                                                                                     -2.134      -16.983                      9                    9        0.328        0.000                      0                    9  
clk_fpga_0                                                                                  adc_data_clk                                                                                     -3.328      -28.655                     11                   22        0.103        0.000                      0                   11  
adc_lvds_clk                                                                                clk_fpga_0                                                                                      -10.273     -163.250                     16                   16        8.170        0.000                      0                   16  
adc_data_clk                                                                                clk_fpga_0                                                                                       -2.996       -9.843                      4                   15        0.111        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_fpga_0                                                                                        0.684        0.000                      0                   29        0.867        0.000                      0                   29  
clk_fpga_0                                                                                  cfg_bram_clkb                                                                                     0.974        0.000                      0                   32        0.668        0.000                      0                   32  
clk_out1_design_1_clk_wiz_0_0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        2.107        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                    -2.916      -11.665                      4                    4        0.307        0.000                      0                    4  
cfg_bram_clkb                                                                               clk_out1_design_1_clk_wiz_0_0                                                                    -5.851     -506.517                    100                  100        0.809        0.000                      0                  100  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_design_1_clk_wiz_0_0                                                                    31.221        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_out2_design_1_clk_wiz_0_0                                                                    -4.279      -17.731                      7                    7        2.511        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        2.556        0.000                      0                   64        0.629        0.000                      0                   64  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     0.281        0.000                      0                   91        0.344        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.725        0.000                      0                  100        0.382        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -8.872ns,  Total Violation       -8.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
PW    :           20  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -13.337ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.872ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@0.500ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            10.100ns
  Clock Path Skew:        1.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 1.642 - 0.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 10.100    10.100    
    P19                                               0.000    10.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    10.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    10.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.000    10.495    nolabel_line374/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      0.500     0.500 f  
    U18                                               0.000     0.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.895 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.179     1.074    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.484     1.558 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.084     1.642    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     1.642    
                         clock uncertainty           -0.035     1.607    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016     1.623    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          1.623    
                         arrival time                         -10.495    
  -------------------------------------------------------------------
                         slack                                 -8.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.000    10.789    nolabel_line374/nolabel_line229/adc_frame_clock_in
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.408     1.375    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.610     2.985 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.320     3.306    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism              0.000     3.306    
                         clock uncertainty            0.035     3.341    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.506    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                          10.789    
  -------------------------------------------------------------------
                         slack                                  7.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y58  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y78  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :           28  Failing Endpoints,  Worst Slack       -1.265ns,  Total Violation       -9.413ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.025ns (19.139%)  route 4.331ns (80.861%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.977 r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           2.391     6.369    adc_data_0[0]
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.282     6.775    trig_gen_i_2_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.899 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.657     8.556    trig_gen_i_1_n_0
    SLICE_X55Y99         LUT3 (Prop_lut3_I1_O)        0.124     8.680 r  trig_sub_word_test[1]_i_1/O
                         net (fo=1, routed)           0.000     8.680    trig_sub_word_test[1]_i_1_n_0
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.910     7.212    adc_data_clk
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[1]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.031     7.415    trig_sub_word_test_reg[1]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 1.025ns (19.551%)  route 4.218ns (80.449%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.977 r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           2.391     6.369    adc_data_0[0]
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.282     6.775    trig_gen_i_2_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.899 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.544     8.443    trig_gen_i_1_n_0
    SLICE_X55Y98         LUT2 (Prop_lut2_I0_O)        0.124     8.567 r  trig_sub_word_test[0]_i_1/O
                         net (fo=1, routed)           0.000     8.567    trig_sub_word_test[0]_i_1_n_0
    SLICE_X55Y98         FDRE                                         r  trig_sub_word_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.910     7.212    adc_data_clk
    SLICE_X55Y98         FDRE                                         r  trig_sub_word_test_reg[0]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X55Y98         FDRE (Setup_fdre_C_D)        0.029     7.413    trig_sub_word_test_reg[0]
  -------------------------------------------------------------------
                         required time                          7.413    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.119ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            trig_sub_word_test_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 1.025ns (19.675%)  route 4.185ns (80.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.212ns = ( 7.212 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.977 r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q8
                         net (fo=2, routed)           2.391     6.369    adc_data_0[0]
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.124     6.493 r  trig_gen_i_2/O
                         net (fo=1, routed)           0.282     6.775    trig_gen_i_2_n_0
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124     6.899 r  trig_gen_i_1/O
                         net (fo=4, routed)           1.511     8.410    trig_gen_i_1_n_0
    SLICE_X55Y99         LUT4 (Prop_lut4_I2_O)        0.124     8.534 r  trig_sub_word_test[2]_i_1/O
                         net (fo=1, routed)           0.000     8.534    trig_sub_word_test[2]_i_1_n_0
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.910     7.212    adc_data_clk
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
                         clock pessimism              0.208     7.419    
                         clock uncertainty           -0.035     7.384    
    SLICE_X55Y99         FDRE (Setup_fdre_C_D)        0.031     7.415    trig_sub_word_test_reg[2]
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                 -1.119    

Slack (VIOLATED) :        -0.673ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.777ns (19.239%)  route 3.262ns (80.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 7.248 - 4.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.808     3.317    nolabel_line374/asi2_mod_inst7/adc_clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.970 f  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/Q4
                         net (fo=1, routed)           2.966     6.937    nolabel_line374/asi2_mod_inst7/oq_data_raw[4]
    SLICE_X55Y61         LUT1 (Prop_lut1_I0_O)        0.124     7.061 r  nolabel_line374/asi2_mod_inst7/oq_data[4]_INST_0/O
                         net (fo=1, routed)           0.296     7.356    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[9]
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.946     7.248    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.456    
                         clock uncertainty           -0.035     7.421    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     6.684    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                 -0.673    

Slack (VIOLATED) :        -0.484ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.777ns (20.123%)  route 3.084ns (79.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 7.252 - 4.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.801     3.310    nolabel_line374/asi2_mod_inst2/adc_clk_div_in
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y78         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.963 f  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/Q7
                         net (fo=1, routed)           1.426     5.389    nolabel_line374/asi2_mod_inst2/oq_data_raw[1]
    SLICE_X94Y70         LUT1 (Prop_lut1_I0_O)        0.124     5.513 r  nolabel_line374/asi2_mod_inst2/oq_data[1]_INST_0/O
                         net (fo=1, routed)           1.658     7.172    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[17]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.950     7.252    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.460    
                         clock uncertainty           -0.035     7.425    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                     -0.737     6.688    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                 -0.484    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.777ns (20.352%)  route 3.041ns (79.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 7.248 - 4.000 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.808     3.317    nolabel_line374/asi2_mod_inst7/adc_clk_div_in
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.970 f  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/Q5
                         net (fo=1, routed)           1.376     5.346    nolabel_line374/asi2_mod_inst7/oq_data_raw[3]
    SLICE_X98Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.470 r  nolabel_line374/asi2_mod_inst7/oq_data[3]_INST_0/O
                         net (fo=1, routed)           1.665     7.135    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[5]
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.946     7.248    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.456    
                         clock uncertainty           -0.035     7.421    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     6.684    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.777ns (20.532%)  route 3.007ns (79.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 7.252 - 4.000 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.815     3.324    nolabel_line374/asi2_mod_inst0/adc_clk_div_in
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.977 f  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/Q5
                         net (fo=2, routed)           2.366     6.344    nolabel_line374/asi2_mod_inst0/oq_data_raw[3]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.468 r  nolabel_line374/asi2_mod_inst0/oq_data[3]_INST_0/O
                         net (fo=1, routed)           0.641     7.109    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_3
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.950     7.252    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.460    
                         clock uncertainty           -0.035     7.425    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     6.688    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.367ns  (required time - arrival time)
  Source:                 nolabel_line374/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.762ns  (logic 0.459ns (26.046%)  route 1.303ns (73.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 7.055 - 4.000 ) 
    Source Clock Delay      (SCD):    3.314ns = ( 5.314 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.805     5.314    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDRE (Prop_fdre_C_Q)         0.459     5.773 r  nolabel_line374/g_rst_clkdiv_reg/Q
                         net (fo=10, routed)          1.303     7.077    nolabel_line374/asi2_mod_inst1/rst
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.753     7.055    nolabel_line374/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.262    
                         clock uncertainty           -0.035     7.227    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.710    nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                 -0.367    

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.777ns (21.299%)  route 2.871ns (78.701%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 7.252 - 4.000 ) 
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.814     3.323    nolabel_line374/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.976 f  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/Q7
                         net (fo=1, routed)           1.382     5.358    nolabel_line374/asi2_mod_inst1/oq_data_raw[1]
    SLICE_X94Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.482 r  nolabel_line374/asi2_mod_inst1/oq_data[1]_INST_0/O
                         net (fo=1, routed)           1.489     6.971    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[9]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.950     7.252    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.460    
                         clock uncertainty           -0.035     7.425    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737     6.688    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 -0.284    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.777ns (21.389%)  route 2.856ns (78.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 7.252 - 4.000 ) 
    Source Clock Delay      (SCD):    3.323ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     1.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.814     3.323    nolabel_line374/asi2_mod_inst1/adc_clk_div_in
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y58         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.976 f  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/Q8
                         net (fo=1, routed)           1.338     5.315    nolabel_line374/asi2_mod_inst1/oq_data_raw[0]
    SLICE_X94Y57         LUT1 (Prop_lut1_I0_O)        0.124     5.439 r  nolabel_line374/asi2_mod_inst1/oq_data[0]_INST_0/O
                         net (fo=1, routed)           1.517     6.956    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[8]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459     5.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.950     7.252    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.208     7.460    
                         clock uncertainty           -0.035     7.425    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737     6.688    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                 -0.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.321%)  route 0.227ns (61.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.318     1.190    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/CLKA
    SLICE_X56Y63         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.227     1.558    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.398     1.572    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y12         RAMB36E1                                     r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.271    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.460    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.322     1.194    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.391    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X59Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.361     1.534    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.076     1.270    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.322     1.194    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.391    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X59Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.361     1.534    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.340     1.194    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.075     1.269    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X67Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X61Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X61Y53         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.390    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X63Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y53         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.075     1.268    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.534ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.322     1.194    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X57Y55         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.335 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.391    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X57Y55         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.361     1.534    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X57Y55         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.340     1.194    
    SLICE_X57Y55         FDRE (Hold_fdre_C_D)         0.075     1.269    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.340     1.212    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X53Y51         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.409    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X53Y51         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.380     1.553    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X53Y51         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.341     1.212    
    SLICE_X53Y51         FDRE (Hold_fdre_C_D)         0.075     1.287    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.340     1.212    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X53Y52         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.409    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X53Y52         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.380     1.553    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X53Y52         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.341     1.212    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.075     1.287    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.321     1.193    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059     1.393    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X60Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311     0.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.359     1.532    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.339     1.193    
    SLICE_X60Y54         FDRE (Hold_fdre_C_D)         0.076     1.269    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line374/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y11   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y12   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X4Y11   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y12   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y56   nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y58   nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y78   nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y66   nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y64   nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y80   nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X62Y57   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X62Y57   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y77  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y79  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X62Y57   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X62Y57   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X54Y59   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y77  nolabel_line374/g_ce_clkdiv_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X53Y51   nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4882  Failing Endpoints,  Worst Slack       -3.637ns,  Total Violation    -6111.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 0.606ns (7.340%)  route 7.650ns (92.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.427 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.904    11.393    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X50Y124        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.623     8.427    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X50Y124        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][22]/C
                         clock pessimism              0.147     8.574    
                         clock uncertainty           -0.092     8.482    
    SLICE_X50Y124        FDRE (Setup_fdre_C_R)       -0.726     7.756    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][22]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 0.606ns (7.340%)  route 7.650ns (92.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.427 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.904    11.393    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X50Y124        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.623     8.427    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X50Y124        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][28]/C
                         clock pessimism              0.147     8.574    
                         clock uncertainty           -0.092     8.482    
    SLICE_X50Y124        FDRE (Setup_fdre_C_R)       -0.726     7.756    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][28]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 0.606ns (7.361%)  route 7.627ns (92.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.427 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.881    11.370    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X50Y125        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.623     8.427    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X50Y125        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][22]/C
                         clock pessimism              0.147     8.574    
                         clock uncertainty           -0.092     8.482    
    SLICE_X50Y125        FDRE (Setup_fdre_C_R)       -0.726     7.756    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][22]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 0.606ns (7.361%)  route 7.627ns (92.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.427 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.881    11.370    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X50Y125        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.623     8.427    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X50Y125        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][28]/C
                         clock pessimism              0.147     8.574    
                         clock uncertainty           -0.092     8.482    
    SLICE_X50Y125        FDRE (Setup_fdre_C_R)       -0.726     7.756    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[20][28]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.542ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 0.606ns (7.340%)  route 7.650ns (92.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.427 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.904    11.393    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X51Y124        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.623     8.427    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X51Y124        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/C
                         clock pessimism              0.147     8.574    
                         clock uncertainty           -0.092     8.482    
    SLICE_X51Y124        FDRE (Setup_fdre_C_R)       -0.631     7.851    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                         -11.393    
  -------------------------------------------------------------------
                         slack                                 -3.542    

Slack (VIOLATED) :        -3.519ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 0.606ns (7.361%)  route 7.627ns (92.639%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 8.427 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.881    11.370    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X51Y125        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.623     8.427    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X51Y125        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]/C
                         clock pessimism              0.147     8.574    
                         clock uncertainty           -0.092     8.482    
    SLICE_X51Y125        FDRE (Setup_fdre_C_R)       -0.631     7.851    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[23][28]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                         -11.370    
  -------------------------------------------------------------------
                         slack                                 -3.519    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 0.606ns (7.411%)  route 7.571ns (92.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 8.429 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.825    11.314    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.625     8.429    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][20]/C
                         clock pessimism              0.147     8.576    
                         clock uncertainty           -0.092     8.484    
    SLICE_X52Y126        FDRE (Setup_fdre_C_R)       -0.631     7.853    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][20]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 0.606ns (7.411%)  route 7.571ns (92.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 8.429 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.825    11.314    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.625     8.429    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][21]/C
                         clock pessimism              0.147     8.576    
                         clock uncertainty           -0.092     8.484    
    SLICE_X52Y126        FDRE (Setup_fdre_C_R)       -0.631     7.853    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][21]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 0.606ns (7.411%)  route 7.571ns (92.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 8.429 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.825    11.314    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.625     8.429    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]/C
                         clock pessimism              0.147     8.576    
                         clock uncertainty           -0.092     8.484    
    SLICE_X52Y126        FDRE (Setup_fdre_C_R)       -0.631     7.853    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 0.606ns (7.411%)  route 7.571ns (92.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 8.429 - 5.625 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.843     3.137    nolabel_line190/clk_wiz_0/inst/s_axi_aclk
    SLICE_X39Y108        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  nolabel_line190/clk_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=20, routed)          0.746     4.339    nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Bus2IP_Reset
    SLICE_X39Y110        LUT2 (Prop_lut2_I0_O)        0.150     4.489 r  nolabel_line190/clk_wiz_0/inst/SOFT_RESET_I/Reset2IP_Reset_INST_0/O
                         net (fo=1090, routed)        6.825    11.314    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Rst
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.625     8.429    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/Bus2IP_Clk
    SLICE_X52Y126        FDRE                                         r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][26]/C
                         clock pessimism              0.147     8.576    
                         clock uncertainty           -0.092     8.484    
    SLICE_X52Y126        FDRE (Setup_fdre_C_R)       -0.631     7.853    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][26]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                 -3.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.591     0.927    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/primary_aclk
    SLICE_X31Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.130     1.198    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Din[53]
    SLICE_X26Y48         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.860     1.226    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clk
    SLICE_X26Y48         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4/CLK
                         clock pessimism             -0.263     0.963    
    SLICE_X26Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.146    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.248%)  route 0.238ns (62.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.591     0.927    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/aclk
    SLICE_X29Y49         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[61]/Q
                         net (fo=2, routed)           0.238     1.305    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/S_DATA[61]
    SLICE_X28Y50         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.845     1.211    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/ACLK
    SLICE_X28Y50         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[61]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.070     1.251    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.550     0.886    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X39Y82         FDRE                                         r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.110     1.137    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[7]
    SLICE_X38Y81         SRLC32E                                      r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.815     1.181    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X38Y81         SRLC32E                                      r  nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.899    
    SLICE_X38Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.082    nolabel_line190/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.868%)  route 0.231ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.551     0.887    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/aclk
    SLICE_X52Y58         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[45]/Q
                         net (fo=2, routed)           0.231     1.259    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_data[45]
    SLICE_X48Y56         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.824     1.190    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X48Y56         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[45]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.047     1.202    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.556     0.892    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ACLK
    SLICE_X43Y54         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[6]/Q
                         net (fo=1, routed)           0.116     1.149    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Din[7]
    SLICE_X42Y53         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.824     1.190    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clk
    SLICE_X42Y53         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X42Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.091    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.536%)  route 0.256ns (64.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.551     0.887    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/aclk
    SLICE_X52Y58         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[63]/Q
                         net (fo=2, routed)           0.256     1.283    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_data[63]
    SLICE_X48Y55         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.824     1.190    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X48Y55         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y55         FDRE (Hold_fdre_C_D)         0.070     1.225    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.767%)  route 0.251ns (66.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.563     0.899    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X39Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]/Q
                         net (fo=1, routed)           0.251     1.278    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[29]
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.872     1.238    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.975    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[29])
                                                      0.243     1.218    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.949%)  route 0.262ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.559     0.895    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/aclk
    SLICE_X52Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[2]/Q
                         net (fo=1, routed)           0.262     1.298    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_in_tdata[2]
    SLICE_X47Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.830     1.196    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X47Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X47Y48         FDRE (Hold_fdre_C_D)         0.075     1.236    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.178%)  route 0.297ns (67.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.563     0.899    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/dre_clk
    SLICE_X43Y48         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]/Q
                         net (fo=1, routed)           0.297     1.337    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.872     1.238    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y9          RAMB36E1                                     r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.975    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[12])
                                                      0.296     1.271    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.574     0.910    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/primary_aclk
    SLICE_X31Y61         FDRE                                         r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[17]/Q
                         net (fo=2, routed)           0.121     1.172    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Din[7]
    SLICE_X30Y61         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.842     1.208    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Clk
    SLICE_X30Y61         SRL16E                                       r  nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.106    nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         5.625       0.626      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X2Y13     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X2Y12     nolabel_line190/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB36_X2Y9      nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X2Y9      nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.625       3.049      RAMB18_X1Y4      nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB18_X1Y4      nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X3Y11     nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y12     nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.625       3.049      RAMB36_X4Y11     nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         2.813       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X34Y41     nolabel_line190/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         2.812       0.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.812       1.562      SLICE_X16Y42     nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        5.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.423ns (27.896%)  route 3.678ns (72.104%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.625     9.719    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.322    10.041 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.633    10.674    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[0]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X60Y100        FDRE (Setup_fdre_C_CE)      -0.408    16.210    nolabel_line105/R_csi_line_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.423ns (27.896%)  route 3.678ns (72.104%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.625     9.719    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.322    10.041 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.633    10.674    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[1]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X60Y100        FDRE (Setup_fdre_C_CE)      -0.408    16.210    nolabel_line105/R_csi_line_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.423ns (27.896%)  route 3.678ns (72.104%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.625     9.719    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.322    10.041 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.633    10.674    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[2]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X60Y100        FDRE (Setup_fdre_C_CE)      -0.408    16.210    nolabel_line105/R_csi_line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.423ns (27.896%)  route 3.678ns (72.104%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.625     9.719    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.322    10.041 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.633    10.674    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[3]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X60Y100        FDRE (Setup_fdre_C_CE)      -0.408    16.210    nolabel_line105/R_csi_line_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.423ns (27.896%)  route 3.678ns (72.104%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.625     9.719    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.322    10.041 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.633    10.674    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X60Y100        FDRE (Setup_fdre_C_CE)      -0.408    16.210    nolabel_line105/R_csi_line_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_csi_line_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.423ns (27.896%)  route 3.678ns (72.104%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.625     9.719    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.322    10.041 r  nolabel_line105/R_csi_line_count[5]_i_1/O
                         net (fo=6, routed)           0.633    10.674    nolabel_line105/R_csi_line_count[5]_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[5]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X60Y100        FDRE (Setup_fdre_C_CE)      -0.408    16.210    nolabel_line105/R_csi_line_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.210    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.854ns (16.898%)  route 4.200ns (83.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    5.574ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.024     5.574    nolabel_line105/cfg_bram_clk
    SLICE_X51Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456     6.030 r  nolabel_line105/cfg_ctrl_idx_reg[6]/Q
                         net (fo=3, routed)           1.058     7.087    nolabel_line105/cfg_ctrl_idx_reg[6]
    SLICE_X54Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.211 r  nolabel_line105/cfg_bram_din[31]_i_7/O
                         net (fo=6, routed)           1.394     8.606    nolabel_line105/cfg_bram_din[31]_i_7_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.730 r  nolabel_line105/cfg_bram_din[31]_i_3/O
                         net (fo=2, routed)           0.809     9.538    nolabel_line105/cfg_bram_din[31]_i_3_n_0
    SLICE_X53Y104        LUT5 (Prop_lut5_I4_O)        0.150     9.688 r  nolabel_line105/cfg_bram_din[31]_i_1/O
                         net (fo=32, routed)          0.939    10.627    nolabel_line105/cfg_bram_din[31]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/C
                         clock pessimism              0.460    16.709    
                         clock uncertainty           -0.092    16.617    
    SLICE_X56Y107        FDRE (Setup_fdre_C_CE)      -0.413    16.204    nolabel_line105/cfg_bram_din_reg[21]
  -------------------------------------------------------------------
                         required time                         16.204    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_idx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.854ns (16.898%)  route 4.200ns (83.102%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    5.574ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.024     5.574    nolabel_line105/cfg_bram_clk
    SLICE_X51Y102        FDRE                                         r  nolabel_line105/cfg_ctrl_idx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.456     6.030 r  nolabel_line105/cfg_ctrl_idx_reg[6]/Q
                         net (fo=3, routed)           1.058     7.087    nolabel_line105/cfg_ctrl_idx_reg[6]
    SLICE_X54Y102        LUT4 (Prop_lut4_I1_O)        0.124     7.211 r  nolabel_line105/cfg_bram_din[31]_i_7/O
                         net (fo=6, routed)           1.394     8.606    nolabel_line105/cfg_bram_din[31]_i_7_n_0
    SLICE_X53Y106        LUT6 (Prop_lut6_I4_O)        0.124     8.730 r  nolabel_line105/cfg_bram_din[31]_i_3/O
                         net (fo=2, routed)           0.809     9.538    nolabel_line105/cfg_bram_din[31]_i_3_n_0
    SLICE_X53Y104        LUT5 (Prop_lut5_I4_O)        0.150     9.688 r  nolabel_line105/cfg_bram_din[31]_i_1/O
                         net (fo=32, routed)          0.939    10.627    nolabel_line105/cfg_bram_din[31]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/C
                         clock pessimism              0.460    16.709    
                         clock uncertainty           -0.092    16.617    
    SLICE_X56Y107        FDRE (Setup_fdre_C_CE)      -0.413    16.204    nolabel_line105/cfg_bram_din_reg[31]
  -------------------------------------------------------------------
                         required time                         16.204    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_gpio_test_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.420ns (27.935%)  route 3.663ns (72.065%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.620     9.714    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.319    10.033 r  nolabel_line105/R_gpio_test[1]_i_1/O
                         net (fo=2, routed)           0.622    10.656    nolabel_line105/R_gpio_test[1]_i_1_n_0
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[0]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X62Y100        FDRE (Setup_fdre_C_CE)      -0.377    16.241    nolabel_line105/R_gpio_test_reg[0]
  -------------------------------------------------------------------
                         required time                         16.241    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 nolabel_line105/cfg_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/R_gpio_test_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cfg_bram_clkb rise@11.250ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 1.420ns (27.935%)  route 3.663ns (72.065%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    5.573ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         1.023     5.573    nolabel_line105/cfg_bram_clk
    SLICE_X51Y105        FDRE                                         r  nolabel_line105/cfg_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.419     5.992 r  nolabel_line105/cfg_ctrl_state_reg[1]/Q
                         net (fo=12, routed)          1.015     7.006    nolabel_line105/cfg_ctrl_state_reg_n_0_[1]
    SLICE_X53Y103        LUT4 (Prop_lut4_I1_O)        0.324     7.330 r  nolabel_line105/cfg_ctrl_idx[0]_i_2/O
                         net (fo=18, routed)          1.406     8.736    nolabel_line105/cfg_ctrl_idx[0]_i_2_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.358     9.094 r  nolabel_line105/R_gpio_test[1]_i_2/O
                         net (fo=5, routed)           0.620     9.714    nolabel_line105/R_gpio_test[1]_i_2_n_0
    SLICE_X56Y99         LUT4 (Prop_lut4_I3_O)        0.319    10.033 r  nolabel_line105/R_gpio_test[1]_i_1/O
                         net (fo=2, routed)           0.622    10.656    nolabel_line105/R_gpio_test[1]_i_1_n_0
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X62Y100        FDRE                                         r  nolabel_line105/R_gpio_test_reg[1]/C
                         clock pessimism              0.460    16.710    
                         clock uncertainty           -0.092    16.618    
    SLICE_X62Y100        FDRE (Setup_fdre_C_CE)      -0.377    16.241    nolabel_line105/R_gpio_test_reg[1]
  -------------------------------------------------------------------
                         required time                         16.241    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  5.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[4]/Q
                         net (fo=2, routed)           0.158     2.016    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.936    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[3]/Q
                         net (fo=2, routed)           0.158     2.017    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.936    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X55Y103        FDRE                                         r  nolabel_line105/dummy1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/dummy1_reg[17]/Q
                         net (fo=1, routed)           0.056     1.891    nolabel_line105/dummy1_reg_n_0_[17]
    SLICE_X54Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.936 r  nolabel_line105/cfg_bram_din[17]_i_1/O
                         net (fo=1, routed)           0.000     1.936    nolabel_line105/cfg_bram_din[17]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/C
                         clock pessimism             -0.500     1.707    
    SLICE_X54Y103        FDRE (Hold_fdre_C_D)         0.120     1.827    nolabel_line105/cfg_bram_din_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.838%)  route 0.161ns (52.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.148     1.843 r  nolabel_line105/cfg_bram_addr_reg[8]/Q
                         net (fo=2, routed)           0.161     2.004    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[6]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.883    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/cfg_bram_addr_reg[10]/Q
                         net (fo=2, routed)           0.210     2.068    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[8]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.936    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_din_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.905%)  route 0.403ns (74.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/cfg_bram_din_reg[26]/Q
                         net (fo=1, routed)           0.403     2.238    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINB[11]
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.403     2.249    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.474     1.775    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     2.071    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_din_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.113%)  route 0.363ns (68.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  nolabel_line105/cfg_bram_din_reg[28]/Q
                         net (fo=1, routed)           0.363     2.220    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINB[13]
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.403     2.249    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y21         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.752    
    RAMB36_X3Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     2.048    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.148ns (40.880%)  route 0.214ns (59.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.148     1.843 r  nolabel_line105/cfg_bram_addr_reg[5]/Q
                         net (fo=2, routed)           0.214     2.057    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[3]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     1.883    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line105/cfg_bram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.817%)  route 0.215ns (59.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X54Y102        FDRE                                         r  nolabel_line105/cfg_bram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.148     1.843 r  nolabel_line105/cfg_bram_addr_reg[6]/Q
                         net (fo=2, routed)           0.215     2.057    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[4]
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.404     2.250    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.497     1.753    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.129     1.882    nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line105/dummy1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.497%)  route 0.121ns (39.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X55Y107        FDRE                                         r  nolabel_line105/dummy1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/dummy1_reg[21]/Q
                         net (fo=1, routed)           0.121     1.955    nolabel_line105/dummy1_reg_n_0_[21]
    SLICE_X56Y107        LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  nolabel_line105/cfg_bram_din[21]_i_1/O
                         net (fo=1, routed)           0.000     2.000    nolabel_line105/cfg_bram_din[21]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[21]/C
                         clock pessimism             -0.474     1.732    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.091     1.823    nolabel_line105/cfg_bram_din_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cfg_bram_clkb
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line105/bufr_bram_cfg_local_div/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y20   nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X3Y21   nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y102  nolabel_line105/R_acq_size_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X55Y101  nolabel_line105/R_acq_size_a_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y104  nolabel_line105/R_acq_size_a_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y102  nolabel_line105/R_acq_size_a_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y102  nolabel_line105/R_acq_size_a_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y102  nolabel_line105/R_acq_size_a_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y104  nolabel_line105/R_acq_size_a_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X56Y104  nolabel_line105/R_acq_size_a_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y103  nolabel_line105/cfg_bram_din_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X51Y105  nolabel_line105/cfg_bram_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y104  nolabel_line105/cfg_bram_substate_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y104  nolabel_line105/cfg_bram_substate_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X53Y104  nolabel_line105/cfg_bram_write_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X51Y105  nolabel_line105/cfg_commit_done_reg_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X54Y104  nolabel_line190/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X52Y102  nolabel_line105/cfg_bram_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X52Y102  nolabel_line105/cfg_bram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X52Y102  nolabel_line105/cfg_bram_addr_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X56Y107  nolabel_line105/cfg_bram_din_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X54Y107  nolabel_line105/cfg_bram_din_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.625       5.125      SLICE_X54Y107  nolabel_line105/cfg_bram_din_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.017ns  (logic 1.984ns (28.274%)  route 5.033ns (71.726%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.871    10.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I1_O)        0.327    11.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.453    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.031    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                 25.917    

Slack (MET) :             26.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 1.984ns (28.296%)  route 5.028ns (71.704%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 36.737 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.865    10.935    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y58         LUT3 (Prop_lut3_I1_O)        0.327    11.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.489    37.227    
                         clock uncertainty           -0.035    37.191    
    SLICE_X82Y58         FDRE (Setup_fdre_C_D)        0.077    37.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                 26.006    

Slack (MET) :             26.020ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 1.984ns (28.336%)  route 5.018ns (71.664%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 36.737 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.855    10.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y58         LUT3 (Prop_lut3_I1_O)        0.327    11.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.252    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.489    37.227    
                         clock uncertainty           -0.035    37.191    
    SLICE_X82Y58         FDRE (Setup_fdre_C_D)        0.081    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                 26.020    

Slack (MET) :             26.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 1.984ns (29.987%)  route 4.632ns (70.013%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.470    10.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I1_O)        0.327    10.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.867    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.453    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.031    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                 26.318    

Slack (MET) :             26.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 1.984ns (30.005%)  route 4.628ns (69.994%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.735ns = ( 36.735 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.466    10.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y59         LUT3 (Prop_lut3_I1_O)        0.327    10.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.863    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.546    36.735    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.453    37.189    
                         clock uncertainty           -0.035    37.153    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)        0.029    37.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                         -10.863    
  -------------------------------------------------------------------
                         slack                                 26.320    

Slack (MET) :             26.405ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 1.751ns (26.576%)  route 4.838ns (73.424%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.150     9.917    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.674    10.715    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I0_O)        0.124    10.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.514    37.251    
                         clock uncertainty           -0.035    37.215    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)        0.029    37.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.244    
                         arrival time                         -10.839    
  -------------------------------------------------------------------
                         slack                                 26.405    

Slack (MET) :             26.406ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.984ns (29.999%)  route 4.630ns (70.001%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 36.737 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467    10.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y58         LUT3 (Prop_lut3_I1_O)        0.327    10.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.737    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.489    37.227    
                         clock uncertainty           -0.035    37.191    
    SLICE_X82Y58         FDRE (Setup_fdre_C_D)        0.079    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                 26.406    

Slack (MET) :             26.535ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.984ns (30.711%)  route 4.476ns (69.289%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.149     9.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X84Y59         LUT5 (Prop_lut5_I1_O)        0.154    10.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.314    10.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I2_O)        0.327    10.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.711    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.514    37.251    
                         clock uncertainty           -0.035    37.215    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)        0.031    37.246    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 26.535    

Slack (MET) :             26.894ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 1.751ns (28.826%)  route 4.323ns (71.174%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.419     4.670 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.903     6.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y57         LUT4 (Prop_lut4_I2_O)        0.296     6.869 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.110     7.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X84Y57         LUT6 (Prop_lut6_I1_O)        0.124     8.103 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X84Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.653 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.767 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.877     9.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y59         LUT6 (Prop_lut6_I5_O)        0.124     9.768 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.433    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X83Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X83Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.489    37.226    
                         clock uncertainty           -0.035    37.190    
    SLICE_X83Y59         FDRE (Setup_fdre_C_D)        0.029    37.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.219    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                 26.894    

Slack (MET) :             27.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.205ns (24.664%)  route 3.681ns (75.336%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.737ns = ( 36.737 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT5 (Prop_lut5_I3_O)        0.120     6.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.817     7.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X89Y60         LUT4 (Prop_lut4_I1_O)        0.327     7.786 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.507     8.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y60         LUT5 (Prop_lut5_I4_O)        0.116     8.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.728     9.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.548    36.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.453    37.191    
                         clock uncertainty           -0.035    37.155    
    SLICE_X89Y58         FDRE (Setup_fdre_C_R)       -0.633    36.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.522    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                 27.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.075     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X82Y63         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X82Y63         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.394     1.676    
    SLICE_X82Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y62         FDCE (Prop_fdce_C_Q)         0.141     1.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X82Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y62         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.394     1.677    
    SLICE_X82Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.824    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.136%)  route 0.270ns (67.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.581     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X87Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDCE (Prop_fdce_C_Q)         0.128     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.270     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X82Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X82Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.373     1.697    
    SLICE_X82Y64         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.257     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y6  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X92Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X92Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X90Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X90Y63   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X92Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X92Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X91Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X82Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line190/clk_wiz_0/inst/clk_in1
  To Clock:  nolabel_line190/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line190/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.813 }
Period(ns):         5.625
Sources:            { nolabel_line190/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.625       4.376      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.625       94.375     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.813       1.313      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :         2695  Failing Endpoints,  Worst Slack       -2.864ns,  Total Violation    -2506.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.864ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.718ns (11.769%)  route 5.383ns (88.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 5.114 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         5.383     7.781    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X60Y88         LUT2 (Prop_lut2_I1_O)        0.299     8.080 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_79/O
                         net (fo=1, routed)           0.000     8.080    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X60Y88         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.540     5.114    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X60Y88         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.138     5.252    
                         clock uncertainty           -0.067     5.185    
    SLICE_X60Y88         FDRE (Setup_fdre_C_D)        0.031     5.216    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[21].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.216    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -2.864    

Slack (VIOLATED) :        -2.745ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.518ns (8.867%)  route 5.324ns (91.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 5.112 - 3.333 ) 
    Source Clock Delay      (SCD):    1.981ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.716     1.981    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.518     2.499 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]/Q
                         net (fo=48, routed)          5.324     7.823    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_i[1]
    SLICE_X60Y64         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.538     5.112    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X60Y64         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism              0.138     5.250    
                         clock uncertainty           -0.067     5.183    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)       -0.105     5.078    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.078    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 -2.745    

Slack (VIOLATED) :        -2.736ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.718ns (12.362%)  route 5.090ns (87.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 5.049 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         5.090     7.488    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X43Y66         LUT2 (Prop_lut2_I1_O)        0.299     7.787 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_166/O
                         net (fo=1, routed)           0.000     7.787    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X43Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.475     5.049    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X43Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.038     5.087    
                         clock uncertainty           -0.067     5.020    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.031     5.051    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.051    
                         arrival time                          -7.787    
  -------------------------------------------------------------------
                         slack                                 -2.736    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.718ns (12.376%)  route 5.083ns (87.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 5.049 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         5.083     7.481    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.299     7.780 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_161/O
                         net (fo=1, routed)           0.000     7.780    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[5]
    SLICE_X40Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.475     5.049    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X40Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.038     5.087    
                         clock uncertainty           -0.067     5.020    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.031     5.051    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.051    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.729ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.718ns (12.385%)  route 5.079ns (87.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 5.048 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         5.079     7.477    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.299     7.776 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_164/O
                         net (fo=1, routed)           0.000     7.776    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[2]
    SLICE_X39Y67         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.474     5.048    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X39Y67         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.038     5.086    
                         clock uncertainty           -0.067     5.019    
    SLICE_X39Y67         FDRE (Setup_fdre_C_D)        0.029     5.048    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                 -2.729    

Slack (VIOLATED) :        -2.648ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.718ns (12.563%)  route 4.997ns (87.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 5.046 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         4.997     7.395    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.299     7.694 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_144/O
                         net (fo=1, routed)           0.000     7.694    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[22]
    SLICE_X43Y68         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.472     5.046    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X43Y68         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/C
                         clock pessimism              0.038     5.084    
                         clock uncertainty           -0.067     5.017    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.029     5.046    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]
  -------------------------------------------------------------------
                         required time                          5.046    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                 -2.648    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.456ns (12.583%)  route 3.168ns (87.417%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        2.228     2.493    nolabel_line283/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line283/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y145       FDRE                                         r  nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.168     7.476    nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.840     5.401    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.067     5.334    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.830    nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.830    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.622ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.718ns (12.614%)  route 4.974ns (87.386%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 5.049 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         4.974     7.372    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.299     7.671 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_158/O
                         net (fo=1, routed)           0.000     7.671    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[8]
    SLICE_X41Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.475     5.049    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X41Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.038     5.087    
                         clock uncertainty           -0.067     5.020    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.029     5.049    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 -2.622    

Slack (VIOLATED) :        -2.602ns  (required time - arrival time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.718ns (12.660%)  route 4.953ns (87.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 5.049 - 3.333 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.038ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.714     1.979    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X60Y61         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.419     2.398 f  nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit_reg/Q
                         net (fo=199, routed)         4.953     7.351    nolabel_line190/ila_0/inst/ila_core_inst/use_probe_debug_circuit
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.299     7.650 r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig_i_160/O
                         net (fo=1, routed)           0.000     7.650    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[6]
    SLICE_X40Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.475     5.049    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X40Y66         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.038     5.087    
                         clock uncertainty           -0.067     5.020    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)        0.029     5.049    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.049    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                 -2.602    

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.456ns (12.759%)  route 3.118ns (87.241%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        2.228     2.493    nolabel_line283/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line283/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X110Y145       FDRE                                         r  nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.456     4.308 r  nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.118     7.426    nolabel_line283/mipi_csi0/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.841     5.402    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.067     5.335    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.831    nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.831    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                 -2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.640%)  route 0.308ns (62.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.553     0.623    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_i
    SLICE_X49Y86         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.764 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/Q
                         net (fo=1, routed)           0.136     0.900    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.045     0.945 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/serial_data_o_INST_0/O
                         net (fo=2, routed)           0.172     1.117    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X50Y85         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.817     0.894    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X50Y85         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism             -0.012     0.882    
    SLICE_X50Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.065    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.640%)  route 0.308ns (62.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.553     0.623    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/s_dclk_i
    SLICE_X49Y86         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     0.764 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel_reg/Q
                         net (fo=1, routed)           0.136     0.900    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/data_out_sel
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.045     0.945 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/serial_data_o_INST_0/O
                         net (fo=2, routed)           0.172     1.117    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X50Y85         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.817     0.894    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X50Y85         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.012     0.882    
    SLICE_X50Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.065    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[27].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.164ns (30.041%)  route 0.382ns (69.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.580     0.650    nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/CLK_I
    SLICE_X58Y52         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.164     0.814 r  nolabel_line190/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]_replica/Q
                         net (fo=7, routed)           0.382     1.196    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CURR_READ_ADDR_O[6]_repN_alias
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.890     0.967    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y9          RAMB36E1                                     r  nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.007     0.960    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.143    nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X50Y90         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X50Y90         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X50Y90         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X50Y90         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X50Y90         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X50Y90         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.059%)  route 0.220ns (60.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.556     0.626    nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y90         FDRE                                         r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_reg/Q
                         net (fo=25, routed)          0.220     0.987    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.821     0.898    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X50Y90         SRLC32E                                      r  nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism             -0.012     0.886    
    SLICE_X50Y90         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     0.933    nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         3.333       0.160      BUFR_X1Y11       nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y5      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y5      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y10     nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X4Y10     nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y6      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X2Y6      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y15     nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         3.333       0.389      RAMB36_X3Y15     nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         3.333       0.389      RAMB36_X0Y9      nolabel_line190/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X86Y68     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X86Y68     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         1.667       0.417      SLICE_X92Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X86Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X86Y73     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/I0
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         11.250      9.095      BUFGCTRL_X0Y4    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       11.250      88.750     MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       11.250      202.110    MMCME2_ADV_X1Y0  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line368/inst/clk_in1
  To Clock:  nolabel_line368/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line368/inst/clk_in1
Waveform(ns):       { 0.000 2.825 }
Period(ns):         5.650
Sources:            { nolabel_line368/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.650       4.401      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.650       94.350     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         2.825       1.325      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_idelay_refclk_1
  To Clock:  clk_out1_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line368/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.776      IDELAYCTRL_X1Y1  nolabel_line374/nolabel_line215/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    nolabel_line368/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line374/nolabel_line215/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_idelay_refclk_1
  To Clock:  clkfbout_clk_wiz_1_idelay_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       32.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_idelay_refclk_1
Waveform(ns):       { 0.000 33.900 }
Period(ns):         67.800
Sources:            { nolabel_line368/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         67.800      65.645     BUFGCTRL_X0Y5    nolabel_line368/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         67.800      66.551     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       67.800      32.200     MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       67.800      145.560    MMCME2_ADV_X0Y0  nolabel_line368/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_lvds_clk

Setup :            9  Failing Endpoints,  Worst Slack       -2.134ns,  Total Violation      -16.983ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.134ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.632ns  (logic 0.459ns (28.126%)  route 1.173ns (71.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.173     6.947    nolabel_line374/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line374/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -6.947    
  -------------------------------------------------------------------
                         slack                                 -2.134    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.542ns  (logic 0.459ns (29.762%)  route 1.083ns (70.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 5.518 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.083     6.858    nolabel_line374/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.292     5.518    nolabel_line374/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.562    
                         clock uncertainty           -0.035     5.526    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.813    nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.521ns  (logic 0.459ns (30.174%)  route 1.062ns (69.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.062     6.837    nolabel_line374/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line374/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -1.994ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.484ns  (logic 0.459ns (30.924%)  route 1.025ns (69.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           1.025     6.800    nolabel_line374/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line374/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                 -1.994    

Slack (VIOLATED) :        -1.807ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.297ns  (logic 0.459ns (35.380%)  route 0.838ns (64.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 5.510 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.838     6.613    nolabel_line374/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.284     5.510    nolabel_line374/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.554    
                         clock uncertainty           -0.035     5.518    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.805    nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                 -1.807    

Slack (VIOLATED) :        -1.806ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.300ns  (logic 0.459ns (35.307%)  route 0.841ns (64.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.014ns = ( 5.514 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.841     6.615    nolabel_line374/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.288     5.514    nolabel_line374/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.558    
                         clock uncertainty           -0.035     5.522    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.809    nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                 -1.806    

Slack (VIOLATED) :        -1.771ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.253ns  (logic 0.459ns (36.619%)  route 0.794ns (63.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 5.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.794     6.569    nolabel_line374/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.276     5.502    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.546    
                         clock uncertainty           -0.035     5.510    
    ILOGIC_X1Y74         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.797    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.797    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                 -1.771    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.221ns  (logic 0.459ns (37.587%)  route 0.762ns (62.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns = ( 5.508 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.762     6.537    nolabel_line374/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.282     5.508    nolabel_line374/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.552    
                         clock uncertainty           -0.035     5.516    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.803    nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.803    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.151ns  (logic 0.459ns (39.887%)  route 0.692ns (60.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.005ns = ( 5.505 - 2.500 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510     3.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806     5.315    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.692     6.466    nolabel_line374/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.370     3.794    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       1.432     5.226 f  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.279     5.505    nolabel_line374/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.549    
                         clock uncertainty           -0.035     5.513    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.713     4.800    nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.800    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                 -1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.481ns  (logic 0.146ns (30.369%)  route 0.335ns (69.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 3.327 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.335     3.606    nolabel_line374/asi2_mod_inst2/ce
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.100     3.327    nolabel_line374/asi2_mod_inst2/adc_clk_in_p
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.292    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.278    nolabel_line374/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.278    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.520ns  (logic 0.146ns (28.069%)  route 0.374ns (71.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 3.330 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.374     3.645    nolabel_line374/asi2_mod_inst5/ce
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.103     3.330    nolabel_line374/asi2_mod_inst5/adc_clk_in_p
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.295    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.281    nolabel_line374/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.556ns  (logic 0.146ns (26.259%)  route 0.410ns (73.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.410     3.681    nolabel_line374/asi2_mod_inst6/ce
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line374/asi2_mod_inst6/adc_clk_in_p
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line374/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.555ns  (logic 0.146ns (26.290%)  route 0.409ns (73.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.409     3.680    nolabel_line374/asi2_mod_inst7/ce
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line374/asi2_mod_inst7/adc_clk_in_p
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line374/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.563ns  (logic 0.146ns (25.912%)  route 0.417ns (74.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 3.325 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.417     3.688    nolabel_line374/nolabel_line229/ce
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.098     3.325    nolabel_line374/nolabel_line229/adc_clk_in_p
    ILOGIC_X1Y74         ISERDESE2                                    r  nolabel_line374/nolabel_line229/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.290    
    ILOGIC_X1Y74         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.276    nolabel_line374/nolabel_line229/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.620ns  (logic 0.146ns (23.540%)  route 0.474ns (76.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.474     3.745    nolabel_line374/asi2_mod_inst1/ce
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line374/asi2_mod_inst1/adc_clk_in_p
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line374/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.646ns  (logic 0.146ns (22.591%)  route 0.500ns (77.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 3.332 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.500     3.771    nolabel_line374/asi2_mod_inst3/ce
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.105     3.332    nolabel_line374/asi2_mod_inst3/adc_clk_in_p
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.297    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.283    nolabel_line374/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.677ns  (logic 0.146ns (21.560%)  route 0.531ns (78.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 3.335 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.531     3.802    nolabel_line374/asi2_mod_inst4/ce
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.108     3.335    nolabel_line374/asi2_mod_inst4/adc_clk_in_p
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.300    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.286    nolabel_line374/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 nolabel_line374/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.708ns  (logic 0.146ns (20.623%)  route 0.562ns (79.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns = ( 3.337 - 2.000 ) 
    Source Clock Delay      (SCD):    1.125ns = ( 3.125 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     2.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.253     3.125    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.146     3.271 r  nolabel_line374/g_ce_clkdiv_reg/Q
                         net (fo=9, routed)           0.562     3.833    nolabel_line374/asi2_mod_inst0/ce
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.280     2.710    nolabel_line374/adc_clk_unbuf
    BUFIO_X1Y6           BUFIO (Prop_bufio_I_O)       0.517     3.227 r  nolabel_line374/nolabel_line163/O
                         net (fo=18, routed)          0.110     3.337    nolabel_line374/asi2_mod_inst0/adc_clk_in_p
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.302    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.014     3.288    nolabel_line374/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  0.545    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_data_clk

Setup :           11  Failing Endpoints,  Worst Slack       -3.328ns,  Total Violation      -28.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.843ns  (logic 0.580ns (20.398%)  route 2.263ns (79.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.141ns = ( 65.016 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.847    65.016    nolabel_line81/clk_master
    SLICE_X110Y76        FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.456    65.472 r  nolabel_line81/g_rst_gen_reg_reg_replica_1/Q
                         net (fo=4, routed)           1.631    67.103    nolabel_line374/g_rst_gen_repN_1_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I0_O)        0.124    67.227 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=1, routed)           0.632    67.859    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X111Y76        FDRE (Setup_fdre_C_R)       -0.426    64.531    nolabel_line374/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         64.531    
                         arrival time                         -67.859    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.017ns  (logic 0.773ns (38.323%)  route 1.244ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.678    67.034    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X112Y76        FDRE (Setup_fdre_C_R)       -0.519    64.438    nolabel_line374/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         64.438    
                         arrival time                         -67.034    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        1.974ns  (logic 0.773ns (39.161%)  route 1.201ns (60.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 65.050 - 62.000 ) 
    Source Clock Delay      (SCD):    3.142ns = ( 65.017 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848    65.017    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.478    65.495 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.566    66.061    nolabel_line374/rst_gen_clkloss_reg_n_0_repN_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I2_O)        0.295    66.356 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.635    66.991    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.748    65.050    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.050    
                         clock uncertainty           -0.092    64.958    
    SLICE_X111Y77        FDRE (Setup_fdre_C_R)       -0.426    64.532    nolabel_line374/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                         64.532    
                         arrival time                         -66.991    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_state_complete_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (adc_data_clk fall@62.000ns - clk_fpga_0 rise@61.875ns)
  Data Path Delay:        2.319ns  (logic 0.704ns (30.361%)  route 1.615ns (69.639%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 65.049 - 62.000 ) 
    Source Clock Delay      (SCD):    3.146ns = ( 65.021 - 61.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     61.875    61.875 r  
    PS7_X0Y0             PS7                          0.000    61.875 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    63.068    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    63.169 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.852    65.021    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.456    65.477 f  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.787    66.264    nolabel_line374/nolabel_line229/rst_gen_bitslip
    SLICE_X111Y74        LUT2 (Prop_lut2_I1_O)        0.124    66.388 f  nolabel_line374/nolabel_line229/rst_gen_INST_0/O
                         net (fo=2, routed)           0.828    67.216    nolabel_line374/rst_gen_bitslip
    SLICE_X113Y76        LUT4 (Prop_lut4_I2_O)        0.124    67.340 r  nolabel_line374/g_rst_clkdiv_state_complete_i_1/O
                         net (fo=1, routed)           0.000    67.340    nolabel_line374/g_rst_clkdiv_state_complete_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_state_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     62.000    62.000 f  
    U18                                               0.000    62.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    62.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    62.924 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.459    63.383    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    64.302 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.747    65.049    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_state_complete_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    65.049    
                         clock uncertainty           -0.092    64.957    
    SLICE_X113Y76        FDRE (Setup_fdre_C_D)        0.034    64.991    nolabel_line374/g_rst_clkdiv_state_complete_reg
  -------------------------------------------------------------------
                         required time                         64.991    
                         arrival time                         -67.340    
  -------------------------------------------------------------------
                         slack                                 -2.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_ce_clkdiv_reg/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.327%)  route 0.495ns (72.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 91.460 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.229    91.643    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.287    91.460    nolabel_line374/adc_data_clk
    SLICE_X111Y77        FDRE                                         r  nolabel_line374/g_ce_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.460    
                         clock uncertainty            0.092    91.552    
    SLICE_X111Y77        FDRE (Hold_fdre_C_R)        -0.011    91.541    nolabel_line374/g_ce_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.541    
                         arrival time                          91.643    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.205%)  route 0.524ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.266    91.369    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X113Y77        LUT3 (Prop_lut3_I1_O)        0.045    91.414 r  nolabel_line374/g_ce_clkdiv_i_1_comp_replica/O
                         net (fo=8, routed)           0.258    91.672    nolabel_line374/g_ce_clkdiv_i_1_n_0_repN
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X112Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X112Y76        FDRE (Hold_fdre_C_R)         0.013    91.563    nolabel_line374/g_rst_clkdiv_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        -91.563    
                         arrival time                          91.672    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.919%)  route 0.505ns (73.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.963ns = ( 90.963 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.627    90.963    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    91.104 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/Q
                         net (fo=4, routed)           0.273    91.376    nolabel_line374/rst_gen_bitslip_alias
    SLICE_X111Y76        LUT3 (Prop_lut3_I1_O)        0.045    91.421 r  nolabel_line374/g_ce_clkdiv_i_1_comp/O
                         net (fo=1, routed)           0.232    91.654    nolabel_line374/g_ce_clkdiv_i_1_n_0
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X111Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_ctr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X111Y76        FDRE (Hold_fdre_C_R)        -0.011    91.539    nolabel_line374/g_rst_clkdiv_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        -91.539    
                         arrival time                          91.654    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line374/g_rst_clkdiv_reg/D
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        0.838ns  (logic 0.291ns (34.726%)  route 0.547ns (65.274%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 91.458 - 90.000 ) 
    Source Clock Delay      (SCD):    0.962ns = ( 90.962 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    90.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.626    90.962    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.148    91.110 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/Q
                         net (fo=3, routed)           0.225    91.334    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_n_0_repN
    SLICE_X111Y74        LUT2 (Prop_lut2_I0_O)        0.098    91.432 r  nolabel_line374/nolabel_line229/rst_gen_INST_0/O
                         net (fo=2, routed)           0.322    91.755    nolabel_line374/rst_gen_bitslip
    SLICE_X113Y76        LUT4 (Prop_lut4_I2_O)        0.045    91.800 r  nolabel_line374/g_rst_clkdiv_i_1/O
                         net (fo=1, routed)           0.000    91.800    nolabel_line374/g_rst_clkdiv_i_1_n_0
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk fall edge)
                                                     90.000    90.000 f  
    U18                                               0.000    90.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000    90.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430    90.430 f  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.311    90.741    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432    91.173 f  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.285    91.458    nolabel_line374/adc_data_clk
    SLICE_X113Y76        FDRE                                         r  nolabel_line374/g_rst_clkdiv_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    91.458    
                         clock uncertainty            0.092    91.550    
    SLICE_X113Y76        FDRE (Hold_fdre_C_D)         0.098    91.648    nolabel_line374/g_rst_clkdiv_reg
  -------------------------------------------------------------------
                         required time                        -91.648    
                         arrival time                          91.800    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack      -10.273ns,  Total Violation     -163.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.273ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.273    

Slack (VIOLATED) :        -10.273ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.273    

Slack (VIOLATED) :        -10.273ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.273    

Slack (VIOLATED) :        -10.273ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X113Y73        FDRE (Setup_fdre_C_R)       -0.117    28.876    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         28.876    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.273    

Slack (VIOLATED) :        -10.268ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.268    

Slack (VIOLATED) :        -10.268ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.268    

Slack (VIOLATED) :        -10.268ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.268    

Slack (VIOLATED) :        -10.268ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.268    

Slack (VIOLATED) :        -10.268ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.268    

Slack (VIOLATED) :        -10.268ns  (required time - arrival time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_lvds_clk rise@28.000ns)
  Data Path Delay:        1.049ns  (logic 0.452ns (43.083%)  route 0.597ns (56.917%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            10.100ns
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.960ns = ( 29.085 - 28.125 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 28.000 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                     28.000    28.000 r  
                         input delay                 10.100    38.100    
    P19                                               0.000    38.100 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000    38.100    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.395    38.495 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.465    38.960    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.057    39.017 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.132    39.149    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    28.435    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    28.461 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.624    29.085    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]/C
                         clock pessimism              0.000    29.085    
                         clock uncertainty           -0.092    28.993    
    SLICE_X112Y73        FDRE (Setup_fdre_C_R)       -0.112    28.881    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.881    
                         arrival time                         -39.149    
  -------------------------------------------------------------------
                         slack                                -10.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.170ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.990ns (55.903%)  route 0.781ns (44.097%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.781    11.570    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.671 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_state_i_1/O
                         net (fo=1, routed)           0.000    11.671    nolabel_line374/nolabel_line229/rst_gen_clkloss_state_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.270     3.501    nolabel_line374/nolabel_line229/rst_gen_clkloss_state_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                          11.671    
  -------------------------------------------------------------------
                         slack                                  8.170    

Slack (MET) :             8.173ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.990ns (55.840%)  route 0.783ns (44.160%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.783    11.572    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.673 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=2, routed)           0.000    11.673    nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.269     3.500    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                          11.673    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.178ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/last_fclk_comb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.889ns (52.235%)  route 0.813ns (47.766%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.813    11.602    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/last_fclk_comb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X113Y74        FDRE                                         r  nolabel_line374/nolabel_line229/last_fclk_comb_reg/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X113Y74        FDRE (Hold_fdre_C_D)         0.193     3.424    nolabel_line374/nolabel_line229/last_fclk_comb_reg
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                          11.602    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.484ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.990ns (48.238%)  route 1.062ns (51.762%))
  Logic Levels:           2  (IBUFDS=1 LUT5=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.783    11.572    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X113Y74        LUT5 (Prop_lut5_I3_O)        0.101    11.673 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1/O
                         net (fo=2, routed)           0.279    11.952    nolabel_line374/nolabel_line229/rst_gen_clkloss_i_1_n_0
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.848     3.142    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y72        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica/C
                         clock pessimism              0.000     3.142    
                         clock uncertainty            0.092     3.234    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.234     3.468    nolabel_line374/nolabel_line229/rst_gen_clkloss_reg_replica
  -------------------------------------------------------------------
                         required time                         -3.468    
                         arrival time                          11.952    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.675ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.990ns (48.488%)  route 1.052ns (51.512%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.760    11.549    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X109Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.650 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_replica/O
                         net (fo=2, routed)           0.291    11.941    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0_repN
    SLICE_X108Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X108Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X108Y73        FDRE (Hold_fdre_C_R)         0.036     3.267    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                          11.941    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.675ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.990ns (48.488%)  route 1.052ns (51.512%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.760    11.549    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X109Y74        LUT4 (Prop_lut4_I2_O)        0.101    11.650 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_replica/O
                         net (fo=2, routed)           0.291    11.941    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0_repN
    SLICE_X108Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.845     3.139    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X108Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]/C
                         clock pessimism              0.000     3.139    
                         clock uncertainty            0.092     3.231    
    SLICE_X108Y73        FDRE (Hold_fdre_C_R)         0.036     3.267    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                          11.941    
  -------------------------------------------------------------------
                         slack                                  8.675    

Slack (MET) :             8.774ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.990ns (46.192%)  route 1.153ns (53.808%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.869    11.658    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.759 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.284    12.043    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.043    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.774ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.990ns (46.192%)  route 1.153ns (53.808%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.869    11.658    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.759 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.284    12.043    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.043    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.774ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.990ns (46.192%)  route 1.153ns (53.808%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.869    11.658    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.759 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.284    12.043    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.043    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.774ns  (arrival time - required time)
  Source:                 adc_fclk_n
                            (input port clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_lvds_clk rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.990ns (46.192%)  route 1.153ns (53.808%))
  Logic Levels:           2  (IBUFDS=1 LUT4=1)
  Input Delay:            9.900ns
  Clock Path Skew:        3.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_lvds_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  9.900     9.900    
    P19                                               0.000     9.900 f  adc_fclk_n (IN)
                         net (fo=0)                   0.000     9.900    nolabel_line374/adc_fclk_n
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.889    10.789 r  nolabel_line374/nolabel_line141/O
                         net (fo=6, routed)           0.869    11.658    nolabel_line374/nolabel_line229/adc_frame_clock_in
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.101    11.759 r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1/O
                         net (fo=10, routed)          0.284    12.043    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr[0]_i_1_n_0
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.847     3.141    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X112Y73        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]/C
                         clock pessimism              0.000     3.141    
                         clock uncertainty            0.092     3.233    
    SLICE_X112Y73        FDRE (Hold_fdre_C_R)         0.036     3.269    nolabel_line374/nolabel_line229/rst_gen_clkloss_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                          12.043    
  -------------------------------------------------------------------
                         slack                                  8.774    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.996ns,  Total Violation       -9.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.996ns  (required time - arrival time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.599ns  (logic 0.828ns (31.857%)  route 1.771ns (68.143%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 30.979 - 28.125 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 31.315 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.806    31.315    nolabel_line374/nolabel_line229/adc_clk_div_in
    SLICE_X110Y77        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y77        FDRE (Prop_fdre_C_Q)         0.456    31.771 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[2]/Q
                         net (fo=2, routed)           1.035    32.806    nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[2]
    SLICE_X111Y79        LUT6 (Prop_lut6_I2_O)        0.124    32.930 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_4/O
                         net (fo=1, routed)           0.263    33.193    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_4_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I3_O)        0.124    33.317 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_3/O
                         net (fo=1, routed)           0.473    33.790    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_3_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I3_O)        0.124    33.914 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000    33.914    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.675    30.979    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000    30.979    
                         clock uncertainty           -0.092    30.887    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.031    30.918    nolabel_line374/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         30.918    
                         arrival time                         -33.914    
  -------------------------------------------------------------------
                         slack                                 -2.996    

Slack (VIOLATED) :        -2.765ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        2.104ns  (logic 0.704ns (33.453%)  route 1.400ns (66.546%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 30.841 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.977    31.486    adc_data_clk
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.456    31.942 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.597    32.540    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X55Y98         LUT3 (Prop_lut3_I0_O)        0.124    32.664 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.803    33.467    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.124    33.591 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000    33.591    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.537    30.841    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000    30.841    
                         clock uncertainty           -0.092    30.749    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.077    30.826    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         30.826    
                         arrival time                         -33.591    
  -------------------------------------------------------------------
                         slack                                 -2.765    

Slack (VIOLATED) :        -2.357ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.701ns  (logic 0.704ns (41.399%)  route 0.997ns (58.601%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 30.841 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.977    31.486    adc_data_clk
    SLICE_X55Y98         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456    31.942 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.521    32.464    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X55Y98         LUT3 (Prop_lut3_I0_O)        0.124    32.588 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.475    33.063    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124    33.187 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000    33.187    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.537    30.841    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000    30.841    
                         clock uncertainty           -0.092    30.749    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.081    30.830    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         30.830    
                         arrival time                         -33.187    
  -------------------------------------------------------------------
                         slack                                 -2.357    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 rise@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.208%)  route 0.575ns (55.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 30.945 - 28.125 ) 
    Source Clock Delay      (SCD):    3.486ns = ( 31.486 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.510    29.477    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.977    31.486    adc_data_clk
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.456    31.942 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.575    32.518    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     28.125    28.125 r  
    PS7_X0Y0             PS7                          0.000    28.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    29.304 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.641    30.945    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000    30.945    
                         clock uncertainty           -0.092    30.854    
    SLICE_X53Y100        FDSE (Setup_fdse_C_D)       -0.061    30.793    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         30.793    
                         arrival time                         -32.518    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.621%)  route 0.618ns (56.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.618     1.096    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y54         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.265     3.735    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.372%)  route 0.594ns (58.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.594     1.013    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X64Y57         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)       -0.278     3.722    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          3.722    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.191%)  route 0.598ns (58.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.598     1.017    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X56Y57         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X56Y57         FDRE (Setup_fdre_C_D)       -0.270     3.730    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.358%)  route 0.594ns (58.642%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.594     1.013    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y57         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.270     3.730    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.217%)  route 0.650ns (58.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.650     1.106    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y55         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)       -0.103     3.897    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.897    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.977ns  (logic 0.478ns (48.901%)  route 0.499ns (51.099%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54                                      0.000     0.000 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y54         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.499     0.977    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X66Y55         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X66Y55         FDRE (Setup_fdre_C_D)       -0.224     3.776    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/fifo_generator_0_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  2.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.231ns (53.551%)  route 0.200ns (46.449%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.254     1.126    nolabel_line374/nolabel_line229/adc_clk_div_in
    SLICE_X110Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141     1.267 f  nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[10]/Q
                         net (fo=3, routed)           0.076     1.343    nolabel_line374/nolabel_line229/rst_gen_bitslip_ctr_reg[10]
    SLICE_X111Y79        LUT5 (Prop_lut5_I0_O)        0.045     1.388 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_2/O
                         net (fo=1, routed)           0.124     1.512    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_2_n_0
    SLICE_X111Y79        LUT5 (Prop_lut5_I0_O)        0.045     1.557 r  nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1/O
                         net (fo=1, routed)           0.000     1.557    nolabel_line374/nolabel_line229/rst_gen_bitslip_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.897     1.263    nolabel_line374/nolabel_line229/clk_ref
    SLICE_X111Y79        FDRE                                         r  nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/C
                         clock pessimism              0.000     1.263    
                         clock uncertainty            0.092     1.355    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.092     1.447    nolabel_line374/nolabel_line229/rst_gen_bitslip_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.200%)  route 0.248ns (63.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.323     1.195    adc_data_clk
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[2]/Q
                         net (fo=2, routed)           0.248     1.585    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[2]
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.907     1.273    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]/C
                         clock pessimism              0.000     1.273    
                         clock uncertainty            0.092     1.365    
    SLICE_X53Y100        FDSE (Hold_fdse_C_D)         0.070     1.435    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.231ns (40.991%)  route 0.333ns (59.009%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.323     1.195    adc_data_clk
    SLICE_X55Y98         FDRE                                         r  trig_sub_word_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[0]/Q
                         net (fo=4, routed)           0.181     1.517    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[0]
    SLICE_X55Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.562 f  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2/O
                         net (fo=1, routed)           0.151     1.714    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_2_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[0]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.846     1.212    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.092     1.304    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.121     1.425    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 trig_sub_word_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.888%)  route 0.493ns (68.112%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line374/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line374/nolabel_line147/O
                         net (fo=2, routed)           0.206     0.601    nolabel_line374/adc_clk_unbuf
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line374/bufr_adc_ref_clkdiv/O
                         net (fo=168, routed)         0.323     1.195    adc_data_clk
    SLICE_X55Y99         FDRE                                         r  trig_sub_word_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.336 r  trig_sub_word_test_reg[1]/Q
                         net (fo=3, routed)           0.214     1.550    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_SUB_WORD[1]
    SLICE_X55Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.595 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2/O
                         net (fo=1, routed)           0.279     1.874    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_2_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.919 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.919    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS[1]_i_1_n_0
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.846     1.212    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.092     1.304    
    SLICE_X54Y98         FDRE (Hold_fdre_C_D)         0.120     1.424    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.716ns (29.745%)  route 1.691ns (70.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 8.515 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X55Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_a_reg[6]/Q
                         net (fo=1, routed)           1.691     7.637    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[6]
    SLICE_X54Y101        LUT5 (Prop_lut5_I4_O)        0.297     7.934 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.934    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[6]_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.711     8.515    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]/C
                         clock pessimism              0.115     8.630    
                         clock uncertainty           -0.092     8.539    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)        0.079     8.618    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.642ns (32.162%)  route 1.354ns (67.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 8.444 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y106        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.518     6.044 r  nolabel_line105/R_acq_size_a_reg[21]/Q
                         net (fo=1, routed)           1.354     7.398    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[21]
    SLICE_X53Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.522 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.522    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[21]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.640     8.444    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]/C
                         clock pessimism              0.115     8.559    
                         clock uncertainty           -0.092     8.468    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)        0.029     8.497    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[21]
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.715ns (37.921%)  route 1.171ns (62.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 8.342 - 5.625 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.419     5.947 r  nolabel_line105/R_acq_size_a_reg[1]/Q
                         net (fo=1, routed)           1.171     7.117    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[1]
    SLICE_X56Y99         LUT5 (Prop_lut5_I4_O)        0.296     7.413 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     7.413    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1_n_0
    SLICE_X56Y99         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.538     8.342    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y99         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/C
                         clock pessimism              0.115     8.457    
                         clock uncertainty           -0.092     8.365    
    SLICE_X56Y99         FDRE (Setup_fdre_C_D)        0.029     8.394    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.394    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.642ns (32.770%)  route 1.317ns (67.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 8.444 - 5.625 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.976     5.526    nolabel_line105/cfg_bram_clk
    SLICE_X54Y106        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.518     6.044 r  nolabel_line105/R_acq_size_a_reg[23]/Q
                         net (fo=1, routed)           1.317     7.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[23]
    SLICE_X53Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.485 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[23]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.640     8.444    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]/C
                         clock pessimism              0.115     8.559    
                         clock uncertainty           -0.092     8.468    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)        0.031     8.499    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[23]
  -------------------------------------------------------------------
                         required time                          8.499    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.580ns (28.088%)  route 1.485ns (71.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 8.515 - 5.625 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y101        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.456     5.984 r  nolabel_line105/R_acq_size_b_reg[2]/Q
                         net (fo=1, routed)           1.485     7.468    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[2]
    SLICE_X54Y101        LUT5 (Prop_lut5_I2_O)        0.124     7.592 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.592    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[2]_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.711     8.515    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]/C
                         clock pessimism              0.115     8.630    
                         clock uncertainty           -0.092     8.539    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)        0.081     8.620    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.716ns (35.648%)  route 1.293ns (64.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 8.515 - 5.625 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y102        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.419     5.947 r  nolabel_line105/R_acq_size_a_reg[8]/Q
                         net (fo=1, routed)           1.293     7.239    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[8]
    SLICE_X56Y103        LUT5 (Prop_lut5_I4_O)        0.297     7.536 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.536    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[8]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.711     8.515    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]/C
                         clock pessimism              0.115     8.630    
                         clock uncertainty           -0.092     8.539    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.032     8.571    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.718ns (36.815%)  route 1.232ns (63.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 8.514 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_a_reg[19]/Q
                         net (fo=1, routed)           1.232     7.178    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[19]
    SLICE_X55Y104        LUT5 (Prop_lut5_I4_O)        0.299     7.477 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[19]_i_1/O
                         net (fo=1, routed)           0.000     7.477    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[19]_i_1_n_0
    SLICE_X55Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.710     8.514    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X55Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]/C
                         clock pessimism              0.115     8.629    
                         clock uncertainty           -0.092     8.538    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)        0.029     8.567    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[19]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.860%)  route 1.362ns (70.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 8.515 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X59Y103        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.456     5.983 r  nolabel_line105/R_acq_size_b_reg[12]/Q
                         net (fo=1, routed)           1.362     7.345    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[12]
    SLICE_X56Y103        LUT5 (Prop_lut5_I2_O)        0.124     7.469 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[12]_i_1/O
                         net (fo=1, routed)           0.000     7.469    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[12]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.711     8.515    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]/C
                         clock pessimism              0.115     8.630    
                         clock uncertainty           -0.092     8.539    
    SLICE_X56Y103        FDRE (Setup_fdre_C_D)        0.029     8.568    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.568    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.715ns (40.401%)  route 1.055ns (59.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 8.445 - 5.625 ) 
    Source Clock Delay      (SCD):    5.528ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978     5.528    nolabel_line105/cfg_bram_clk
    SLICE_X56Y101        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.419     5.947 r  nolabel_line105/R_acq_size_b_reg[5]/Q
                         net (fo=1, routed)           1.055     7.001    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[5]
    SLICE_X53Y101        LUT5 (Prop_lut5_I2_O)        0.296     7.297 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.297    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[5]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.641     8.445    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/C
                         clock pessimism              0.115     8.560    
                         clock uncertainty           -0.092     8.469    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.029     8.498    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.498    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 nolabel_line105/R_acq_size_a_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.716ns (39.136%)  route 1.114ns (60.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 8.514 - 5.625 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225     3.519    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031     4.550 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.977     5.527    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.419     5.946 r  nolabel_line105/R_acq_size_a_reg[22]/Q
                         net (fo=1, routed)           1.114     7.059    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[22]
    SLICE_X55Y104        LUT5 (Prop_lut5_I4_O)        0.297     7.356 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1/O
                         net (fo=1, routed)           0.000     7.356    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[22]_i_1_n_0
    SLICE_X55Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.710     8.514    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X55Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]/C
                         clock pessimism              0.115     8.629    
                         clock uncertainty           -0.092     8.538    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)        0.031     8.569    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[22]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  1.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.447%)  route 0.263ns (58.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y102        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_acq_size_b_reg[0]/Q
                         net (fo=1, routed)           0.263     2.098    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[0]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.143 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.143    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[0]_i_1_n_0
    SLICE_X56Y99         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.848     1.214    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y99         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.092     1.276    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.540%)  route 0.386ns (67.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X55Y105        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_b_reg[25]/Q
                         net (fo=1, routed)           0.386     2.220    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[25]
    SLICE_X54Y105        LUT5 (Prop_lut5_I2_O)        0.045     2.265 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1/O
                         net (fo=1, routed)           0.000     2.265    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[25]_i_1_n_0
    SLICE_X54Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.931     1.297    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]/C
                         clock pessimism             -0.030     1.267    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.120     1.387    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.246ns (42.762%)  route 0.329ns (57.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X54Y106        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148     1.842 r  nolabel_line105/R_acq_size_a_reg[28]/Q
                         net (fo=1, routed)           0.329     2.171    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[28]
    SLICE_X54Y105        LUT5 (Prop_lut5_I4_O)        0.098     2.269 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.269    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[28]_i_1_n_0
    SLICE_X54Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.931     1.297    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]/C
                         clock pessimism             -0.030     1.267    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.121     1.388    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.879%)  route 0.363ns (66.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_a_reg[15]/Q
                         net (fo=1, routed)           0.363     2.198    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[15]
    SLICE_X56Y103        LUT5 (Prop_lut5_I4_O)        0.045     2.243 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.243    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[15]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.933     1.299    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y103        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]/C
                         clock pessimism             -0.030     1.269    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.092     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.702%)  route 0.366ns (66.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.321     1.693    nolabel_line105/cfg_bram_clk
    SLICE_X60Y104        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  nolabel_line105/R_acq_size_b_reg[17]/Q
                         net (fo=1, routed)           0.366     2.199    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[17]
    SLICE_X57Y104        LUT5 (Prop_lut5_I2_O)        0.045     2.244 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.244    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[17]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.933     1.299    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]/C
                         clock pessimism             -0.030     1.269    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.091     1.360    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.962%)  route 0.342ns (62.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X54Y106        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  nolabel_line105/R_acq_size_a_reg[24]/Q
                         net (fo=1, routed)           0.342     2.199    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[24]
    SLICE_X55Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.244 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.244    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[24]_i_1_n_0
    SLICE_X55Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.931     1.297    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X55Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]/C
                         clock pessimism             -0.030     1.267    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.092     1.359    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.313%)  route 0.372ns (66.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X56Y104        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_acq_size_a_reg[18]/Q
                         net (fo=1, routed)           0.372     2.207    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[18]
    SLICE_X57Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.252 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.252    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[18]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.933     1.299    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X57Y104        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[18]/C
                         clock pessimism             -0.030     1.269    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.092     1.361    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.226ns (42.463%)  route 0.306ns (57.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X55Y101        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  nolabel_line105/R_acq_size_a_reg[5]/Q
                         net (fo=1, routed)           0.306     2.129    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[5]
    SLICE_X53Y101        LUT5 (Prop_lut5_I4_O)        0.098     2.227 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.227    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[5]_i_1_n_0
    SLICE_X53Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.907     1.273    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y101        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]/C
                         clock pessimism             -0.030     1.243    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.091     1.334    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.856%)  route 0.293ns (61.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X56Y101        FDRE                                         r  nolabel_line105/R_acq_size_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_acq_size_b_reg[1]/Q
                         net (fo=1, routed)           0.293     2.128    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_B[1]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.173 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[1]_i_1_n_0
    SLICE_X56Y99         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.848     1.214    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X56Y99         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.091     1.275    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 nolabel_line105/R_acq_size_a_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.247ns (41.590%)  route 0.347ns (58.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X54Y106        FDRE                                         r  nolabel_line105/R_acq_size_a_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.148     1.842 r  nolabel_line105/R_acq_size_a_reg[27]/Q
                         net (fo=1, routed)           0.347     2.188    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/ACQ_DEPTH_A[27]
    SLICE_X54Y105        LUT5 (Prop_lut5_I4_O)        0.099     2.287 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.287    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter[27]_i_1_n_0
    SLICE_X54Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.931     1.297    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y105        FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]/C
                         clock pessimism             -0.030     1.267    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.121     1.388    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/acq_axi_downcounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.900    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  cfg_bram_clkb

Setup :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.627ns  (logic 0.580ns (8.752%)  route 6.047ns (91.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    3.125ns = ( 8.750 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.831     8.750    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y103        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDSE (Prop_fdse_C_Q)         0.456     9.206 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[7]/Q
                         net (fo=1, routed)           6.047    15.253    nolabel_line105/R_acq_trigger_ptr[7]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124    15.377 r  nolabel_line105/cfg_bram_din[7]_i_1/O
                         net (fo=1, routed)           0.000    15.377    nolabel_line105/cfg_bram_din[7]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[7]/C
                         clock pessimism              0.115    16.364    
                         clock uncertainty           -0.092    16.272    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)        0.079    16.351    nolabel_line105/cfg_bram_din_reg[7]
  -------------------------------------------------------------------
                         required time                         16.351    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.251ns  (logic 0.580ns (9.279%)  route 5.671ns (90.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 16.249 - 11.250 ) 
    Source Clock Delay      (SCD):    3.200ns = ( 8.825 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.906     8.825    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X60Y103        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDSE (Prop_fdse_C_Q)         0.456     9.281 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[20]/Q
                         net (fo=1, routed)           5.671    14.952    nolabel_line105/R_acq_trigger_ptr[20]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.124    15.076 r  nolabel_line105/cfg_bram_din[20]_i_1/O
                         net (fo=1, routed)           0.000    15.076    nolabel_line105/cfg_bram_din[20]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.909    16.249    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[20]/C
                         clock pessimism              0.115    16.364    
                         clock uncertainty           -0.092    16.272    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)        0.081    16.353    nolabel_line105/cfg_bram_din_reg[20]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.078ns  (logic 0.580ns (9.543%)  route 5.498ns (90.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.125ns = ( 8.750 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.831     8.750    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y104        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDSE (Prop_fdse_C_Q)         0.456     9.206 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[26]/Q
                         net (fo=1, routed)           5.498    14.704    nolabel_line105/R_acq_trigger_ptr[26]
    SLICE_X56Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.828 r  nolabel_line105/cfg_bram_din[26]_i_1/O
                         net (fo=1, routed)           0.000    14.828    nolabel_line105/cfg_bram_din[26]_i_1_n_0
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[26]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X56Y105        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[26]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.965ns  (logic 0.580ns (9.724%)  route 5.385ns (90.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 16.250 - 11.250 ) 
    Source Clock Delay      (SCD):    3.125ns = ( 8.750 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.831     8.750    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y104        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDSE (Prop_fdse_C_Q)         0.456     9.206 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[24]/Q
                         net (fo=1, routed)           5.385    14.591    nolabel_line105/R_acq_trigger_ptr[24]
    SLICE_X56Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.715 r  nolabel_line105/cfg_bram_din[24]_i_1/O
                         net (fo=1, routed)           0.000    14.715    nolabel_line105/cfg_bram_din[24]_i_1_n_0
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.910    16.250    nolabel_line105/cfg_bram_clk
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[24]/C
                         clock pessimism              0.115    16.365    
                         clock uncertainty           -0.092    16.273    
    SLICE_X56Y105        FDRE (Setup_fdre_C_D)        0.031    16.304    nolabel_line105/cfg_bram_din_reg[24]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                         -14.715    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.949ns  (logic 0.580ns (9.749%)  route 5.369ns (90.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.126ns = ( 8.751 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.832     8.751    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y101        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDSE (Prop_fdse_C_Q)         0.456     9.207 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[12]/Q
                         net (fo=1, routed)           5.369    14.576    nolabel_line105/R_acq_trigger_ptr[12]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.700 r  nolabel_line105/cfg_bram_din[12]_i_1/O
                         net (fo=1, routed)           0.000    14.700    nolabel_line105/cfg_bram_din[12]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X58Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[12]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)        0.081    16.355    nolabel_line105/cfg_bram_din_reg[12]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.907ns  (logic 0.580ns (9.819%)  route 5.327ns (90.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 16.295 - 11.250 ) 
    Source Clock Delay      (SCD):    3.125ns = ( 8.750 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.831     8.750    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y103        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDSE (Prop_fdse_C_Q)         0.456     9.206 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[9]/Q
                         net (fo=1, routed)           5.327    14.533    nolabel_line105/R_acq_trigger_ptr[9]
    SLICE_X53Y103        LUT6 (Prop_lut6_I1_O)        0.124    14.657 r  nolabel_line105/cfg_bram_din[9]_i_1/O
                         net (fo=1, routed)           0.000    14.657    nolabel_line105/cfg_bram_din[9]_i_1_n_0
    SLICE_X53Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.955    16.295    nolabel_line105/cfg_bram_clk
    SLICE_X53Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[9]/C
                         clock pessimism              0.115    16.410    
                         clock uncertainty           -0.092    16.318    
    SLICE_X53Y103        FDRE (Setup_fdre_C_D)        0.029    16.347    nolabel_line105/cfg_bram_din_reg[9]
  -------------------------------------------------------------------
                         required time                         16.347    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        6.019ns  (logic 0.580ns (9.636%)  route 5.439ns (90.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 8.559 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.640     8.559    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y99         FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDSE (Prop_fdse_C_Q)         0.456     9.015 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[4]/Q
                         net (fo=1, routed)           5.439    14.454    nolabel_line105/R_acq_trigger_ptr[4]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.578 r  nolabel_line105/cfg_bram_din[4]_i_1/O
                         net (fo=1, routed)           0.000    14.578    nolabel_line105/cfg_bram_din[4]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X56Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[4]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.031    16.305    nolabel_line105/cfg_bram_din_reg[4]
  -------------------------------------------------------------------
                         required time                         16.305    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.725ns  (logic 0.580ns (10.131%)  route 5.145ns (89.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.126ns = ( 8.751 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.832     8.751    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDSE (Prop_fdse_C_Q)         0.456     9.207 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[3]/Q
                         net (fo=1, routed)           5.145    14.352    nolabel_line105/R_acq_trigger_ptr[3]
    SLICE_X58Y101        LUT6 (Prop_lut6_I1_O)        0.124    14.476 r  nolabel_line105/cfg_bram_din[3]_i_1/O
                         net (fo=1, routed)           0.000    14.476    nolabel_line105/cfg_bram_din[3]_i_1_n_0
    SLICE_X58Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X58Y101        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[3]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X58Y101        FDRE (Setup_fdre_C_D)        0.079    16.353    nolabel_line105/cfg_bram_din_reg[3]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -14.476    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.790ns  (logic 0.642ns (11.088%)  route 5.148ns (88.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 8.631 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.712     8.631    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X54Y98         FDRE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     9.149 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[1]/Q
                         net (fo=2, routed)           5.148    14.297    nolabel_line105/R_acq_trigger_ptr[1]
    SLICE_X56Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  nolabel_line105/cfg_bram_din[1]_i_1/O
                         net (fo=1, routed)           0.000    14.421    nolabel_line105/cfg_bram_din[1]_i_1_n_0
    SLICE_X56Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X56Y100        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[1]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X56Y100        FDRE (Setup_fdre_C_D)        0.029    16.303    nolabel_line105/cfg_bram_din_reg[1]
  -------------------------------------------------------------------
                         required time                         16.303    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.625ns  (cfg_bram_clkb rise@11.250ns - clk_fpga_0 rise@5.625ns)
  Data Path Delay:        5.782ns  (logic 0.580ns (10.030%)  route 5.202ns (89.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 16.251 - 11.250 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 8.559 - 5.625 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.818    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     6.919 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.640     8.559    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y99         FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDSE (Prop_fdse_C_Q)         0.456     9.015 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[5]/Q
                         net (fo=1, routed)           5.202    14.217    nolabel_line105/R_acq_trigger_ptr[5]
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.124    14.341 r  nolabel_line105/cfg_bram_din[5]_i_1/O
                         net (fo=1, routed)           0.000    14.341    nolabel_line105/cfg_bram_din[5]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                     11.250    11.250 r  
    PS7_X0Y0             PS7                          0.000    11.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.338    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    12.429 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.993    14.422    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.918    15.340 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.911    16.251    nolabel_line105/cfg_bram_clk
    SLICE_X57Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[5]/C
                         clock pessimism              0.115    16.366    
                         clock uncertainty           -0.092    16.274    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)        0.032    16.306    nolabel_line105/cfg_bram_din_reg[5]
  -------------------------------------------------------------------
                         required time                         16.306    
                         arrival time                         -14.341    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.186ns (9.463%)  route 1.780ns (90.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.635     0.971    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDSE (Prop_fdse_C_Q)         0.141     1.112 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[11]/Q
                         net (fo=1, routed)           1.780     2.892    nolabel_line105/R_acq_trigger_ptr[11]
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.045     2.937 r  nolabel_line105/cfg_bram_din[11]_i_1/O
                         net (fo=1, routed)           0.000     2.937    nolabel_line105/cfg_bram_din[11]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X57Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[11]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.091     2.268    nolabel_line105/cfg_bram_din_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.227ns (11.467%)  route 1.753ns (88.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.633     0.969    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDSE (Prop_fdse_C_Q)         0.128     1.097 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[31]/Q
                         net (fo=1, routed)           1.753     2.850    nolabel_line105/R_acq_trigger_ptr[31]
    SLICE_X56Y107        LUT6 (Prop_lut6_I1_O)        0.099     2.949 r  nolabel_line105/cfg_bram_din[31]_i_2/O
                         net (fo=1, routed)           0.000     2.949    nolabel_line105/cfg_bram_din[31]_i_2_n_0
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X56Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[31]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.092     2.267    nolabel_line105/cfg_bram_din_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.259%)  route 1.823ns (90.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.661     0.997    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X60Y103        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[17]/Q
                         net (fo=1, routed)           1.823     2.961    nolabel_line105/R_acq_trigger_ptr[17]
    SLICE_X54Y103        LUT6 (Prop_lut6_I1_O)        0.045     3.006 r  nolabel_line105/cfg_bram_din[17]_i_1/O
                         net (fo=1, routed)           0.000     3.006    nolabel_line105/cfg_bram_din[17]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X54Y103        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[17]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X54Y103        FDRE (Hold_fdre_C_D)         0.120     2.296    nolabel_line105/cfg_bram_din_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.258%)  route 1.823ns (90.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.634     0.970    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y104        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[30]/Q
                         net (fo=1, routed)           1.823     2.934    nolabel_line105/R_acq_trigger_ptr[30]
    SLICE_X56Y105        LUT6 (Prop_lut6_I1_O)        0.045     2.979 r  nolabel_line105/cfg_bram_din[30]_i_1/O
                         net (fo=1, routed)           0.000     2.979    nolabel_line105/cfg_bram_din[30]_i_1_n_0
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X56Y105        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[30]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.092     2.268    nolabel_line105/cfg_bram_din_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.186ns (8.985%)  route 1.884ns (91.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.633     0.969    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDSE (Prop_fdse_C_Q)         0.141     1.110 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[27]/Q
                         net (fo=1, routed)           1.884     2.994    nolabel_line105/R_acq_trigger_ptr[27]
    SLICE_X54Y107        LUT6 (Prop_lut6_I1_O)        0.045     3.039 r  nolabel_line105/cfg_bram_din[27]_i_1/O
                         net (fo=1, routed)           0.000     3.039    nolabel_line105/cfg_bram_din[27]_i_1_n_0
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[27]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X54Y107        FDRE (Hold_fdre_C_D)         0.121     2.296    nolabel_line105/cfg_bram_din_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.186ns (8.941%)  route 1.894ns (91.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.635     0.971    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X52Y101        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDSE (Prop_fdse_C_Q)         0.141     1.112 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[15]/Q
                         net (fo=1, routed)           1.894     3.006    nolabel_line105/R_acq_trigger_ptr[15]
    SLICE_X55Y102        LUT6 (Prop_lut6_I1_O)        0.045     3.051 r  nolabel_line105/cfg_bram_din[15]_i_1/O
                         net (fo=1, routed)           0.000     3.051    nolabel_line105/cfg_bram_din[15]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[15]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.091     2.268    nolabel_line105/cfg_bram_din_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.186ns (8.826%)  route 1.921ns (91.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.635     0.971    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDSE (Prop_fdse_C_Q)         0.141     1.112 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[16]/Q
                         net (fo=1, routed)           1.921     3.033    nolabel_line105/R_acq_trigger_ptr[16]
    SLICE_X55Y102        LUT6 (Prop_lut6_I1_O)        0.045     3.078 r  nolabel_line105/cfg_bram_din[16]_i_1/O
                         net (fo=1, routed)           0.000     3.078    nolabel_line105/cfg_bram_din[16]_i_1_n_0
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X55Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[16]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.092     2.269    nolabel_line105/cfg_bram_din_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.186ns (8.795%)  route 1.929ns (91.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.635     0.971    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y100        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDSE (Prop_fdse_C_Q)         0.141     1.112 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[14]/Q
                         net (fo=1, routed)           1.929     3.041    nolabel_line105/R_acq_trigger_ptr[14]
    SLICE_X57Y102        LUT6 (Prop_lut6_I1_O)        0.045     3.086 r  nolabel_line105/cfg_bram_din[14]_i_1/O
                         net (fo=1, routed)           0.000     3.086    nolabel_line105/cfg_bram_din[14]_i_1_n_0
    SLICE_X57Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.362     2.208    nolabel_line105/cfg_bram_clk
    SLICE_X57Y102        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[14]/C
                         clock pessimism             -0.030     2.177    
    SLICE_X57Y102        FDRE (Hold_fdre_C_D)         0.092     2.269    nolabel_line105/cfg_bram_din_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.186ns (8.725%)  route 1.946ns (91.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.661     0.997    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X60Y103        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y103        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[19]/Q
                         net (fo=1, routed)           1.946     3.084    nolabel_line105/R_acq_trigger_ptr[19]
    SLICE_X58Y104        LUT6 (Prop_lut6_I1_O)        0.045     3.129 r  nolabel_line105/cfg_bram_din[19]_i_1/O
                         net (fo=1, routed)           0.000     3.129    nolabel_line105/cfg_bram_din[19]_i_1_n_0
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.361     2.207    nolabel_line105/cfg_bram_clk
    SLICE_X58Y104        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[19]/C
                         clock pessimism             -0.030     2.176    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.120     2.296    nolabel_line105/cfg_bram_din_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line105/cfg_bram_din_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cfg_bram_clkb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cfg_bram_clkb rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.186ns (8.575%)  route 1.983ns (91.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.633     0.969    nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/M_AXIS_ACLK
    SLICE_X53Y107        FDSE                                         r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDSE (Prop_fdse_C_Q)         0.141     1.110 r  nolabel_line190/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/TRIGGER_POS_reg[25]/Q
                         net (fo=1, routed)           1.983     3.093    nolabel_line105/R_acq_trigger_ptr[25]
    SLICE_X54Y107        LUT6 (Prop_lut6_I1_O)        0.045     3.138 r  nolabel_line105/cfg_bram_din[25]_i_1/O
                         net (fo=1, routed)           0.000     3.138    nolabel_line105/cfg_bram_din[25]_i_1_n_0
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.049     1.415    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     1.846 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.360     2.206    nolabel_line105/cfg_bram_clk
    SLICE_X54Y107        FDRE                                         r  nolabel_line105/cfg_bram_din_reg[25]/C
                         clock pessimism             -0.030     2.175    
    SLICE_X54Y107        FDRE (Hold_fdre_C_D)         0.120     2.295    nolabel_line105/cfg_bram_din_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.107ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X92Y75         FDCE (Setup_fdce_C_D)       -0.218     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.115    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.796%)  route 0.662ns (59.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.662     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X92Y75         FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -1.118    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.341%)  route 0.466ns (52.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.466     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X93Y76         FDCE (Setup_fdce_C_D)       -0.265     3.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.068    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.554%)  route 0.591ns (56.446%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X81Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)       -0.095     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.471     0.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y62         FDCE (Setup_fdce_C_D)       -0.218     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.115    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X93Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.479     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X93Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X93Y76         FDCE (Setup_fdce_C_D)       -0.095     3.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.812%)  route 0.459ns (50.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X81Y61         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.459     0.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X87Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X87Y62         FDCE (Setup_fdce_C_D)       -0.093     3.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.240    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.907ns  (logic 0.456ns (50.279%)  route 0.451ns (49.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.451     0.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X86Y62         FDCE (Setup_fdce_C_D)       -0.047     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.286    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  2.379    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -2.916ns,  Total Violation      -11.665ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.515ns  (logic 0.580ns (38.274%)  route 0.935ns (61.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 75.114 - 73.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 76.131 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.712    76.131    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456    76.587 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.597    77.184    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    77.308 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.338    77.646    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.540    75.114    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000    75.114    
                         clock uncertainty           -0.215    74.899    
    SLICE_X58Y94         FDRE (Setup_fdre_C_CE)      -0.169    74.730    nolabel_line283/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         74.730    
                         arrival time                         -77.646    
  -------------------------------------------------------------------
                         slack                                 -2.916    

Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.515ns  (logic 0.580ns (38.274%)  route 0.935ns (61.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 75.114 - 73.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 76.131 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.712    76.131    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456    76.587 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.597    77.184    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    77.308 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.338    77.646    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.540    75.114    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000    75.114    
                         clock uncertainty           -0.215    74.899    
    SLICE_X58Y94         FDRE (Setup_fdre_C_CE)      -0.169    74.730    nolabel_line283/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         74.730    
                         arrival time                         -77.646    
  -------------------------------------------------------------------
                         slack                                 -2.916    

Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.515ns  (logic 0.580ns (38.274%)  route 0.935ns (61.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 75.114 - 73.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 76.131 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.712    76.131    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456    76.587 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.597    77.184    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    77.308 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.338    77.646    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.540    75.114    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000    75.114    
                         clock uncertainty           -0.215    74.899    
    SLICE_X58Y94         FDRE (Setup_fdre_C_CE)      -0.169    74.730    nolabel_line283/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         74.730    
                         arrival time                         -77.646    
  -------------------------------------------------------------------
                         slack                                 -2.916    

Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.208ns  (clk_out1_design_1_clk_wiz_0_0 rise@73.333ns - clk_fpga_0 rise@73.125ns)
  Data Path Delay:        1.515ns  (logic 0.580ns (38.274%)  route 0.935ns (61.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 75.114 - 73.333 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 76.131 - 73.125 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     73.125    73.125 r  
    PS7_X0Y0             PS7                          0.000    73.125 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    74.318    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    74.419 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.712    76.131    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.456    76.587 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.597    77.184    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.124    77.308 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.338    77.646    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     73.333    73.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    73.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    74.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    71.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    73.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    73.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    73.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.540    75.114    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000    75.114    
                         clock uncertainty           -0.215    74.899    
    SLICE_X58Y94         FDRE (Setup_fdre_C_CE)      -0.169    74.730    nolabel_line283/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         74.730    
                         arrival time                         -77.646    
  -------------------------------------------------------------------
                         slack                                 -2.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.812%)  route 0.333ns (64.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.577     0.913    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.217     1.271    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.316 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.116     1.432    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.849     0.926    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[0]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X58Y94         FDRE (Hold_fdre_C_CE)       -0.016     1.125    nolabel_line283/csi_ctrl_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.812%)  route 0.333ns (64.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.577     0.913    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.217     1.271    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.316 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.116     1.432    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.849     0.926    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[1]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X58Y94         FDRE (Hold_fdre_C_CE)       -0.016     1.125    nolabel_line283/csi_ctrl_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.812%)  route 0.333ns (64.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.577     0.913    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.217     1.271    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.316 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.116     1.432    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.849     0.926    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[2]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X58Y94         FDRE (Hold_fdre_C_CE)       -0.016     1.125    nolabel_line283/csi_ctrl_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 nolabel_line81/g_rst_gen_reg_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line283/csi_ctrl_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.812%)  route 0.333ns (64.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.577     0.913    nolabel_line81/clk_master
    SLICE_X56Y96         FDRE                                         r  nolabel_line81/g_rst_gen_reg_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  nolabel_line81/g_rst_gen_reg_reg_replica/Q
                         net (fo=1, routed)           0.217     1.271    nolabel_line283/g_rst_gen_repN_alias
    SLICE_X60Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.316 r  nolabel_line283/csi_ctrl_state[3]_i_1_comp/O
                         net (fo=4, routed)           0.116     1.432    nolabel_line283/csi_ctrl_state[3]_i_1_n_0
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.849     0.926    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y94         FDRE                                         r  nolabel_line283/csi_ctrl_state_reg[3]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X58Y94         FDRE (Hold_fdre_C_CE)       -0.016     1.125    nolabel_line283/csi_ctrl_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
From Clock:  cfg_bram_clkb
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          100  Failing Endpoints,  Worst Slack       -5.851ns,  Total Violation     -506.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.107ns  (logic 0.478ns (22.691%)  route 1.629ns (77.309%))
  Logic Levels:           0  
  Clock Path Skew:        -3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns = ( 58.440 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.478    62.256 r  nolabel_line105/R_csi_line_byte_count_reg[16]/Q
                         net (fo=2, routed)           1.629    63.884    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[106]
    SLICE_X58Y66         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.533    58.440    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y66         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.000    58.440    
                         clock uncertainty           -0.215    58.225    
    SLICE_X58Y66         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.192    58.033    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                         58.033    
                         arrival time                         -63.884    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.840ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.244ns  (logic 0.518ns (23.080%)  route 1.726ns (76.920%))
  Logic Levels:           0  
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518    62.296 r  nolabel_line105/R_csi_line_byte_count_reg[10]/Q
                         net (fo=3, routed)           1.726    64.022    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[100]
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.534    58.441    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X58Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    58.182    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8
  -------------------------------------------------------------------
                         required time                         58.182    
                         arrival time                         -64.022    
  -------------------------------------------------------------------
                         slack                                 -5.840    

Slack (VIOLATED) :        -5.815ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.047ns  (logic 0.419ns (20.464%)  route 1.628ns (79.536%))
  Logic Levels:           0  
  Clock Path Skew:        -3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 58.439 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X59Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.419    62.197 r  nolabel_line105/R_csi_line_byte_count_reg[1]/Q
                         net (fo=3, routed)           1.628    63.825    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[91]
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.532    58.439    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/CLK
                         clock pessimism              0.000    58.439    
                         clock uncertainty           -0.215    58.224    
    SLICE_X58Y67         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214    58.010    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8
  -------------------------------------------------------------------
                         required time                         58.010    
                         arrival time                         -63.825    
  -------------------------------------------------------------------
                         slack                                 -5.815    

Slack (VIOLATED) :        -5.800ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.024ns  (logic 0.478ns (23.612%)  route 1.546ns (76.388%))
  Logic Levels:           0  
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.478    62.256 r  nolabel_line105/R_csi_line_byte_count_reg[7]/Q
                         net (fo=3, routed)           1.546    63.802    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[97]
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.534    58.441    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X58Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.224    58.002    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][97]_srl8
  -------------------------------------------------------------------
                         required time                         58.002    
                         arrival time                         -63.802    
  -------------------------------------------------------------------
                         slack                                 -5.800    

Slack (VIOLATED) :        -5.754ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.978ns  (logic 0.478ns (24.161%)  route 1.500ns (75.839%))
  Logic Levels:           0  
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.478    62.256 r  nolabel_line105/R_csi_line_byte_count_reg[6]/Q
                         net (fo=3, routed)           1.500    63.756    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[96]
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.534    58.441    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X58Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.224    58.002    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8
  -------------------------------------------------------------------
                         required time                         58.002    
                         arrival time                         -63.756    
  -------------------------------------------------------------------
                         slack                                 -5.754    

Slack (VIOLATED) :        -5.753ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_data_type_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.973ns  (logic 0.419ns (21.237%)  route 1.554ns (78.763%))
  Logic Levels:           0  
  Clock Path Skew:        -3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 58.439 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.419    62.197 r  nolabel_line105/R_csi_data_type_reg[7]/Q
                         net (fo=2, routed)           1.554    63.751    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[89]
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.532    58.439    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/CLK
                         clock pessimism              0.000    58.439    
                         clock uncertainty           -0.215    58.224    
    SLICE_X58Y67         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227    57.997    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8
  -------------------------------------------------------------------
                         required time                         57.997    
                         arrival time                         -63.751    
  -------------------------------------------------------------------
                         slack                                 -5.753    

Slack (VIOLATED) :        -5.740ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        2.170ns  (logic 0.518ns (23.871%)  route 1.652ns (76.129%))
  Logic Levels:           0  
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.518    62.296 r  nolabel_line105/R_csi_line_byte_count_reg[12]/Q
                         net (fo=3, routed)           1.652    63.948    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[102]
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.534    58.441    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X58Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    58.207    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                         58.207    
                         arrival time                         -63.948    
  -------------------------------------------------------------------
                         slack                                 -5.740    

Slack (VIOLATED) :        -5.738ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.984ns  (logic 0.478ns (24.092%)  route 1.506ns (75.908%))
  Logic Levels:           0  
  Clock Path Skew:        -3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 58.439 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.478    62.256 r  nolabel_line105/R_csi_line_byte_count_reg[3]/Q
                         net (fo=3, routed)           1.506    63.762    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[93]
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.532    58.439    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
                         clock pessimism              0.000    58.439    
                         clock uncertainty           -0.215    58.224    
    SLICE_X58Y67         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.201    58.023    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8
  -------------------------------------------------------------------
                         required time                         58.023    
                         arrival time                         -63.762    
  -------------------------------------------------------------------
                         slack                                 -5.738    

Slack (VIOLATED) :        -5.736ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.991ns  (logic 0.419ns (21.043%)  route 1.572ns (78.957%))
  Logic Levels:           0  
  Clock Path Skew:        -3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.773ns = ( 58.439 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X59Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.419    62.197 r  nolabel_line105/R_csi_line_byte_count_reg[4]/Q
                         net (fo=3, routed)           1.572    63.769    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[94]
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.532    58.439    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y67         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism              0.000    58.439    
                         clock uncertainty           -0.215    58.224    
    SLICE_X58Y67         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.192    58.032    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                         58.032    
                         arrival time                         -63.769    
  -------------------------------------------------------------------
                         slack                                 -5.736    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_out1_design_1_clk_wiz_0_0 rise@56.667ns - cfg_bram_clkb rise@56.250ns)
  Data Path Delay:        1.939ns  (logic 0.419ns (21.605%)  route 1.520ns (78.395%))
  Logic Levels:           0  
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.775ns = ( 58.441 - 56.667 ) 
    Source Clock Delay      (SCD):    5.528ns = ( 61.778 - 56.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                     56.250    56.250 r  
    PS7_X0Y0             PS7                          0.000    56.250 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    57.443    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101    57.544 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        2.225    59.769    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         1.031    60.800 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.978    61.778    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.419    62.197 r  nolabel_line105/R_csi_line_byte_count_reg[9]/Q
                         net (fo=3, routed)           1.520    63.717    nolabel_line190/ila_0/inst/ila_core_inst/TRIGGER_I[99]
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     56.667    56.667 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    56.667 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612    58.279    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    54.854 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    56.579    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.670 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    56.817    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    56.908 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.534    58.441    nolabel_line190/ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X58Y65         SRL16E                                       r  nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8/CLK
                         clock pessimism              0.000    58.441    
                         clock uncertainty           -0.215    58.226    
    SLICE_X58Y65         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    58.015    nolabel_line190/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][99]_srl8
  -------------------------------------------------------------------
                         required time                         58.015    
                         arrival time                         -63.717    
  -------------------------------------------------------------------
                         slack                                 -5.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.123%)  route 0.157ns (48.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X58Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.164     1.859 r  nolabel_line105/R_csi_line_byte_count_reg[12]/Q
                         net (fo=3, routed)           0.157     2.015    nolabel_line283/R_csi_line_byte_count[12]
    SLICE_X58Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.850     0.927    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[12]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.064     1.206    nolabel_line283/mipi_tx_size_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.730%)  route 0.197ns (58.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_csi_data_type_reg[3]/Q
                         net (fo=3, routed)           0.197     2.032    nolabel_line283/R_csi_data_type[3]
    SLICE_X57Y99         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.850     0.927    nolabel_line283/mipi_mem_read_clk
    SLICE_X57Y99         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[3]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.078     1.220    nolabel_line283/R_csi_data_type_regd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.047%)  route 0.179ns (55.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_csi_line_byte_count_reg[13]/Q
                         net (fo=3, routed)           0.179     2.015    nolabel_line283/R_csi_line_byte_count[13]
    SLICE_X57Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.850     0.927    nolabel_line283/mipi_mem_read_clk
    SLICE_X57Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[13]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.047     1.189    nolabel_line283/mipi_tx_size_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.607%)  route 0.166ns (56.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  nolabel_line105/R_csi_line_byte_count_reg[2]/Q
                         net (fo=3, routed)           0.166     1.988    nolabel_line283/R_csi_line_byte_count[2]
    SLICE_X58Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.850     0.927    nolabel_line283/mipi_mem_read_clk
    SLICE_X58Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[2]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.011     1.153    nolabel_line283/mipi_tx_size_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_data_type_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/R_csi_data_type_regd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.806%)  route 0.205ns (59.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X57Y100        FDRE                                         r  nolabel_line105/R_csi_data_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_csi_data_type_reg[0]/Q
                         net (fo=3, routed)           0.205     2.040    nolabel_line283/R_csi_data_type[0]
    SLICE_X54Y97         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.848     0.925    nolabel_line283/mipi_mem_read_clk
    SLICE_X54Y97         FDRE                                         r  nolabel_line283/R_csi_data_type_regd_reg[0]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.215     1.140    
    SLICE_X54Y97         FDRE (Hold_fdre_C_D)         0.064     1.204    nolabel_line283/R_csi_data_type_regd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.501%)  route 0.307ns (68.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_csi_line_byte_count_reg[8]/Q
                         net (fo=3, routed)           0.307     2.142    nolabel_line283/R_csi_line_byte_count[8]
    SLICE_X64Y100        FDRE                                         r  nolabel_line283/mipi_tx_size_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.937     1.014    nolabel_line283/mipi_mem_read_clk
    SLICE_X64Y100        FDRE                                         r  nolabel_line283/mipi_tx_size_reg[8]/C
                         clock pessimism              0.000     1.014    
                         clock uncertainty            0.215     1.229    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.076     1.305    nolabel_line283/mipi_tx_size_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.173%)  route 0.228ns (61.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y101        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  nolabel_line105/R_csi_line_byte_count_reg[11]/Q
                         net (fo=3, routed)           0.228     2.064    nolabel_line283/R_csi_line_byte_count[11]
    SLICE_X56Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.850     0.927    nolabel_line283/mipi_mem_read_clk
    SLICE_X56Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[11]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.078     1.220    nolabel_line283/mipi_tx_size_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.467%)  route 0.188ns (59.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  nolabel_line105/R_csi_line_byte_count_reg[4]/Q
                         net (fo=3, routed)           0.188     2.011    nolabel_line283/R_csi_line_byte_count[4]
    SLICE_X57Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.850     0.927    nolabel_line283/mipi_mem_read_clk
    SLICE_X57Y98         FDRE                                         r  nolabel_line283/mipi_tx_size_reg[4]/C
                         clock pessimism              0.000     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.023     1.165    nolabel_line283/mipi_tx_size_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/csi_ctrl_num_lines_to_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.189ns (46.898%)  route 0.214ns (53.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.322     1.694    nolabel_line105/cfg_bram_clk
    SLICE_X60Y100        FDRE                                         r  nolabel_line105/R_csi_line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  nolabel_line105/R_csi_line_count_reg[4]/Q
                         net (fo=3, routed)           0.214     2.049    nolabel_line283/R_csi_line_count[4]
    SLICE_X65Y99         LUT5 (Prop_lut5_I0_O)        0.048     2.097 r  nolabel_line283/csi_ctrl_num_lines_to_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     2.097    nolabel_line283/csi_ctrl_num_lines_to_tx[4]_i_1_n_0
    SLICE_X65Y99         FDRE                                         r  nolabel_line283/csi_ctrl_num_lines_to_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.851     0.928    nolabel_line283/mipi_mem_read_clk
    SLICE_X65Y99         FDRE                                         r  nolabel_line283/csi_ctrl_num_lines_to_tx_reg[4]/C
                         clock pessimism              0.000     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X65Y99         FDRE (Hold_fdre_C_D)         0.107     1.250    nolabel_line283/csi_ctrl_num_lines_to_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 nolabel_line105/R_csi_line_byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cfg_bram_clkb  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            nolabel_line283/mipi_tx_size_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - cfg_bram_clkb rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.497%)  route 0.278ns (68.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cfg_bram_clkb rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.766     1.102    nolabel_line105/clk_ref
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     1.372 r  nolabel_line105/bufr_bram_cfg_local_div/O
                         net (fo=206, routed)         0.323     1.695    nolabel_line105/cfg_bram_clk
    SLICE_X59Y100        FDRE                                         r  nolabel_line105/R_csi_line_byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.128     1.823 r  nolabel_line105/R_csi_line_byte_count_reg[1]/Q
                         net (fo=3, routed)           0.278     2.101    nolabel_line283/R_csi_line_byte_count[1]
    SLICE_X55Y100        FDRE                                         r  nolabel_line283/mipi_tx_size_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.934     1.011    nolabel_line283/mipi_mem_read_clk
    SLICE_X55Y100        FDRE                                         r  nolabel_line283/mipi_tx_size_reg[1]/C
                         clock pessimism              0.000     1.011    
                         clock uncertainty            0.215     1.226    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.021     1.247    nolabel_line283/mipi_tx_size_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.854    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.221ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.550ns  (logic 0.478ns (30.833%)  route 1.072ns (69.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X92Y76         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.072     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X94Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y72         FDCE (Setup_fdce_C_D)       -0.229    32.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.771    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                 31.221    

Slack (MET) :             31.677ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.315%)  route 0.626ns (56.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X92Y75         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.626     1.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X94Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y73         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 31.677    

Slack (MET) :             31.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.147%)  route 0.625ns (59.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X84Y62         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.625     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y61         FDCE (Setup_fdce_C_D)       -0.265    32.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.735    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.691    

Slack (MET) :             31.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.986ns  (logic 0.419ns (42.503%)  route 0.567ns (57.497%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X84Y62         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.567     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y61         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 31.746    

Slack (MET) :             31.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.207ns  (logic 0.518ns (42.929%)  route 0.689ns (57.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X92Y75         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.689     1.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X94Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y73         FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                 31.748    

Slack (MET) :             31.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.293%)  route 0.574ns (55.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X84Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.574     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y61         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 31.875    

Slack (MET) :             31.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.029ns  (logic 0.518ns (50.333%)  route 0.511ns (49.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X92Y75         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.511     1.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X94Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X94Y73         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                 31.928    

Slack (MET) :             32.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.629%)  route 0.445ns (49.371%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X84Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.445     0.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X80Y62         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 32.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            7  Failing Endpoints,  Worst Slack       -4.279ns,  Total Violation      -17.731ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.279ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.518ns (25.344%)  route 1.526ns (74.656%))
  Logic Levels:           0  
  Clock Path Skew:        -2.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    3.921ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        2.228     2.493    nolabel_line283/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.892     3.921    nolabel_line283/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X92Y103        FDRE                                         r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.518     4.439 r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           1.526     5.965    nolabel_line283/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.686    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.686    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                 -4.279    

Slack (VIOLATED) :        -2.916ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.580ns (34.240%)  route 1.114ns (65.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.969 - 0.833 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           1.653     1.656    nolabel_line283/mipi_csi0/mod_clk_I_in
    SLICE_X51Y46         FDRE                                         r  nolabel_line283/mipi_csi0/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  nolabel_line283/mipi_csi0/mod_clk_div_reg[0]/Q
                         net (fo=4, routed)           0.510     2.622    nolabel_line283/mipi_csi0/mod_clk_div[0]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.746 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.604     3.350    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.795    
                         clock uncertainty           -0.187     0.608    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.434    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -2.916    

Slack (VIOLATED) :        -2.213ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.456ns (24.086%)  route 1.437ns (75.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.979     2.229    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.456     2.685 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.437     4.122    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 -2.213    

Slack (VIOLATED) :        -2.212ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.456ns (24.094%)  route 1.437ns (75.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.979     2.229    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.456     2.685 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.437     4.122    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -4.122    
  -------------------------------------------------------------------
                         slack                                 -2.212    

Slack (VIOLATED) :        -2.199ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.263%)  route 1.423ns (75.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.979     2.229    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.456     2.685 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.423     4.108    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                 -2.199    

Slack (VIOLATED) :        -2.197ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.456ns (24.290%)  route 1.421ns (75.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.229ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          1.979     2.229    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.456     2.685 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           1.421     4.106    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.187     2.535    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.910    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.910    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                 -2.197    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 nolabel_line283/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.456ns (53.756%)  route 0.392ns (46.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.672 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          2.055     2.305    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line283/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line283/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.392     3.153    nolabel_line283/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     2.446    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.672    nolabel_line283/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.498    
                         clock uncertainty           -0.187     2.311    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.438    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.438    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                 -1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.511ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/enz_3_INST_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.370%)  route 0.208ns (59.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.821 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.716     4.107    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  nolabel_line283/mipi_csi0/enz_3_INST_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line283/mipi_csi0/enz_3_INST_0/Q
                         net (fo=5, routed)           0.208     4.457    nolabel_line283/mipi_csi0/enz_3
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.821    nolabel_line283/mipi_csi0/mod_clk_Q_in
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.871    
                         clock uncertainty            0.187     2.059    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.946    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           4.457    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.648ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.165%)  route 0.611ns (78.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    1.220ns = ( 4.553 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     3.377    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.403 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.768     4.171    nolabel_line283/mipi_csi0/clk_out
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     4.263 r  nolabel_line283/mipi_csi0/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.290     4.553    nolabel_line283/mipi_csi0/mod_clk_div4_oserdese_ln0
    SLICE_X92Y103        FDRE                                         r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.164     4.717 r  nolabel_line283/mipi_csi0/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.611     5.328    nolabel_line283/mipi_csi0/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.680    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           5.328    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.754ns  (logic 0.141ns (18.710%)  route 0.613ns (81.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.141     4.223 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.613     4.836    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.836    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.702ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.572%)  route 0.618ns (81.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.141     4.223 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.618     4.842    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.708ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.422%)  route 0.624ns (81.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.141     4.223 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.624     4.848    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.848    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.759ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.816ns  (logic 0.141ns (17.273%)  route 0.675ns (82.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.749ns = ( 4.082 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line283/mipi_csi0/BUFGCE_mipi_oserderse_clk/O
                         net (fo=15, routed)          0.691     4.082    nolabel_line283/mipi_csi0/mod_clk_I_bufg_oserdese
    SLICE_X93Y102        FDRE                                         r  nolabel_line283/mipi_csi0/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y102        FDRE (Prop_fdre_C_Q)         0.141     4.223 r  nolabel_line283/mipi_csi0/clkout_gen_reg/Q
                         net (fo=4, routed)           0.675     4.899    nolabel_line283/mipi_csi0/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line283/mipi_csi0/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.187     2.121    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.140    nolabel_line283/mipi_csi0/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             3.166ns  (arrival time - required time)
  Source:                 nolabel_line283/mipi_csi0/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.833ns - clk_out1_design_1_clk_wiz_0_0 rise@3.333ns)
  Data Path Delay:        0.540ns  (logic 0.227ns (42.063%)  route 0.313ns (57.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.868 - 0.833 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 3.891 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     3.930    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.556     3.891    nolabel_line283/mipi_csi0/mod_clk_I_in
    SLICE_X51Y46         FDRE                                         r  nolabel_line283/mipi_csi0/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.128     4.019 f  nolabel_line283/mipi_csi0/mod_clk_div_reg[1]/Q
                         net (fo=3, routed)           0.082     4.101    nolabel_line283/mipi_csi0/mod_clk_div[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.099     4.200 r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1/O
                         net (fo=1, routed)           0.231     4.431    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div_i_1_n_0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.697    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line283/mipi_csi0/mod_clk_Q_in
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.187     1.106    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.265    nolabel_line283/mipi_csi0/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           4.431    
  -------------------------------------------------------------------
                         slack                                  3.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X13Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X13Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.153    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X13Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X13Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.153    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X13Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X13Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.153    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X13Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X13Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.153    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X13Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X13Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X13Y42         FDCE (Recov_fdce_C_CLR)     -0.405     8.153    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X12Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X12Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.361     8.197    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X12Y42         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X12Y42         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X12Y42         FDPE (Recov_fdpe_C_PRE)     -0.361     8.197    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X12Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X12Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.361     8.197    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X12Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X12Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.361     8.197    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.197    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.625ns  (clk_fpga_0 rise@5.625ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.718ns (28.179%)  route 1.830ns (71.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 8.384 - 5.625 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.169ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.755     3.049    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDPE (Prop_fdpe_C_Q)         0.419     3.468 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.887     4.355    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y40         LUT3 (Prop_lut3_I2_O)        0.299     4.654 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.943     5.597    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/RST
    SLICE_X12Y42         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.625     5.625 r  
    PS7_X0Y0             PS7                          0.000     5.625 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.713    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.804 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.579     8.384    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CLK
    SLICE_X12Y42         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.267     8.650    
                         clock uncertainty           -0.092     8.558    
    SLICE_X12Y42         FDCE (Recov_fdce_C_CLR)     -0.319     8.239    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.239    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X14Y40         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X14Y40         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.880    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X14Y40         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X14Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X14Y40         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X14Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X14Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     0.876    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.227ns (36.260%)  route 0.399ns (63.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.590     0.926    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.125     1.179    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y39         LUT3 (Prop_lut3_I2_O)        0.099     1.278 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.274     1.552    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X22Y39         FDCE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.861     1.227    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X22Y39         FDCE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X22Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.897    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.141%)  route 0.369ns (63.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.595     0.931    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/WR_CLK
    SLICE_X12Y40         FDRE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.175     1.270    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X12Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.315 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.194     1.509    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_RST
    SLICE_X15Y40         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     1.230    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/RD_CLK
    SLICE_X15Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.947    
    SLICE_X15Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     0.852    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Destination:            nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.813ns period=5.625ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.227ns (36.260%)  route 0.399ns (63.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.590     0.926    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y40         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDPE (Prop_fdpe_C_Q)         0.128     1.054 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.125     1.179    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y39         LUT3 (Prop_lut3_I2_O)        0.099     1.278 f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/RD_RST_I[0]_INST_0/O
                         net (fo=33, routed)          0.274     1.552    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RST
    SLICE_X22Y39         FDPE                                         f  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line190/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.861     1.227    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X22Y39         FDPE                                         r  nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.263     0.964    
    SLICE_X22Y39         FDPE (Remov_fdpe_C_PRE)     -0.071     0.893    nolabel_line190/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.659    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.456ns (18.557%)  route 2.001ns (81.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 5.116 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.001     4.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.542     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.138     5.254    
                         clock uncertainty           -0.067     5.187    
    SLICE_X88Y66         FDCE (Recov_fdce_C_CLR)     -0.405     4.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.456ns (18.557%)  route 2.001ns (81.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 5.116 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.001     4.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X88Y66         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.542     5.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X88Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.138     5.254    
                         clock uncertainty           -0.067     5.187    
    SLICE_X88Y66         FDCE (Recov_fdce_C_CLR)     -0.405     4.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.272%)  route 2.040ns (81.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 5.174 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.040     4.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.600     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.175     5.349    
                         clock uncertainty           -0.067     5.282    
    SLICE_X91Y67         FDCE (Recov_fdce_C_CLR)     -0.405     4.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          4.877    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.272%)  route 2.040ns (81.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 5.174 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.040     4.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X91Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.600     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X91Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.175     5.349    
                         clock uncertainty           -0.067     5.282    
    SLICE_X91Y67         FDCE (Recov_fdce_C_CLR)     -0.405     4.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          4.877    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.272%)  route 2.040ns (81.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 5.174 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.040     4.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.600     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.175     5.349    
                         clock uncertainty           -0.067     5.282    
    SLICE_X90Y67         FDCE (Recov_fdce_C_CLR)     -0.319     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.272%)  route 2.040ns (81.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 5.174 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.040     4.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.600     5.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.175     5.349    
                         clock uncertainty           -0.067     5.282    
    SLICE_X90Y67         FDCE (Recov_fdce_C_CLR)     -0.319     4.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          4.963    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.456ns (19.954%)  route 1.829ns (80.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 5.115 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.829     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.541     5.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.138     5.253    
                         clock uncertainty           -0.067     5.186    
    SLICE_X89Y67         FDCE (Recov_fdce_C_CLR)     -0.405     4.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.456ns (19.954%)  route 1.829ns (80.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 5.115 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.829     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.541     5.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.138     5.253    
                         clock uncertainty           -0.067     5.186    
    SLICE_X89Y67         FDCE (Recov_fdce_C_CLR)     -0.405     4.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.456ns (19.954%)  route 1.829ns (80.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 5.115 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.829     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.541     5.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.138     5.253    
                         clock uncertainty           -0.067     5.186    
    SLICE_X89Y67         FDCE (Recov_fdce_C_CLR)     -0.405     4.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@3.333ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.456ns (19.954%)  route 1.829ns (80.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 5.115 - 3.333 ) 
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.806     1.806    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.779     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X91Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y63         FDRE (Prop_fdre_C_Q)         0.456     2.500 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.829     4.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        1.612     4.946    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.147     3.483    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.574 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        1.541     5.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.138     5.253    
                         clock uncertainty           -0.067     5.186    
    SLICE_X89Y67         FDCE (Recov_fdce_C_CLR)     -0.405     4.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.329    
  -------------------------------------------------------------------
                         slack                                  0.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.084%)  route 0.146ns (50.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.146     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X83Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X83Y61         FDCE (Remov_fdce_C_CLR)     -0.092     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.269%)  route 0.201ns (58.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.201     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X82Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.269%)  route 0.201ns (58.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.929ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.597     0.597    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.583     0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X80Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDPE (Prop_fdpe_C_Q)         0.141     0.794 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.201     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X82Y61         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line190/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7106, routed)        0.864     0.864    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line283/mipi_csi0/mod_clk_I_in
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line283/mipi_csi0/nolabel_line170/O
                         net (fo=4576, routed)        0.852     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X82Y61         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.241     0.688    
    SLICE_X82Y61         FDCE (Remov_fdce_C_CLR)     -0.067     0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.374    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.956%)  route 2.987ns (77.044%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.913     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.453    37.249    
                         clock uncertainty           -0.035    37.213    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.361    36.852    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.852    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 28.725    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.956%)  route 2.987ns (77.044%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.913     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.453    37.249    
                         clock uncertainty           -0.035    37.213    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.956%)  route 2.987ns (77.044%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.913     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.453    37.249    
                         clock uncertainty           -0.035    37.213    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.956%)  route 2.987ns (77.044%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.913     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.453    37.249    
                         clock uncertainty           -0.035    37.213    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.956%)  route 2.987ns (77.044%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 36.795 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.913     8.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.606    36.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.453    37.249    
                         clock uncertainty           -0.035    37.213    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319    36.894    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.292%)  route 2.629ns (74.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.555     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.453    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    36.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.292%)  route 2.629ns (74.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.555     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.453    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    36.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.292%)  route 2.629ns (74.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.555     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.453    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    36.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.292%)  route 2.629ns (74.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.555     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.453    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    36.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.292%)  route 2.629ns (74.708%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 36.736 - 33.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.428     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     2.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.722     4.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDRE (Prop_fdre_C_Q)         0.518     4.769 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.859     5.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X82Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.770     6.522    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I3_O)        0.124     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.445     7.091    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X87Y60         LUT1 (Prop_lut1_I0_O)        0.124     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.555     7.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.099    35.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    35.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.547    36.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.453    37.190    
                         clock uncertainty           -0.035    37.154    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405    36.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.749    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                 28.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.242%)  route 0.183ns (52.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.596     1.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y75         FDPE (Prop_fdpe_C_Q)         0.164     1.842 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.183     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X92Y75         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X92Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.373     1.710    
    SLICE_X92Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.952%)  route 0.177ns (58.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDPE (Prop_fdpe_C_Q)         0.128     1.793 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177     1.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.373     1.701    
    SLICE_X86Y60         FDPE (Remov_fdpe_C_PRE)     -0.125     1.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.174%)  route 0.193ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.193     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X84Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.373     1.697    
    SLICE_X84Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.668%)  route 0.224ns (61.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.057     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.083 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.583     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y61         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDPE (Prop_fdpe_C_Q)         0.141     1.806 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.224     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X86Y62         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.193     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X86Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.393     1.679    
    SLICE_X86Y62         FDCE (Remov_fdce_C_CLR)     -0.067     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.418    





