TRACE::2023-02-12.19:50:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.19:50:26::SCWPlatform::Opened new HwDB with name toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-02-12.19:50:26::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2"
		}]
}
TRACE::2023-02-12.19:50:26::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-02-12.19:50:26::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.19:50:26::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.19:50:26::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:26::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-02-12.19:50:26::SCWPlatform::Generating the sources  .
TRACE::2023-02-12.19:50:26::SCWBDomain::Generating boot domain sources.
TRACE::2023-02-12.19:50:26::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:26::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-12.19:50:26::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::mss does not exists at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::Creating sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::Adding the swdes entry, created swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::updating the scw layer changes to swdes at   D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::Writing mss at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:26::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-02-12.19:50:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-02-12.19:50:27::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-02-12.19:50:27::SCWBDomain::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-02-12.19:50:32::SCWPlatform::Generating sources Done.
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-12.19:50:32::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.19:50:32::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.19:50:32::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:32::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-12.19:50:32::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:32::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:32::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:32::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:32::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.19:50:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.19:50:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.19:50:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:33::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:33::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:33::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-02-12.19:50:33::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:33::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:33::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:33::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:33::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:33::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:33::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::mss does not exists at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::Creating sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::Adding the swdes entry, created swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::updating the scw layer changes to swdes at   D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::Writing mss at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:33::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.19:50:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-02-12.19:50:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-02-12.19:50:33::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.19:50:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.19:50:34::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"74a7d738dc2549ebd9277230c951f1be",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-12.19:50:34::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-12.19:50:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-12.19:50:34::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-12.19:50:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-12.19:50:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-12.19:50:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-12.19:50:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-12.19:50:34::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.19:50:34::SCWSystem::Not a boot domain 
LOG::2023-02-12.19:50:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-12.19:50:34::SCWDomain::Generating domain artifcats
TRACE::2023-02-12.19:50:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-12.19:50:34::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-12.19:50:34::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-12.19:50:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.19:50:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-12.19:50:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-12.19:50:34::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-02-12.19:50:34::SCWMssOS::skipping the bsp build ... 
TRACE::2023-02-12.19:50:34::SCWMssOS::Copying to export directory.
TRACE::2023-02-12.19:50:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-12.19:50:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-02-12.19:50:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-02-12.19:50:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.19:50:34::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-12.19:50:34::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-12.19:50:34::SCWPlatform::Started preparing the platform 
TRACE::2023-02-12.19:50:34::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-12.19:50:34::SCWSystem::dir created 
TRACE::2023-02-12.19:50:34::SCWSystem::Writing the bif 
TRACE::2023-02-12.19:50:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-12.19:50:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-12.19:50:34::SCWPlatform::Completed generating the platform
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"74a7d738dc2549ebd9277230c951f1be",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-12.19:50:34::SCWPlatform::updated the xpfm file.
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"74a7d738dc2549ebd9277230c951f1be",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"74a7d738dc2549ebd9277230c951f1be",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-02-12.19:50:34::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-12.19:50:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-12.19:50:34::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-12.19:50:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-12.19:50:34::SCWDomain::Generating domain artifcats
TRACE::2023-02-12.19:50:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-12.19:50:34::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-12.19:50:34::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-12.19:50:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.19:50:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-12.19:50:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-12.19:50:34::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-02-12.19:50:34::SCWMssOS::skipping the bsp build ... 
TRACE::2023-02-12.19:50:34::SCWMssOS::Copying to export directory.
TRACE::2023-02-12.19:50:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-12.19:50:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-02-12.19:50:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-02-12.19:50:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.19:50:34::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-12.19:50:34::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-12.19:50:34::SCWPlatform::Started preparing the platform 
TRACE::2023-02-12.19:50:34::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-12.19:50:34::SCWSystem::dir created 
TRACE::2023-02-12.19:50:34::SCWSystem::Writing the bif 
TRACE::2023-02-12.19:50:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-12.19:50:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-12.19:50:34::SCWPlatform::Completed generating the platform
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:50:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:50:34::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:50:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:50:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:50:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:50:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:50:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:50:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:50:34::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"74a7d738dc2549ebd9277230c951f1be",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-12.19:50:34::SCWPlatform::updated the xpfm file.
LOG::2023-02-12.19:59:40::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-12.19:59:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-12.19:59:40::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-12.19:59:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-12.19:59:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-12.19:59:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-12.19:59:40::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-02-12.19:59:40::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:40::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:40::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:40::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:40::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:40::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:40::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:40::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:40::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:40::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:40::SCWBDomain::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-02-12.19:59:40::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-12.19:59:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-12.19:59:40::SCWBDomain::System Command Ran  D:&  cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-02-12.19:59:40::SCWBDomain::make: Entering directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-02-12.19:59:40::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-12.19:59:40::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-12.19:59:40::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-12.19:59:40::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-12.19:59:40::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:40::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.19:59:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:40::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-12.19:59:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-12.19:59:41::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.19:59:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.19:59:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.19:59:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-02-12.19:59:42::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-12.19:59:42::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-12.19:59:42::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-12.19:59:42::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-12.19:59:42::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:42::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-12.19:59:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-12.19:59:42::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.19:59:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.19:59:42::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:42::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-12.19:59:42::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-12.19:59:42::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.19:59:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.19:59:42::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:42::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:42::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-12.19:59:42::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-12.19:59:42::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.19:59:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-12.19:59:42::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-12.19:59:42::SCWBDomain::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:43::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:43::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:43::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:43::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:43::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-02-12.19:59:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:45::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-02-12.19:59:45::SCWBDomain::make --no-print-directory archive

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-12.19:59:45::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-12.19:59:45::SCWBDomain::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-12.19:59:45::SCWBDomain::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-12.19:59:45::SCWBDomain::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-12.19:59:45::SCWBDomain::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-12.19:59:45::SCWBDomain::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-12.19:59:45::SCWBDomain::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-12.19:59:45::SCWBDomain::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-12.19:59:45::SCWBDomain::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-12.19:59:45::SCWBDomain::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-12.19:59:45::SCWBDomain::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-12.19:59:45::SCWBDomain::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-12.19:59:45::SCWBDomain::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-12.19:59:45::SCWBDomain::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-12.19:59:45::SCWBDomain::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-12.19:59:45::SCWBDomain::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-12.19:59:45::SCWBDomain::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-12.19:59:45::SCWBDomain::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-12.19:59:45::SCWBDomain::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-12.19:59:45::SCWBDomain::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_c
TRACE::2023-02-12.19:59:45::SCWBDomain::ortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.
TRACE::2023-02-12.19:59:45::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_c
TRACE::2023-02-12.19:59:45::SCWBDomain::ortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.
TRACE::2023-02-12.19:59:45::SCWBDomain::o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_tabl
TRACE::2023-02-12.19:59:45::SCWBDomain::e.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_
TRACE::2023-02-12.19:59:45::SCWBDomain::cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps
TRACE::2023-02-12.19:59:45::SCWBDomain::7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_se
TRACE::2023-02-12.19:59:45::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/li
TRACE::2023-02-12.19:59:45::SCWBDomain::b/xtime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/
TRACE::2023-02-12.19:59:45::SCWBDomain::xdmaps_hw.o ps7_cortexa9_0/lib/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o 
TRACE::2023-02-12.19:59:45::SCWBDomain::ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2023-02-12.19:59:45::SCWBDomain::7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o 
TRACE::2023-02-12.19:59:45::SCWBDomain::ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isa
TRACE::2023-02-12.19:59:45::SCWBDomain::tty.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-12.19:59:45::SCWBDomain::ftest.o

TRACE::2023-02-12.19:59:45::SCWBDomain::'Finished building libraries'

TRACE::2023-02-12.19:59:45::SCWBDomain::make: Leaving directory 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-02-12.19:59:45::SCWBDomain::exa9_0/include -I.

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-12.19:59:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-02-12.19:59:45::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-02-12.19:59:45::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-02-12.19:59:45::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-02-12.19:59:45::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-12.19:59:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-12.19:59:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-12.19:59:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-02-12.19:59:46::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-02-12.19:59:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-12.19:59:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-12.19:59:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-02-12.19:59:46::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-12.19:59:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-02-12.19:59:46::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-02-12.19:59:46::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-02-12.19:59:46::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-02-12.19:59:46::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-02-12.19:59:46::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-02-12.19:59:46::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-02-12.19:59:46::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2023-02-12.19:59:46::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-02-12.19:59:46::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.19:59:46::SCWSystem::Not a boot domain 
LOG::2023-02-12.19:59:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-12.19:59:46::SCWDomain::Generating domain artifcats
TRACE::2023-02-12.19:59:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-12.19:59:46::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-12.19:59:46::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-12.19:59:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-12.19:59:46::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:46::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:46::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:46::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:46::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:46::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:46::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:46::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:46::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:46::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:46::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.19:59:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-02-12.19:59:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-02-12.19:59:46::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-02-12.19:59:46::SCWMssOS::doing bsp build ... 
TRACE::2023-02-12.19:59:46::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-12.19:59:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-12.19:59:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-12.19:59:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-12.19:59:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-12.19:59:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-12.19:59:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-12.19:59:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-12.19:59:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-12.19:59:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.19:59:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.19:59:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.19:59:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.19:59:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.19:59:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-12.19:59:47::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-12.19:59:47::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.19:59:47::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.19:59:47::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-12.19:59:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-12.19:59:47::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-12.19:59:47::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-12.19:59:47::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.19:59:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.19:59:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.19:59:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.19:59:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.19:59:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.19:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.19:59:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.19:59:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.19:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.19:59:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.19:59:48::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.19:59:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.19:59:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.19:59:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.19:59:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-12.19:59:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-12.19:59:48::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-12.19:59:48::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-12.19:59:48::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-12.19:59:48::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-12.19:59:48::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-12.19:59:48::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-12.19:59:48::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-12.19:59:48::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-12.19:59:48::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-12.19:59:48::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-12.19:59:48::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-12.19:59:48::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-12.19:59:48::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-12.19:59:48::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-12.19:59:48::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-12.19:59:48::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-12.19:59:48::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-12.19:59:48::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-12.19:59:48::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-12.19:59:48::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-12.19:59:48::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-12.19:59:48::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-12.19:59:48::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-12.19:59:48::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-12.19:59:48::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-12.19:59:48::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-12.19:59:48::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-12.19:59:48::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-12.19:59:48::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-12.19:59:48::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-12.19:59:48::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-12.19:59:48::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-12.19:59:48::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-12.19:59:48::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-12.19:59:48::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-12.19:59:48::SCWMssOS::ftest.o

TRACE::2023-02-12.19:59:49::SCWMssOS::'Finished building libraries'

TRACE::2023-02-12.19:59:49::SCWMssOS::Copying to export directory.
TRACE::2023-02-12.19:59:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-12.19:59:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-12.19:59:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.19:59:49::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-12.19:59:49::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-12.19:59:49::SCWPlatform::Started preparing the platform 
TRACE::2023-02-12.19:59:49::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-12.19:59:49::SCWSystem::dir created 
TRACE::2023-02-12.19:59:49::SCWSystem::Writing the bif 
TRACE::2023-02-12.19:59:49::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-12.19:59:49::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-12.19:59:49::SCWPlatform::Completed generating the platform
TRACE::2023-02-12.19:59:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:59:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:59:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:59:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.19:59:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.19:59:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:49::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:49::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:49::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.19:59:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b9db286bfece5cb6bee312a3d2e51fb6",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"74a7d738dc2549ebd9277230c951f1be",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-12.19:59:50::SCWPlatform::updated the xpfm file.
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.19:59:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.19:59:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.19:59:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Opened existing hwdb toplevel_lab2_0
TRACE::2023-02-12.19:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.19:59:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.19:59:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.19:59:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:23::SCWPlatform::Clearing the existing platform
TRACE::2023-02-12.20:13:23::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-12.20:13:23::SCWBDomain::clearing the fsbl build
TRACE::2023-02-12.20:13:23::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:23::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:23::SCWSystem::Clearing the domains completed.
TRACE::2023-02-12.20:13:23::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-12.20:13:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:23::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened new HwDB with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-12.20:13:25::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-12.20:13:25::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.20:13:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.20:13:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-12.20:13:25::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.20:13:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.20:13:25::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:25::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:25::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-12.20:13:25::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.20:13:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.20:13:25::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.20:13:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.20:13:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:25::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWReader::No isolation master present  
TRACE::2023-02-12.20:13:25::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.20:13:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.20:13:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:25::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.20:13:25::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.20:13:25::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.20:13:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.20:13:25::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.20:13:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.20:13:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:25::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:25::SCWReader::No isolation master present  
TRACE::2023-02-12.20:13:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:55::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:55::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::In reload Mss file.
TRACE::2023-02-12.20:13:56::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:56::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:56::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:56::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:56::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:56::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.20:13:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.20:13:56::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.20:13:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.20:13:56::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.20:13:56::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.20:13:56::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.20:13:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.20:13:56::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.20:13:56::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.20:13:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.20:13:56::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.20:13:56::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.20:13:56::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:01::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.21:29:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:03::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::update - Opened existing hwdb toplevel_lab2_3
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Opened existing hwdb toplevel_lab2_2
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:03::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.21:29:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.21:29:03::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::update - Opened existing hwdb toplevel_lab2_3
TRACE::2023-02-12.21:29:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:03::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.21:29:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.21:29:03::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:29:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-12.21:29:03::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.21:29:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.21:29:03::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:29:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-12.21:29:03::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.21:29:05::SCWPlatform::Opened new HwDB with name toplevel_lab2_4
TRACE::2023-02-12.21:29:05::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.21:29:05::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:29:05::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.21:29:05::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:29:05::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:05::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:05::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_4
TRACE::2023-02-12.21:29:05::SCWPlatform::Opened existing hwdb toplevel_lab2_4
TRACE::2023-02-12.21:29:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:05::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:05::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:05::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:05::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:05::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_4
TRACE::2023-02-12.21:29:05::SCWPlatform::Opened existing hwdb toplevel_lab2_4
TRACE::2023-02-12.21:29:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:05::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:05::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:05::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-12.21:29:06::SCWPlatform::Clearing the existing platform
TRACE::2023-02-12.21:29:06::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-12.21:29:06::SCWBDomain::clearing the fsbl build
TRACE::2023-02-12.21:29:06::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:06::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:06::SCWSystem::Clearing the domains completed.
TRACE::2023-02-12.21:29:06::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-12.21:29:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:06::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:06::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened new HwDB with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-12.21:29:08::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-12.21:29:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.21:29:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.21:29:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-12.21:29:08::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.21:29:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.21:29:08::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-12.21:29:08::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.21:29:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.21:29:08::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:29:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.21:29:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWReader::No isolation master present  
TRACE::2023-02-12.21:29:08::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.21:29:08::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.21:29:08::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:08::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.21:29:08::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.21:29:08::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.21:29:08::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.21:29:08::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:29:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.21:29:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:29:08::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:29:08::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:29:08::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Opened existing hwdb toplevel_lab2_5
TRACE::2023-02-12.21:29:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:29:08::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:29:08::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:29:08::SCWReader::No isolation master present  
LOG::2023-02-12.21:30:32::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-12.21:30:32::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-12.21:30:32::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-12.21:30:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-12.21:30:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-12.21:30:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-12.21:30:32::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-12.21:30:32::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.21:30:32::SCWSystem::Not a boot domain 
LOG::2023-02-12.21:30:32::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-12.21:30:32::SCWDomain::Generating domain artifcats
TRACE::2023-02-12.21:30:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-12.21:30:32::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-12.21:30:32::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-12.21:30:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-12.21:30:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:30:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:30:32::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_5
TRACE::2023-02-12.21:30:32::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-02-12.21:30:32::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-02-12.21:30:32::SCWPlatform::Opened new HwDB with name toplevel_lab2_6
TRACE::2023-02-12.21:30:32::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:32::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:30:32::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:32::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.21:30:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-12.21:30:33::SCWMssOS::doing bsp build ... 
TRACE::2023-02-12.21:30:33::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-12.21:30:33::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-12.21:30:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-12.21:30:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.21:30:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-12.21:30:33::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-12.21:30:33::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-12.21:30:33::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-12.21:30:33::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.21:30:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.21:30:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.21:30:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.21:30:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.21:30:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.21:30:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.21:30:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.21:30:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.21:30:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.21:30:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.21:30:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.21:30:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.21:30:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.21:30:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.21:30:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.21:30:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.21:30:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.21:30:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.21:30:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-12.21:30:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-12.21:30:34::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.21:30:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.21:30:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.21:30:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.21:30:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.21:30:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.21:30:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.21:30:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.21:30:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.21:30:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.21:30:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.21:30:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.21:30:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-12.21:30:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-12.21:30:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.21:30:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.21:30:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.21:30:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.21:30:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.21:30:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.21:30:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.21:30:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.21:30:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-12.21:30:34::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-12.21:30:34::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-12.21:30:34::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-12.21:30:34::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.21:30:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.21:30:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.21:30:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.21:30:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.21:30:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.21:30:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.21:30:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.21:30:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.21:30:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.21:30:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.21:30:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.21:30:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.21:30:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.21:30:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.21:30:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-12.21:30:36::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-12.21:30:36::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-12.21:30:36::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-12.21:30:36::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-12.21:30:36::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-12.21:30:36::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-12.21:30:36::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-12.21:30:36::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-12.21:30:36::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-12.21:30:36::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-12.21:30:36::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-12.21:30:36::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-12.21:30:36::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-12.21:30:36::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-12.21:30:36::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-12.21:30:36::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-12.21:30:36::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-12.21:30:36::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-12.21:30:36::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-12.21:30:36::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-12.21:30:36::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-12.21:30:36::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-12.21:30:36::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-12.21:30:36::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-12.21:30:36::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-12.21:30:36::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-12.21:30:36::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-12.21:30:36::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-12.21:30:36::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-12.21:30:36::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-12.21:30:36::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-12.21:30:36::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-12.21:30:36::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-12.21:30:36::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-12.21:30:36::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-12.21:30:36::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-12.21:30:36::SCWMssOS::ftest.o

TRACE::2023-02-12.21:30:36::SCWMssOS::'Finished building libraries'

TRACE::2023-02-12.21:30:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-12.21:30:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-12.21:30:36::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.21:30:36::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-12.21:30:36::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-12.21:30:36::SCWPlatform::Started preparing the platform 
TRACE::2023-02-12.21:30:36::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-12.21:30:36::SCWSystem::dir created 
TRACE::2023-02-12.21:30:36::SCWSystem::Writing the bif 
TRACE::2023-02-12.21:30:36::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-12.21:30:36::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-12.21:30:36::SCWPlatform::Completed generating the platform
TRACE::2023-02-12.21:30:36::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.21:30:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.21:30:36::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:30:36::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.21:30:36::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.21:30:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:30:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:30:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.21:30:36::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.21:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:30:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:30:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:30:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:30:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.21:30:36::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.21:30:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:30:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:30:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:36::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-12.21:30:36::SCWPlatform::updated the xpfm file.
TRACE::2023-02-12.21:30:37::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:37::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:37::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:37::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.21:30:37::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.21:30:37::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.21:30:37::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.21:30:37::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.21:30:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.21:30:37::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.21:30:37::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.21:30:37::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:00:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:00:45::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:00:45::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:00:45::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:00:45::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::In reload Mss file.
TRACE::2023-02-12.22:00:45::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:00:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:00:45::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:00:45::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:00:45::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:00:45::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.22:00:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.22:00:45::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.22:00:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.22:00:45::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:00:45::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:00:45::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:00:45::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:00:45::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:00:45::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:00:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:00:45::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:00:45::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:00:45::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:21::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:21::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:21::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.22:45:21::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:21::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:24::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::update - Opened existing hwdb toplevel_lab2_8
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Opened existing hwdb toplevel_lab2_6
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:24::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.22:45:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.22:45:24::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::update - Opened existing hwdb toplevel_lab2_8
TRACE::2023-02-12.22:45:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:24::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.22:45:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.22:45:24::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:45:24::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-12.22:45:24::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.22:45:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.22:45:24::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:45:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-12.22:45:24::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:24::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:24::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:24::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.22:45:26::SCWPlatform::Opened new HwDB with name toplevel_lab2_9
TRACE::2023-02-12.22:45:26::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.22:45:26::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:45:26::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.22:45:26::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:45:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_9
TRACE::2023-02-12.22:45:26::SCWPlatform::Opened existing hwdb toplevel_lab2_9
TRACE::2023-02-12.22:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:26::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:26::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_9
TRACE::2023-02-12.22:45:26::SCWPlatform::Opened existing hwdb toplevel_lab2_9
TRACE::2023-02-12.22:45:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:26::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:26::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:26::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-12.22:45:27::SCWPlatform::Clearing the existing platform
TRACE::2023-02-12.22:45:27::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-12.22:45:27::SCWBDomain::clearing the fsbl build
TRACE::2023-02-12.22:45:27::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:27::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:27::SCWSystem::Clearing the domains completed.
TRACE::2023-02-12.22:45:27::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-12.22:45:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:27::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened new HwDB with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-12.22:45:30::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-12.22:45:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.22:45:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.22:45:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-12.22:45:30::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.22:45:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.22:45:30::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-12.22:45:30::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.22:45:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.22:45:30::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:45:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.22:45:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWReader::No isolation master present  
TRACE::2023-02-12.22:45:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.22:45:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.22:45:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:30::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.22:45:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.22:45:30::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.22:45:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.22:45:30::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:45:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.22:45:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:45:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:45:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:45:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Opened existing hwdb toplevel_lab2_10
TRACE::2023-02-12.22:45:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:45:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:45:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:45:30::SCWReader::No isolation master present  
LOG::2023-02-12.22:46:22::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-12.22:46:22::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-12.22:46:22::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-12.22:46:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-12.22:46:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-12.22:46:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-12.22:46:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-12.22:46:22::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.22:46:22::SCWSystem::Not a boot domain 
LOG::2023-02-12.22:46:22::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-12.22:46:22::SCWDomain::Generating domain artifcats
TRACE::2023-02-12.22:46:22::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-12.22:46:22::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-12.22:46:22::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-12.22:46:22::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-12.22:46:22::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:22::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:46:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:46:22::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_10
TRACE::2023-02-12.22:46:22::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-02-12.22:46:22::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-02-12.22:46:22::SCWPlatform::Opened new HwDB with name toplevel_lab2_11
TRACE::2023-02-12.22:46:22::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:22::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:46:22::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:22::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.22:46:22::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:22::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-12.22:46:24::SCWMssOS::doing bsp build ... 
TRACE::2023-02-12.22:46:24::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-12.22:46:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-12.22:46:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-12.22:46:24::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-12.22:46:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-12.22:46:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-12.22:46:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-12.22:46:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.22:46:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.22:46:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.22:46:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.22:46:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.22:46:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.22:46:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.22:46:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.22:46:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.22:46:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.22:46:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.22:46:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.22:46:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.22:46:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.22:46:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.22:46:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.22:46:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-12.22:46:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-12.22:46:24::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.22:46:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.22:46:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.22:46:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.22:46:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.22:46:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.22:46:24::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.22:46:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.22:46:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.22:46:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.22:46:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.22:46:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.22:46:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-12.22:46:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-12.22:46:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.22:46:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.22:46:24::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.22:46:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.22:46:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.22:46:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.22:46:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.22:46:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.22:46:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-12.22:46:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-12.22:46:24::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.22:46:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-12.22:46:24::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-12.22:46:24::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.22:46:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.22:46:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.22:46:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.22:46:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.22:46:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.22:46:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.22:46:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.22:46:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.22:46:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.22:46:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.22:46:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.22:46:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.22:46:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.22:46:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-12.22:46:26::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-12.22:46:26::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-12.22:46:26::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-12.22:46:26::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-12.22:46:26::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-12.22:46:26::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-12.22:46:26::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-12.22:46:26::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-12.22:46:26::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-12.22:46:26::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-12.22:46:26::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-12.22:46:26::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-12.22:46:26::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-12.22:46:26::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-12.22:46:26::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-12.22:46:26::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-12.22:46:26::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-12.22:46:26::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-12.22:46:26::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-12.22:46:26::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-12.22:46:26::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-12.22:46:26::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-12.22:46:26::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-12.22:46:26::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-12.22:46:26::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-12.22:46:26::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-12.22:46:26::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-12.22:46:26::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-12.22:46:26::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-12.22:46:26::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-12.22:46:26::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-12.22:46:26::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-12.22:46:26::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-12.22:46:26::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-12.22:46:26::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-12.22:46:26::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-12.22:46:26::SCWMssOS::ftest.o

TRACE::2023-02-12.22:46:26::SCWMssOS::'Finished building libraries'

TRACE::2023-02-12.22:46:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-12.22:46:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-12.22:46:27::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.22:46:27::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-12.22:46:27::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-12.22:46:27::SCWPlatform::Started preparing the platform 
TRACE::2023-02-12.22:46:27::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-12.22:46:27::SCWSystem::dir created 
TRACE::2023-02-12.22:46:27::SCWSystem::Writing the bif 
TRACE::2023-02-12.22:46:27::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-12.22:46:27::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-12.22:46:27::SCWPlatform::Completed generating the platform
TRACE::2023-02-12.22:46:27::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.22:46:27::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.22:46:27::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:46:27::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.22:46:27::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.22:46:27::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:46:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:46:27::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.22:46:27::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.22:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:46:27::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:46:27::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:46:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:46:27::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.22:46:27::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.22:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:46:27::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:46:27::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-12.22:46:27::SCWPlatform::updated the xpfm file.
TRACE::2023-02-12.22:46:27::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.22:46:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.22:46:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.22:46:27::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.22:46:27::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.22:46:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.22:46:27::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.22:46:27::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.22:46:27::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:22::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:22::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:22::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.23:06:22::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:22::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:25::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::update - Opened existing hwdb toplevel_lab2_13
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Opened existing hwdb toplevel_lab2_11
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:25::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::update - Opened existing hwdb toplevel_lab2_13
TRACE::2023-02-12.23:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:25::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.23:06:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.23:06:25::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-12.23:06:25::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.23:06:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.23:06:25::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-12.23:06:25::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:25::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:25::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:25::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.23:06:27::SCWPlatform::Opened new HwDB with name toplevel_lab2_14
TRACE::2023-02-12.23:06:27::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.23:06:27::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:27::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.23:06:27::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:27::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:27::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_14
TRACE::2023-02-12.23:06:27::SCWPlatform::Opened existing hwdb toplevel_lab2_14
TRACE::2023-02-12.23:06:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:27::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:27::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:27::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:27::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:27::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_14
TRACE::2023-02-12.23:06:27::SCWPlatform::Opened existing hwdb toplevel_lab2_14
TRACE::2023-02-12.23:06:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:27::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:27::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:27::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-12.23:06:28::SCWPlatform::Clearing the existing platform
TRACE::2023-02-12.23:06:28::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-12.23:06:28::SCWBDomain::clearing the fsbl build
TRACE::2023-02-12.23:06:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:28::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:28::SCWSystem::Clearing the domains completed.
TRACE::2023-02-12.23:06:28::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-12.23:06:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:28::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:28::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:28::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened new HwDB with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-12.23:06:30::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-12.23:06:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.23:06:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.23:06:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-12.23:06:30::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-12.23:06:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.23:06:30::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-12.23:06:30::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.23:06:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.23:06:30::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.23:06:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWReader::No isolation master present  
TRACE::2023-02-12.23:06:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-12.23:06:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-12.23:06:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:30::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.23:06:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.23:06:30::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.23:06:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.23:06:30::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-12.23:06:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:30::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:30::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:30::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Opened existing hwdb toplevel_lab2_15
TRACE::2023-02-12.23:06:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:30::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:30::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:30::SCWReader::No isolation master present  
LOG::2023-02-12.23:06:34::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-12.23:06:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-12.23:06:34::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-12.23:06:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-12.23:06:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-12.23:06:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-12.23:06:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-12.23:06:34::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.23:06:34::SCWSystem::Not a boot domain 
LOG::2023-02-12.23:06:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-12.23:06:34::SCWDomain::Generating domain artifcats
TRACE::2023-02-12.23:06:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-12.23:06:34::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-12.23:06:34::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-12.23:06:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-12.23:06:34::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:34::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:34::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:34::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:34::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:34::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:34::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_15
TRACE::2023-02-12.23:06:34::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-02-12.23:06:34::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-02-12.23:06:34::SCWPlatform::Opened new HwDB with name toplevel_lab2_16
TRACE::2023-02-12.23:06:34::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:34::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:34::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:34::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-12.23:06:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-12.23:06:35::SCWMssOS::doing bsp build ... 
TRACE::2023-02-12.23:06:35::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-12.23:06:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-12.23:06:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-12.23:06:35::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-12.23:06:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-12.23:06:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-12.23:06:35::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-12.23:06:35::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.23:06:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.23:06:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.23:06:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.23:06:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.23:06:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.23:06:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.23:06:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.23:06:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.23:06:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.23:06:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.23:06:35::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.23:06:35::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.23:06:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.23:06:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.23:06:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.23:06:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-12.23:06:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-12.23:06:35::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.23:06:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.23:06:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.23:06:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.23:06:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.23:06:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.23:06:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.23:06:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.23:06:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.23:06:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.23:06:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.23:06:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-12.23:06:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-12.23:06:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-12.23:06:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-12.23:06:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-12.23:06:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-12.23:06:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.23:06:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.23:06:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.23:06:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.23:06:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.23:06:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.23:06:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-12.23:06:36::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-12.23:06:36::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-12.23:06:36::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-12.23:06:36::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-12.23:06:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-12.23:06:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-12.23:06:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.23:06:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.23:06:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-12.23:06:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-12.23:06:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-12.23:06:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-12.23:06:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-12.23:06:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-12.23:06:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-12.23:06:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-12.23:06:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-12.23:06:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-12.23:06:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-12.23:06:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-12.23:06:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-12.23:06:38::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-12.23:06:38::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-12.23:06:38::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-12.23:06:38::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-12.23:06:38::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-12.23:06:38::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-12.23:06:38::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-12.23:06:38::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-12.23:06:38::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-12.23:06:38::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-12.23:06:38::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-12.23:06:38::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-12.23:06:38::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-12.23:06:38::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-12.23:06:38::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-12.23:06:38::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-12.23:06:38::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-12.23:06:38::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-12.23:06:38::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-12.23:06:38::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-12.23:06:38::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-12.23:06:38::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-12.23:06:38::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-12.23:06:38::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-12.23:06:38::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-12.23:06:38::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-12.23:06:38::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-12.23:06:38::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-12.23:06:38::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-12.23:06:38::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-12.23:06:38::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-12.23:06:38::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-12.23:06:38::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-12.23:06:38::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-12.23:06:38::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-12.23:06:38::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-12.23:06:38::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-12.23:06:38::SCWMssOS::ftest.o

TRACE::2023-02-12.23:06:38::SCWMssOS::'Finished building libraries'

TRACE::2023-02-12.23:06:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-12.23:06:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-12.23:06:38::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-12.23:06:38::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-12.23:06:38::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-12.23:06:38::SCWPlatform::Started preparing the platform 
TRACE::2023-02-12.23:06:38::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-12.23:06:38::SCWSystem::dir created 
TRACE::2023-02-12.23:06:38::SCWSystem::Writing the bif 
TRACE::2023-02-12.23:06:38::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-12.23:06:38::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-12.23:06:38::SCWPlatform::Completed generating the platform
TRACE::2023-02-12.23:06:38::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.23:06:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.23:06:38::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:38::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.23:06:38::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:06:38::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:38::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:38::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-12.23:06:38::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-12.23:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:38::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:38::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:38::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:38::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-12.23:06:38::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-12.23:06:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:38::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:38::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:38::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-12.23:06:38::SCWPlatform::updated the xpfm file.
TRACE::2023-02-12.23:06:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:06:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:06:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:06:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-12.23:06:39::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-12.23:06:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:06:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:06:39::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:06:39::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:50::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:50::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:50::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:50::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:08:50::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:50::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:08:50::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-12.23:08:50::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-12.23:08:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:08:50::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:50::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:08:50::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::In reload Mss file.
TRACE::2023-02-12.23:08:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:08:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:08:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-12.23:08:51::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-12.23:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:08:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:08:51::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-12.23:08:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-12.23:08:51::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-12.23:08:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-12.23:08:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-12.23:08:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-12.23:08:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-12.23:08:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-12.23:08:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-12.23:08:51::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-12.23:08:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-12.23:08:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-12.23:08:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-12.23:08:51::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:52::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:52::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:52::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-13.21:41:52::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:52::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:41:55::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::update - Opened existing hwdb toplevel_lab2_19
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Opened existing hwdb toplevel_lab2_16
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:41:55::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-13.21:41:55::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-13.21:41:55::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::update - Opened existing hwdb toplevel_lab2_19
TRACE::2023-02-13.21:41:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:55::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-13.21:41:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-13.21:41:55::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.21:41:55::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-13.21:41:55::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-13.21:41:55::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-13.21:41:55::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.21:41:55::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-13.21:41:55::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:55::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:55::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:55::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-13.21:41:57::SCWPlatform::Opened new HwDB with name toplevel_lab2_20
TRACE::2023-02-13.21:41:57::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-13.21:41:57::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.21:41:57::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-13.21:41:57::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.21:41:57::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:57::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:57::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_20
TRACE::2023-02-13.21:41:57::SCWPlatform::Opened existing hwdb toplevel_lab2_20
TRACE::2023-02-13.21:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:57::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:41:57::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:57::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:57::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_20
TRACE::2023-02-13.21:41:57::SCWPlatform::Opened existing hwdb toplevel_lab2_20
TRACE::2023-02-13.21:41:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:41:57::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:41:57::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:57::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-13.21:41:59::SCWPlatform::Clearing the existing platform
TRACE::2023-02-13.21:41:59::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-13.21:41:59::SCWBDomain::clearing the fsbl build
TRACE::2023-02-13.21:41:59::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:41:59::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:41:59::SCWSystem::Clearing the domains completed.
TRACE::2023-02-13.21:41:59::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-13.21:41:59::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:59::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:59::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:41:59::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:41:59::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:41:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened new HwDB with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-13.21:42:01::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-13.21:42:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-13.21:42:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-13.21:42:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-13.21:42:01::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-13.21:42:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-13.21:42:01::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:42:01::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:42:01::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-13.21:42:01::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-13.21:42:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-13.21:42:01::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.21:42:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-13.21:42:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:42:01::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWReader::No isolation master present  
TRACE::2023-02-13.21:42:01::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-13.21:42:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-13.21:42:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:42:01::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-13.21:42:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-13.21:42:01::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-13.21:42:01::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-13.21:42:01::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.21:42:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-13.21:42:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.21:42:01::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.21:42:01::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.21:42:01::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.21:42:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.21:42:01::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.21:42:01::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.21:42:01::SCWReader::No isolation master present  
LOG::2023-02-13.22:00:40::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-13.22:00:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-13.22:00:40::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-13.22:00:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-13.22:00:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-13.22:00:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-13.22:00:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-13.22:00:40::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-13.22:00:40::SCWSystem::Not a boot domain 
LOG::2023-02-13.22:00:40::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-13.22:00:40::SCWDomain::Generating domain artifcats
TRACE::2023-02-13.22:00:40::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-13.22:00:40::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-13.22:00:40::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-13.22:00:40::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-13.22:00:40::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:40::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:40::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:40::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.22:00:40::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.22:00:40::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.22:00:40::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.22:00:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.22:00:40::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:40::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.22:00:40::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:40::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-13.22:00:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:41::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-13.22:00:42::SCWMssOS::doing bsp build ... 
TRACE::2023-02-13.22:00:42::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-13.22:00:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-13.22:00:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-13.22:00:42::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-13.22:00:42::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-13.22:00:42::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-13.22:00:42::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-13.22:00:42::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-13.22:00:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-13.22:00:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-13.22:00:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-13.22:00:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-13.22:00:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-13.22:00:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-13.22:00:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-13.22:00:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-13.22:00:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-13.22:00:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-13.22:00:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-13.22:00:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-13.22:00:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-13.22:00:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-13.22:00:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-13.22:00:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-13.22:00:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-13.22:00:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-13.22:00:43::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-13.22:00:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-13.22:00:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-13.22:00:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-13.22:00:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-13.22:00:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-13.22:00:43::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-13.22:00:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-13.22:00:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-13.22:00:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-13.22:00:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-13.22:00:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-13.22:00:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-13.22:00:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-13.22:00:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-13.22:00:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-13.22:00:43::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-13.22:00:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-13.22:00:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-13.22:00:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-13.22:00:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-13.22:00:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-13.22:00:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-13.22:00:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-13.22:00:43::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-13.22:00:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-13.22:00:43::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-13.22:00:43::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-13.22:00:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-13.22:00:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-13.22:00:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-13.22:00:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-13.22:00:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-13.22:00:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-13.22:00:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-13.22:00:44::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-13.22:00:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-13.22:00:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-13.22:00:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-13.22:00:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-13.22:00:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-13.22:00:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-13.22:00:45::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-13.22:00:45::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-13.22:00:45::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.
TRACE::2023-02-13.22:00:45::SCWMssOS::o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-02-13.22:00:45::SCWMssOS::mer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cort
TRACE::2023-02-13.22:00:45::SCWMssOS::exa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2023-02-13.22:00:45::SCWMssOS::s7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g
TRACE::2023-02-13.22:00:45::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_
TRACE::2023-02-13.22:00:45::SCWMssOS::cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xscuwdt.o ps7_co
TRACE::2023-02-13.22:00:45::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xiic_intr.o ps7_cortexa9_
TRACE::2023-02-13.22:00:45::SCWMssOS::0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadc
TRACE::2023-02-13.22:00:45::SCWMssOS::ps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/li
TRACE::2023-02-13.22:00:45::SCWMssOS::b/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_
TRACE::2023-02-13.22:00:45::SCWMssOS::counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscu
TRACE::2023-02-13.22:00:45::SCWMssOS::gic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib
TRACE::2023-02-13.22:00:45::SCWMssOS::/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/
TRACE::2023-02-13.22:00:45::SCWMssOS::lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/x
TRACE::2023-02-13.22:00:45::SCWMssOS::usbps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cor
TRACE::2023-02-13.22:00:45::SCWMssOS::texa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps
TRACE::2023-02-13.22:00:45::SCWMssOS::7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_c
TRACE::2023-02-13.22:00:45::SCWMssOS::ortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xiic.o ps7_c
TRACE::2023-02-13.22:00:45::SCWMssOS::ortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cort
TRACE::2023-02-13.22:00:45::SCWMssOS::exa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-02-13.22:00:45::SCWMssOS:: ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_
TRACE::2023-02-13.22:00:45::SCWMssOS::cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o 
TRACE::2023-02-13.22:00:45::SCWMssOS::ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o
TRACE::2023-02-13.22:00:45::SCWMssOS:: ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o p
TRACE::2023-02-13.22:00:45::SCWMssOS::s7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-13.22:00:45::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xi
TRACE::2023-02-13.22:00:45::SCWMssOS::nterrupt_wrap.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib
TRACE::2023-02-13.22:00:45::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-13.22:00:45::SCWMssOS::/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7
TRACE::2023-02-13.22:00:45::SCWMssOS::_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps7
TRACE::2023-02-13.22:00:45::SCWMssOS::_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_sel
TRACE::2023-02-13.22:00:45::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-c
TRACE::2023-02-13.22:00:45::SCWMssOS::rt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_sel
TRACE::2023-02-13.22:00:45::SCWMssOS::ftest.o

TRACE::2023-02-13.22:00:45::SCWMssOS::'Finished building libraries'

TRACE::2023-02-13.22:00:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-13.22:00:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-13.22:00:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-13.22:00:46::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-13.22:00:46::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-13.22:00:46::SCWPlatform::Started preparing the platform 
TRACE::2023-02-13.22:00:46::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-13.22:00:46::SCWSystem::dir created 
TRACE::2023-02-13.22:00:46::SCWSystem::Writing the bif 
TRACE::2023-02-13.22:00:46::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-13.22:00:46::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-13.22:00:46::SCWPlatform::Completed generating the platform
TRACE::2023-02-13.22:00:46::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-13.22:00:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-13.22:00:46::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.22:00:46::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-13.22:00:46::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWMssOS::Commit changes completed.
TRACE::2023-02-13.22:00:46::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.22:00:46::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.22:00:46::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.22:00:46::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.22:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.22:00:46::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.22:00:46::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.22:00:46::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.22:00:46::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.22:00:46::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.22:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.22:00:46::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.22:00:46::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e3c47590eeffeb00d606f3468f51e5681",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"5adec86a93f5392de404ae1afa3e7f3f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-13.22:00:46::SCWPlatform::updated the xpfm file.
TRACE::2023-02-13.22:00:46::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-13.22:00:46::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-13.22:00:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-13.22:00:46::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-13.22:00:46::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-13.22:00:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-13.22:00:46::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-13.22:00:46::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-13.22:00:46::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:41::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:42::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:42::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-14.01:13:42::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:42::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:13:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::update - Opened existing hwdb toplevel_lab2_22
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Opened existing hwdb toplevel_lab2_21
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:13:49::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::update - Opened existing hwdb toplevel_lab2_22
TRACE::2023-02-14.01:13:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-14.01:13:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-14.01:13:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.01:13:49::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-14.01:13:49::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-14.01:13:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-14.01:13:49::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.01:13:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-14.01:13:49::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:49::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:49::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-14.01:13:56::SCWPlatform::Opened new HwDB with name toplevel_lab2_23
TRACE::2023-02-14.01:13:56::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-14.01:13:56::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.01:13:56::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-14.01:13:56::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.01:13:56::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:56::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:56::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_23
TRACE::2023-02-14.01:13:56::SCWPlatform::Opened existing hwdb toplevel_lab2_23
TRACE::2023-02-14.01:13:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:56::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:13:56::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:56::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:56::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:56::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_23
TRACE::2023-02-14.01:13:56::SCWPlatform::Opened existing hwdb toplevel_lab2_23
TRACE::2023-02-14.01:13:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:13:56::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:13:56::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:56::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b8fb11b88a2636b7558f46c51f7da9f31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"c7158dd96e0b585aac12baaa795957511",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-14.01:13:57::SCWPlatform::Clearing the existing platform
TRACE::2023-02-14.01:13:57::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-14.01:13:57::SCWBDomain::clearing the fsbl build
TRACE::2023-02-14.01:13:57::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:13:57::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:13:57::SCWSystem::Clearing the domains completed.
TRACE::2023-02-14.01:13:57::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-14.01:13:57::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:57::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:57::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:13:57::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:13:57::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:13:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened new HwDB with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-14.01:14:04::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-14.01:14:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-14.01:14:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-14.01:14:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-14.01:14:04::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-14.01:14:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-14.01:14:04::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:14:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:14:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-14.01:14:04::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-14.01:14:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-14.01:14:04::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.01:14:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-14.01:14:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:14:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWReader::No isolation master present  
TRACE::2023-02-14.01:14:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-14.01:14:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-14.01:14:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:14:04::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-14.01:14:04::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-14.01:14:04::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-14.01:14:04::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-14.01:14:04::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.01:14:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-14.01:14:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.01:14:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.01:14:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.01:14:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Opened existing hwdb toplevel_lab2_24
TRACE::2023-02-14.01:14:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.01:14:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.01:14:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.01:14:04::SCWReader::No isolation master present  
LOG::2023-02-14.18:42:03::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-14.18:42:03::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-14.18:42:04::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-14.18:42:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-14.18:42:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-14.18:42:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-14.18:42:04::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-14.18:42:04::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-14.18:42:04::SCWSystem::Not a boot domain 
LOG::2023-02-14.18:42:04::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-14.18:42:04::SCWDomain::Generating domain artifcats
TRACE::2023-02-14.18:42:04::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-14.18:42:04::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-14.18:42:04::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-14.18:42:04::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-14.18:42:04::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:04::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:04::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:04::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:42:04::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:04::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:42:04::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_24
TRACE::2023-02-14.18:42:04::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-02-14.18:42:04::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-02-14.18:42:04::SCWPlatform::Opened new HwDB with name toplevel_lab2_25
TRACE::2023-02-14.18:42:04::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:04::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:42:04::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:04::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-14.18:42:04::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:04::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-14.18:42:05::SCWMssOS::doing bsp build ... 
TRACE::2023-02-14.18:42:05::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-14.18:42:05::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-14.18:42:06::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-14.18:42:06::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-14.18:42:06::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-14.18:42:06::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-14.18:42:06::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-14.18:42:06::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-14.18:42:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-14.18:42:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-14.18:42:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-14.18:42:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-14.18:42:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-14.18:42:06::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-14.18:42:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-14.18:42:06::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-14.18:42:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-14.18:42:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-14.18:42:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-14.18:42:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-14.18:42:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-14.18:42:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-14.18:42:06::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-14.18:42:06::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-14.18:42:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-14.18:42:06::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-14.18:42:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-14.18:42:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-14.18:42:06::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-14.18:42:06::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-14.18:42:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-14.18:42:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-14.18:42:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-14.18:42:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-14.18:42:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-14.18:42:06::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-14.18:42:06::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-14.18:42:06::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-14.18:42:06::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-14.18:42:06::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-14.18:42:06::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-14.18:42:06::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src"

TRACE::2023-02-14.18:42:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:06::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-14.18:42:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-14.18:42:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-14.18:42:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-14.18:42:07::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-14.18:42:07::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-14.18:42:07::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-14.18:42:07::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-14.18:42:07::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-14.18:42:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-14.18:42:07::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-14.18:42:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-14.18:42:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-14.18:42:07::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-14.18:42:08::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-14.18:42:08::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-14.18:42:08::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-14.18:42:08::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps
TRACE::2023-02-14.18:42:08::SCWMssOS::7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdma
TRACE::2023-02-14.18:42:08::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortex
TRACE::2023-02-14.18:42:08::SCWMssOS::a9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_co
TRACE::2023-02-14.18:42:08::SCWMssOS::rtexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_h
TRACE::2023-02-14.18:42:08::SCWMssOS::w.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cor
TRACE::2023-02-14.18:42:08::SCWMssOS::texa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7
TRACE::2023-02-14.18:42:08::SCWMssOS::_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9
TRACE::2023-02-14.18:42:08::SCWMssOS::_0/lib/xiic_intr.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xad
TRACE::2023-02-14.18:42:08::SCWMssOS::cps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/l
TRACE::2023-02-14.18:42:08::SCWMssOS::ib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc
TRACE::2023-02-14.18:42:08::SCWMssOS::_counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib
TRACE::2023-02-14.18:42:08::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xd
TRACE::2023-02-14.18:42:08::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2023-02-14.18:42:08::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xusb
TRACE::2023-02-14.18:42:08::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2023-02-14.18:42:08::SCWMssOS::0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cor
TRACE::2023-02-14.18:42:08::SCWMssOS::texa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_co
TRACE::2023-02-14.18:42:08::SCWMssOS::rtexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2023-02-14.18:42:08::SCWMssOS:: ps7_cortexa9_0/lib/xiic.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cort
TRACE::2023-02-14.18:42:08::SCWMssOS::exa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/
TRACE::2023-02-14.18:42:08::SCWMssOS::read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps
TRACE::2023-02-14.18:42:08::SCWMssOS::7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7
TRACE::2023-02-14.18:42:08::SCWMssOS::_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7
TRACE::2023-02-14.18:42:08::SCWMssOS::_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2023-02-14.18:42:08::SCWMssOS::cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/usleep.o ps7_
TRACE::2023-02-14.18:42:08::SCWMssOS::cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-14.18:42:08::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xua
TRACE::2023-02-14.18:42:08::SCWMssOS::rtps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib
TRACE::2023-02-14.18:42:08::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-14.18:42:08::SCWMssOS::/xllfifo.o ps7_cortexa9_0/lib/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o p
TRACE::2023-02-14.18:42:08::SCWMssOS::s7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7
TRACE::2023-02-14.18:42:08::SCWMssOS::_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o p
TRACE::2023-02-14.18:42:08::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isat
TRACE::2023-02-14.18:42:08::SCWMssOS::ty.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_self
TRACE::2023-02-14.18:42:08::SCWMssOS::test.o

TRACE::2023-02-14.18:42:08::SCWMssOS::'Finished building libraries'

TRACE::2023-02-14.18:42:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-14.18:42:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-14.18:42:09::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-14.18:42:09::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-14.18:42:09::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-14.18:42:09::SCWPlatform::Started preparing the platform 
TRACE::2023-02-14.18:42:09::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-14.18:42:09::SCWSystem::dir created 
TRACE::2023-02-14.18:42:09::SCWSystem::Writing the bif 
TRACE::2023-02-14.18:42:09::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-14.18:42:09::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-14.18:42:09::SCWPlatform::Completed generating the platform
TRACE::2023-02-14.18:42:09::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-14.18:42:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-14.18:42:09::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.18:42:09::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-14.18:42:09::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.18:42:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:42:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:42:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-14.18:42:09::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-14.18:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.18:42:09::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:42:09::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:42:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:42:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-14.18:42:09::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-14.18:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.18:42:09::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:42:09::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b8fb11b88a2636b7558f46c51f7da9f31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"c7158dd96e0b585aac12baaa79595751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-14.18:42:09::SCWPlatform::updated the xpfm file.
TRACE::2023-02-14.18:42:09::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:42:09::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:42:09::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:42:09::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-14.18:42:09::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-14.18:42:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.18:42:09::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:42:09::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:42:09::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:58:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:58:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-14.18:58:26::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-14.18:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.18:58:26::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:58:26::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::In reload Mss file.
TRACE::2023-02-14.18:58:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:58:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:58:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-14.18:58:26::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-14.18:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.18:58:26::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:58:26::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-14.18:58:26::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-14.18:58:26::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-14.18:58:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-14.18:58:26::SCWMssOS::Commit changes completed.
TRACE::2023-02-14.18:58:26::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-14.18:58:26::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-14.18:58:26::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-14.18:58:26::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-14.18:58:26::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-14.18:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-14.18:58:26::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-14.18:58:26::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-14.18:58:26::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:16::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:16::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:16::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-15.00:38:16::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:16::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:23::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::update - Opened existing hwdb toplevel_lab2_27
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Opened existing hwdb toplevel_lab2_25
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:23::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.00:38:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-15.00:38:23::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::update - Opened existing hwdb toplevel_lab2_27
TRACE::2023-02-15.00:38:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:23::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.00:38:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.00:38:23::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:38:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-15.00:38:23::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.00:38:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.00:38:23::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:38:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-15.00:38:23::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:23::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:23::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:23::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-15.00:38:31::SCWPlatform::Opened new HwDB with name toplevel_lab2_28
TRACE::2023-02-15.00:38:31::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-15.00:38:31::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:38:31::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.00:38:31::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:38:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_28
TRACE::2023-02-15.00:38:31::SCWPlatform::Opened existing hwdb toplevel_lab2_28
TRACE::2023-02-15.00:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:31::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:31::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:31::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_28
TRACE::2023-02-15.00:38:31::SCWPlatform::Opened existing hwdb toplevel_lab2_28
TRACE::2023-02-15.00:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:31::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:31::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:31::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b8fb11b88a2636b7558f46c51f7da9f31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"c7158dd96e0b585aac12baaa795957511",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-15.00:38:32::SCWPlatform::Clearing the existing platform
TRACE::2023-02-15.00:38:32::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-15.00:38:32::SCWBDomain::clearing the fsbl build
TRACE::2023-02-15.00:38:32::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:32::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:32::SCWSystem::Clearing the domains completed.
TRACE::2023-02-15.00:38:32::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-15.00:38:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:32::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:32::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:32::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened new HwDB with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-15.00:38:39::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-15.00:38:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-15.00:38:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-15.00:38:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-15.00:38:39::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-15.00:38:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-15.00:38:39::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:39::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:39::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-15.00:38:39::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.00:38:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.00:38:39::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:38:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-15.00:38:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:39::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWReader::No isolation master present  
TRACE::2023-02-15.00:38:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-15.00:38:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-15.00:38:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:39::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.00:38:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-15.00:38:39::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.00:38:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.00:38:39::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:38:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-15.00:38:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:38:39::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:38:39::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:38:39::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:38:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:38:39::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:38:39::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:38:39::SCWReader::No isolation master present  
LOG::2023-02-15.00:40:41::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-15.00:40:41::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-15.00:40:41::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-15.00:40:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-15.00:40:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-15.00:40:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-15.00:40:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-15.00:40:41::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-15.00:40:41::SCWSystem::Not a boot domain 
LOG::2023-02-15.00:40:41::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-15.00:40:41::SCWDomain::Generating domain artifcats
TRACE::2023-02-15.00:40:41::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-15.00:40:41::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-15.00:40:41::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-15.00:40:41::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-15.00:40:41::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:41::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:41::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:41::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:40:41::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:41::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:40:41::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:40:41::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:40:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:40:41::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:41::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:40:41::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:41::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-15.00:40:41::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:41::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-15.00:40:43::SCWMssOS::doing bsp build ... 
TRACE::2023-02-15.00:40:43::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-15.00:40:43::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-15.00:40:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-15.00:40:43::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-15.00:40:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-15.00:40:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-15.00:40:43::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-15.00:40:43::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.00:40:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.00:40:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.00:40:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.00:40:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-15.00:40:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-15.00:40:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-15.00:40:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-15.00:40:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-15.00:40:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-15.00:40:43::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.00:40:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.00:40:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-15.00:40:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-15.00:40:43::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-15.00:40:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-15.00:40:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.00:40:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.00:40:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.00:40:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.00:40:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-15.00:40:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-15.00:40:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-15.00:40:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-15.00:40:43::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.00:40:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.00:40:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.00:40:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.00:40:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-15.00:40:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-15.00:40:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-15.00:40:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-15.00:40:43::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-15.00:40:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-15.00:40:43::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-15.00:40:43::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src"

TRACE::2023-02-15.00:40:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-15.00:40:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-15.00:40:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-15.00:40:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.00:40:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.00:40:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-15.00:40:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-15.00:40:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.00:40:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.00:40:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-15.00:40:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-15.00:40:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-15.00:40:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-15.00:40:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-15.00:40:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-15.00:40:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-15.00:40:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.00:40:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.00:40:45::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-15.00:40:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.00:40:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.00:40:45::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.00:40:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-15.00:40:46::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-15.00:40:46::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-15.00:40:46::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps
TRACE::2023-02-15.00:40:46::SCWMssOS::7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdma
TRACE::2023-02-15.00:40:46::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortex
TRACE::2023-02-15.00:40:46::SCWMssOS::a9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_co
TRACE::2023-02-15.00:40:46::SCWMssOS::rtexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_h
TRACE::2023-02-15.00:40:46::SCWMssOS::w.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cor
TRACE::2023-02-15.00:40:46::SCWMssOS::texa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7
TRACE::2023-02-15.00:40:46::SCWMssOS::_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9
TRACE::2023-02-15.00:40:46::SCWMssOS::_0/lib/xiic_intr.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xad
TRACE::2023-02-15.00:40:46::SCWMssOS::cps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/l
TRACE::2023-02-15.00:40:46::SCWMssOS::ib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc
TRACE::2023-02-15.00:40:46::SCWMssOS::_counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib
TRACE::2023-02-15.00:40:46::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xd
TRACE::2023-02-15.00:40:46::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2023-02-15.00:40:46::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xusb
TRACE::2023-02-15.00:40:46::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2023-02-15.00:40:46::SCWMssOS::0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cor
TRACE::2023-02-15.00:40:46::SCWMssOS::texa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_co
TRACE::2023-02-15.00:40:46::SCWMssOS::rtexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2023-02-15.00:40:46::SCWMssOS:: ps7_cortexa9_0/lib/xiic.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cort
TRACE::2023-02-15.00:40:46::SCWMssOS::exa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/
TRACE::2023-02-15.00:40:46::SCWMssOS::read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps
TRACE::2023-02-15.00:40:46::SCWMssOS::7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7
TRACE::2023-02-15.00:40:46::SCWMssOS::_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7
TRACE::2023-02-15.00:40:46::SCWMssOS::_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2023-02-15.00:40:46::SCWMssOS::cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/usleep.o ps7_
TRACE::2023-02-15.00:40:46::SCWMssOS::cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-15.00:40:46::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xua
TRACE::2023-02-15.00:40:46::SCWMssOS::rtps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib
TRACE::2023-02-15.00:40:46::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-15.00:40:46::SCWMssOS::/xllfifo.o ps7_cortexa9_0/lib/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o p
TRACE::2023-02-15.00:40:46::SCWMssOS::s7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7
TRACE::2023-02-15.00:40:46::SCWMssOS::_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o p
TRACE::2023-02-15.00:40:46::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isat
TRACE::2023-02-15.00:40:46::SCWMssOS::ty.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_self
TRACE::2023-02-15.00:40:46::SCWMssOS::test.o

TRACE::2023-02-15.00:40:46::SCWMssOS::'Finished building libraries'

TRACE::2023-02-15.00:40:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-15.00:40:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-15.00:40:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-15.00:40:46::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-15.00:40:46::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-15.00:40:46::SCWPlatform::Started preparing the platform 
TRACE::2023-02-15.00:40:46::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-15.00:40:46::SCWSystem::dir created 
TRACE::2023-02-15.00:40:46::SCWSystem::Writing the bif 
TRACE::2023-02-15.00:40:46::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-15.00:40:46::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-15.00:40:46::SCWPlatform::Completed generating the platform
TRACE::2023-02-15.00:40:46::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.00:40:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.00:40:46::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:40:46::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.00:40:46::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.00:40:46::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:40:46::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:40:46::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:40:46::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:40:46::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:40:46::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:40:46::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:40:46::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:40:46::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:40:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:40:46::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:40:46::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:46::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b8fb11b88a2636b7558f46c51f7da9f31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"c7158dd96e0b585aac12baaa79595751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-15.00:40:46::SCWPlatform::updated the xpfm file.
TRACE::2023-02-15.00:40:47::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:47::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:47::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:47::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.00:40:47::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.00:40:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.00:40:47::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.00:40:47::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.00:40:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.00:40:47::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.00:40:47::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.00:40:47::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:29::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:29::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:29::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-15.01:39:29::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:29::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::update - Opened existing hwdb toplevel_lab2_30
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Opened existing hwdb toplevel_lab2_29
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:36::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/tempdsa/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::update - Opened existing hwdb toplevel_lab2_30
TRACE::2023-02-15.01:39:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:36::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.01:39:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.01:39:36::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:39:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-02-15.01:39:36::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.01:39:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.01:39:36::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:39:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2023-02-15.01:39:36::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:36::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:36::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:36::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-15.01:39:43::SCWPlatform::Opened new HwDB with name toplevel_lab2_31
TRACE::2023-02-15.01:39:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-15.01:39:43::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:39:43::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.01:39:43::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:39:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_31
TRACE::2023-02-15.01:39:43::SCWPlatform::Opened existing hwdb toplevel_lab2_31
TRACE::2023-02-15.01:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:43::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:43::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:43::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_31
TRACE::2023-02-15.01:39:43::SCWPlatform::Opened existing hwdb toplevel_lab2_31
TRACE::2023-02-15.01:39:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:43::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:43::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:43::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b8fb11b88a2636b7558f46c51f7da9f31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"c7158dd96e0b585aac12baaa795957511",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-02-15.01:39:44::SCWPlatform::Clearing the existing platform
TRACE::2023-02-15.01:39:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-02-15.01:39:44::SCWBDomain::clearing the fsbl build
TRACE::2023-02-15.01:39:44::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:44::SCWMssOS::Removing the swdes entry for  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:44::SCWSystem::Clearing the domains completed.
TRACE::2023-02-15.01:39:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-02-15.01:39:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform:: Platform location is D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:44::SCWPlatform::Removing the HwDB with name D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:44::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:44::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened new HwDB with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWReader::Active system found as  toplevel_lab2
TRACE::2023-02-15.01:39:51::SCWReader::Handling sysconfig toplevel_lab2
TRACE::2023-02-15.01:39:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-15.01:39:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-15.01:39:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-02-15.01:39:51::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-02-15.01:39:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-15.01:39:51::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-02-15.01:39:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.01:39:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.01:39:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:39:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-15.01:39:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWReader::No isolation master present  
TRACE::2023-02-15.01:39:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-02-15.01:39:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-02-15.01:39:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:51::SCWMssOS::No sw design opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::mss exists loading the mss file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Opened the sw design from mss  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Adding the swdes entry D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.01:39:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-02-15.01:39:51::SCWMssOS::Opened the sw design.  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.01:39:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.01:39:51::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:39:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-02-15.01:39:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:51::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:51::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:51::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Opened existing hwdb toplevel_lab2_32
TRACE::2023-02-15.01:39:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:39:51::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:51::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:51::SCWReader::No isolation master present  
LOG::2023-02-15.01:39:58::SCWPlatform::Started generating the artifacts platform toplevel_lab2
TRACE::2023-02-15.01:39:58::SCWPlatform::Sanity checking of platform is completed
LOG::2023-02-15.01:39:58::SCWPlatform::Started generating the artifacts for system configuration toplevel_lab2
LOG::2023-02-15.01:39:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-02-15.01:39:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-02-15.01:39:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-02-15.01:39:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-02-15.01:39:58::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-02-15.01:39:58::SCWSystem::Not a boot domain 
LOG::2023-02-15.01:39:58::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-02-15.01:39:58::SCWDomain::Generating domain artifcats
TRACE::2023-02-15.01:39:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-02-15.01:39:58::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/qemu/
TRACE::2023-02-15.01:39:58::SCWMssOS::Copying the qemu file from  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt To D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/export/toplevel_lab2/sw/toplevel_lab2/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-02-15.01:39:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-02-15.01:39:58::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:58::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:58::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:58::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:39:58::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:39:58::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:39:58::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_32
TRACE::2023-02-15.01:39:58::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2023-02-15.01:39:58::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2023-02-15.01:39:58::SCWPlatform::Opened new HwDB with name toplevel_lab2_33
TRACE::2023-02-15.01:39:58::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:58::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:39:58::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:58::SCWMssOS::Completed writing the mss file at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-02-15.01:39:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:39:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-02-15.01:39:59::SCWMssOS::doing bsp build ... 
TRACE::2023-02-15.01:39:59::SCWMssOS::System Command Ran  D: & cd  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-02-15.01:39:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-02-15.01:39:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-02-15.01:39:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-02-15.01:39:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-15.01:39:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-15.01:39:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-02-15.01:39:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-02-15.01:39:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:39:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-02-15.01:39:59::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-02-15.01:39:59::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:39:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.01:40:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.01:40:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.01:40:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.01:40:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-15.01:40:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-15.01:40:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-15.01:40:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-15.01:40:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/llfifo_v5_5/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-02-15.01:40:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-02-15.01:40:00::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.01:40:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.01:40:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-15.01:40:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-15.01:40:00::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-15.01:40:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-15.01:40:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.01:40:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.01:40:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-02-15.01:40:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-02-15.01:40:00::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-02-15.01:40:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-02-15.01:40:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-02-15.01:40:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-02-15.01:40:00::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.01:40:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.01:40:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.01:40:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.01:40:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_16/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_16/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-15.01:40:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-15.01:40:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-02-15.01:40:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-02-15.01:40:00::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iic_v3_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iic_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-02-15.01:40:00::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-02-15.01:40:00::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/llfifo_v5_5/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/llfifo_v5_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2023-02-15.01:40:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-02-15.01:40:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-02-15.01:40:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_14/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.01:40:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.01:40:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-02-15.01:40:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-02-15.01:40:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-02-15.01:40:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-02-15.01:40:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-02-15.01:40:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-02-15.01:40:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-02-15.01:40:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-02-15.01:40:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-02-15.01:40:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-02-15.01:40:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-02-15.01:40:02::SCWMssOS::make --no-print-directory archive

TRACE::2023-02-15.01:40:02::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2023-02-15.01:40:02::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps
TRACE::2023-02-15.01:40:02::SCWMssOS::7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdma
TRACE::2023-02-15.01:40:02::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortex
TRACE::2023-02-15.01:40:02::SCWMssOS::a9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_co
TRACE::2023-02-15.01:40:02::SCWMssOS::rtexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_h
TRACE::2023-02-15.01:40:02::SCWMssOS::w.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cor
TRACE::2023-02-15.01:40:02::SCWMssOS::texa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpio_g.o ps7
TRACE::2023-02-15.01:40:02::SCWMssOS::_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9
TRACE::2023-02-15.01:40:02::SCWMssOS::_0/lib/xiic_intr.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xiic_g.o ps7_cortexa9_0/lib/xad
TRACE::2023-02-15.01:40:02::SCWMssOS::cps.o ps7_cortexa9_0/lib/xiic_stats.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/l
TRACE::2023-02-15.01:40:02::SCWMssOS::ib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xiic_slave.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc
TRACE::2023-02-15.01:40:02::SCWMssOS::_counter.o ps7_cortexa9_0/lib/xiic_options.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib
TRACE::2023-02-15.01:40:02::SCWMssOS::/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xd
TRACE::2023-02-15.01:40:02::SCWMssOS::maps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib
TRACE::2023-02-15.01:40:02::SCWMssOS::/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xusb
TRACE::2023-02-15.01:40:02::SCWMssOS::ps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xiic_dyn_master.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_
TRACE::2023-02-15.01:40:02::SCWMssOS::0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cor
TRACE::2023-02-15.01:40:02::SCWMssOS::texa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xiic_master.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_co
TRACE::2023-02-15.01:40:02::SCWMssOS::rtexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2023-02-15.01:40:02::SCWMssOS:: ps7_cortexa9_0/lib/xiic.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xiic_selftest.o ps7_cort
TRACE::2023-02-15.01:40:02::SCWMssOS::exa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/
TRACE::2023-02-15.01:40:02::SCWMssOS::read.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps
TRACE::2023-02-15.01:40:02::SCWMssOS::7_cortexa9_0/lib/xllfifo_g.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xllfifo_sinit.o ps7
TRACE::2023-02-15.01:40:02::SCWMssOS::_cortexa9_0/lib/xiic_multi_master.o ps7_cortexa9_0/lib/xiic_sinit.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xusbps.o ps7
TRACE::2023-02-15.01:40:02::SCWMssOS::_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_
TRACE::2023-02-15.01:40:02::SCWMssOS::cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/usleep.o ps7_
TRACE::2023-02-15.01:40:02::SCWMssOS::cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xstreamer.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.
TRACE::2023-02-15.01:40:02::SCWMssOS::o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xua
TRACE::2023-02-15.01:40:02::SCWMssOS::rtps_hw.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib
TRACE::2023-02-15.01:40:02::SCWMssOS::/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib
TRACE::2023-02-15.01:40:02::SCWMssOS::/xllfifo.o ps7_cortexa9_0/lib/xiic_l.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o p
TRACE::2023-02-15.01:40:02::SCWMssOS::s7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7
TRACE::2023-02-15.01:40:02::SCWMssOS::_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o p
TRACE::2023-02-15.01:40:02::SCWMssOS::s7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/isat
TRACE::2023-02-15.01:40:02::SCWMssOS::ty.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xgpio_self
TRACE::2023-02-15.01:40:02::SCWMssOS::test.o

TRACE::2023-02-15.01:40:02::SCWMssOS::'Finished building libraries'

TRACE::2023-02-15.01:40:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-02-15.01:40:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-02-15.01:40:02::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-02-15.01:40:02::SCWSystem::Completed Processing the sysconfig toplevel_lab2
LOG::2023-02-15.01:40:02::SCWPlatform::Completed generating the artifacts for system configuration toplevel_lab2
TRACE::2023-02-15.01:40:02::SCWPlatform::Started preparing the platform 
TRACE::2023-02-15.01:40:02::SCWSystem::Writing the bif file for system config toplevel_lab2
TRACE::2023-02-15.01:40:02::SCWSystem::dir created 
TRACE::2023-02-15.01:40:02::SCWSystem::Writing the bif 
TRACE::2023-02-15.01:40:02::SCWPlatform::Started writing the spfm file 
TRACE::2023-02-15.01:40:02::SCWPlatform::Started writing the xpfm file 
TRACE::2023-02-15.01:40:02::SCWPlatform::Completed generating the platform
TRACE::2023-02-15.01:40:02::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-02-15.01:40:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-02-15.01:40:02::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:40:02::SCWMssOS::Saving the mss changes D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-02-15.01:40:02::SCWMssOS::Writing the mss file completed D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWMssOS::Commit changes completed.
TRACE::2023-02-15.01:40:02::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:40:02::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:40:02::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_33
TRACE::2023-02-15.01:40:02::SCWPlatform::Opened existing hwdb toplevel_lab2_33
TRACE::2023-02-15.01:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:40:02::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:40:02::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:40:02::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:02::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:40:02::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_33
TRACE::2023-02-15.01:40:02::SCWPlatform::Opened existing hwdb toplevel_lab2_33
TRACE::2023-02-15.01:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:40:02::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:40:02::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:40:02::SCWWriter::formatted JSON is {
	"platformName":	"toplevel_lab2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"toplevel_lab2",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/toplevel_lab2.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"toplevel_lab2",
	"systems":	[{
			"systemName":	"toplevel_lab2",
			"systemDesc":	"toplevel_lab2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"toplevel_lab2",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"b8fb11b88a2636b7558f46c51f7da9f31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/toplevel_lab2/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"c7158dd96e0b585aac12baaa79595751",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-02-15.01:40:02::SCWPlatform::updated the xpfm file.
TRACE::2023-02-15.01:40:03::SCWPlatform::Trying to open the hw design at D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:03::SCWPlatform::DSA given D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:03::SCWPlatform::DSA absoulate path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:03::SCWPlatform::DSA directory D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw
TRACE::2023-02-15.01:40:03::SCWPlatform:: Platform Path D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/hw/toplevel_lab2.xsa
TRACE::2023-02-15.01:40:03::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2023-02-15.01:40:03::SCWPlatform::Trying to set the existing hwdb with name toplevel_lab2_33
TRACE::2023-02-15.01:40:03::SCWPlatform::Opened existing hwdb toplevel_lab2_33
TRACE::2023-02-15.01:40:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-02-15.01:40:03::SCWMssOS::Checking the sw design at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-02-15.01:40:03::SCWMssOS::DEBUG:  swdes dump  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-02-15.01:40:03::SCWMssOS::Sw design exists and opened at  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module2/lab2/vitis/toplevel_lab2/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
