# module-fuzz Documentation

**Welcome!** All documentation is now in this `docs/` folder.

## ğŸš€ Quick Start

New to module-fuzz? Start here:

1. **[TRIPLE_SIMULATOR.md](TRIPLE_SIMULATOR.md)** â­ - Recommended: 3-way validation (Verilator + Icarus + CXXRTL)
2. **[WORKFLOW.md](WORKFLOW.md)** - Complete development workflow
3. **[TRIPLE_SIMULATOR_TEST_REPORT.md](TRIPLE_SIMULATOR_TEST_REPORT.md)** - Proof it works

## ğŸ“š All Documentation

### Core Guides

| Document | Description | Start Here? |
|----------|-------------|-------------|
| **[TRIPLE_SIMULATOR.md](TRIPLE_SIMULATOR.md)** | Triple simulator guide (Verilator + Icarus + CXXRTL) | âœ… **YES** |
| **[DUAL_SIMULATOR.md](DUAL_SIMULATOR.md)** | Dual simulator guide (Verilator + Icarus) | If CXXRTL unavailable |
| **[WORKFLOW.md](WORKFLOW.md)** | Complete development workflow | For developers |

### Implementation Details

| Document | Description |
|----------|-------------|
| **[YOSYS_CXXRTL_IMPLEMENTATION.md](YOSYS_CXXRTL_IMPLEMENTATION.md)** | How CXXRTL integration works |
| **[TRIPLE_SIMULATOR_TEST_REPORT.md](TRIPLE_SIMULATOR_TEST_REPORT.md)** | Test results and verification |

### Bug Analysis

| Document | Description |
|----------|-------------|
| **[BUG_MINIMIZATION.md](BUG_MINIMIZATION.md)** | Wire-level bug isolation & delta-debugging |

### Advanced Topics

| Document | Description |
|----------|-------------|
| **[coverage_example.md](coverage_example.md)** | Coverage-guided fuzzing |
| **[wire_mutation.ipynb](wire_mutation.ipynb)** | Mutation strategies notebook |

## âš¡ Quick Commands

### Run Triple Simulator (Recommended)

```bash
cd /opt/module-fuzz/rewiring

python scripts/tri_fuzz_and_sim_loop.py \
  ../test_libraries/basic_tests/flattened/ \
  --rtl-dir ../test_libraries/basic_tests/unflattened/ \
  --incdir ../test_libraries/basic_tests/flattened/ \
  --incdir ../test_libraries/basic_tests/unflattened/ \
  --verilator-flags "--trace -Wno-TIMESCALEMOD -Wno-WIDTHTRUNC" \
  --max-cycles 10
```

### Run Dual Simulator

```bash
cd /opt/module-fuzz/rewiring

python scripts/dual_fuzz_and_sim_loop.py \
  ../test_libraries/basic_tests/flattened/ \
  --rtl-dir ../test_libraries/basic_tests/unflattened/ \
  --max-cycles 10
```

## ğŸ¯ Feature Comparison

| Feature | Single Sim | Dual Sim | Triple Sim |
|---------|-----------|----------|------------|
| **Simulators** | Verilator | Verilator + Icarus | Verilator + Icarus + CXXRTL |
| **Bug Detection** | âŒ No | âœ… Yes | âœ… Yes |
| **Arbitration** | âŒ No | âŒ No | âœ… Yes (2-of-3 voting) |
| **Speed** | âš¡ Fast | ğŸ¢ 2x slower | ğŸŒ 3x slower |
| **Confidence** | Low | Medium | **High** |
| **Recommended** | No | Sometimes | âœ… **YES** |

## ğŸ“‚ File Organization

```
module-fuzz/
â”œâ”€â”€ README.md                              # Project overview
â”œâ”€â”€ quick_start.sh                         # Automated setup
â”œâ”€â”€ dockerfile                             # Container with all tools
â”‚
â”œâ”€â”€ docs/                                  # ğŸ“š ALL DOCUMENTATION HERE
â”‚   â”œâ”€â”€ README.md                          # This file (navigation)
â”‚   â”œâ”€â”€ TRIPLE_SIMULATOR.md               # â­ Start here
â”‚   â”œâ”€â”€ TRIPLE_SIMULATOR_TEST_REPORT.md
â”‚   â”œâ”€â”€ DUAL_SIMULATOR.md
â”‚   â”œâ”€â”€ WORKFLOW.md
â”‚   â”œâ”€â”€ YOSYS_CXXRTL_IMPLEMENTATION.md
â”‚   â”œâ”€â”€ coverage_example.md
â”‚   â””â”€â”€ wire_mutation.ipynb
â”‚
â”œâ”€â”€ rewiring/                              # Fuzzing infrastructure
â”‚   â”œâ”€â”€ scripts/
â”‚   â”‚   â”œâ”€â”€ tri_fuzz_and_sim_loop.py     # Triple simulator
â”‚   â”‚   â”œâ”€â”€ dual_fuzz_and_sim_loop.py    # Dual simulator
â”‚   â”‚   â”œâ”€â”€ tri_simulator.py             # Comparison engine
â”‚   â”‚   â”œâ”€â”€ minimize_bug.py             # Wire-level bug minimizer
â”‚   â”‚   â”œâ”€â”€ trace_bit_bundled.py        # Bit dependency tracer
â”‚   â”‚   â””â”€â”€ ...
â”‚   â””â”€â”€ examples/
â”‚       â”œâ”€â”€ simple_tri_sim.py
â”‚       â””â”€â”€ simple_dual_sim.py
â”‚
â”œâ”€â”€ isolated_bugs/                        # Bug isolation output
â”‚   â””â”€â”€ minimized/
â”‚       â”œâ”€â”€ bug_isolated.sv              # Self-contained isolated bug
â”‚       â”œâ”€â”€ top_minimal.sv               # Minimized design
â”‚       â””â”€â”€ reduction_report.json        # Reduction log
â”‚
â””â”€â”€ test_libraries/                       # Test modules
    â””â”€â”€ basic_tests/
        â”œâ”€â”€ flattened/                    # Wrapper modules
        â””â”€â”€ unflattened/                  # Base modules
```

## ğŸ” What Should I Read?

**I want to...**

- âœ… **Validate my Verilog with 3 simulators** â†’ [TRIPLE_SIMULATOR.md](TRIPLE_SIMULATOR.md)
- ğŸ› **Find simulator bugs** â†’ [TRIPLE_SIMULATOR.md](TRIPLE_SIMULATOR.md)
- ğŸ”¬ **Isolate & minimize a bug** â†’ [BUG_MINIMIZATION.md](BUG_MINIMIZATION.md)
- ğŸ”§ **Understand the workflow** â†’ [WORKFLOW.md](WORKFLOW.md)
- ğŸ“Š **See test results** â†’ [TRIPLE_SIMULATOR_TEST_REPORT.md](TRIPLE_SIMULATOR_TEST_REPORT.md)
- ğŸ› ï¸ **Learn how CXXRTL works** â†’ [YOSYS_CXXRTL_IMPLEMENTATION.md](YOSYS_CXXRTL_IMPLEMENTATION.md)
- ğŸ“ˆ **Use coverage guidance** â†’ [coverage_example.md](coverage_example.md)

## ğŸ†˜ Troubleshooting

Common issues and solutions in [TRIPLE_SIMULATOR.md](TRIPLE_SIMULATOR.md#troubleshooting)

## âœ… Status

**All systems tested and working** (November 2025)

- âœ… Triple simulator fully functional
- âœ… All three simulators produce identical outputs
- âœ… Arbitration logic verified
- âœ… Production ready

## ğŸ“ Getting Help

1. Check the **Troubleshooting** section in [TRIPLE_SIMULATOR.md](TRIPLE_SIMULATOR.md)
2. Look at **examples** in `/opt/module-fuzz/rewiring/examples/`
3. Review **test reports** in [TRIPLE_SIMULATOR_TEST_REPORT.md](TRIPLE_SIMULATOR_TEST_REPORT.md)

---

**Need something else?** The main project README is at `/opt/module-fuzz/README.md`
