{"sha": "332fddaddc37453024e7968841a6064fff7bfeb0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzMyZmRkYWRkYzM3NDUzMDI0ZTc5Njg4NDFhNjA2NGZmZjdiZmViMA==", "commit": {"author": {"name": "Alan Lawrence", "email": "alan.lawrence@arm.com", "date": "2014-04-30T18:10:56Z"}, "committer": {"name": "Alan Lawrence", "email": "alalaw01@gcc.gnu.org", "date": "2014-04-30T18:10:56Z"}, "message": "Add execution tests of ARM UZP Intrinsics.\n\n\t* gcc.target/arm/simd/vuzpqf32_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqp16_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqp8_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqs16_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqs32_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqs8_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqu16_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqu32_1.c: New file.\n\t* gcc.target/arm/simd/vuzpqu8_1.c: New file.\n\t* gcc.target/arm/simd/vuzpf32_1.c: New file.\n\t* gcc.target/arm/simd/vuzpp16_1.c: New file.\n\t* gcc.target/arm/simd/vuzpp8_1.c: New file.\n\t* gcc.target/arm/simd/vuzps16_1.c: New file.\n\t* gcc.target/arm/simd/vuzps32_1.c: New file.\n\t* gcc.target/arm/simd/vuzps8_1.c: New file.\n\t* gcc.target/arm/simd/vuzpu16_1.c: New file.\n\t* gcc.target/arm/simd/vuzpu32_1.c: New file.\n\t* gcc.target/arm/simd/vuzpu8_1.c: New file.\n\nFrom-SVN: r209947", "tree": {"sha": "d86844784dc162c30aeee2c0dbeb8e97984f9faf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d86844784dc162c30aeee2c0dbeb8e97984f9faf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/332fddaddc37453024e7968841a6064fff7bfeb0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/332fddaddc37453024e7968841a6064fff7bfeb0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/332fddaddc37453024e7968841a6064fff7bfeb0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/332fddaddc37453024e7968841a6064fff7bfeb0/comments", "author": null, "committer": null, "parents": [{"sha": "ad5b68e0afd71857e219161266f5a7001bfcbd24", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad5b68e0afd71857e219161266f5a7001bfcbd24", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ad5b68e0afd71857e219161266f5a7001bfcbd24"}], "stats": {"total": 237, "additions": 237, "deletions": 0}, "files": [{"sha": "1485c584c74c58023670be89dedfde47d623d81e", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 21, "deletions": 0, "changes": 21, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -1,3 +1,24 @@\n+2014-04-30  Alan Lawrence  <alan.lawrence@arm.com>\n+\n+\t* gcc.target/arm/simd/vuzpqf32_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqp16_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqp8_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqs16_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqs32_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqs8_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqu16_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqu32_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpqu8_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpf32_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpp16_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpp8_1.c: New file.\n+\t* gcc.target/arm/simd/vuzps16_1.c: New file.\n+\t* gcc.target/arm/simd/vuzps32_1.c: New file.\n+\t* gcc.target/arm/simd/vuzps8_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpu16_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpu32_1.c: New file.\n+\t* gcc.target/arm/simd/vuzpu8_1.c: New file.\n+\n 2014-04-30  Alan Lawrence  <alan.lawrence@arm.com>\n \n \t* gcc.target/aarch64/vuzps32_1.c: Expect zip1/2 insn rather than uzp1/2."}, {"sha": "723c86a16beed5be0f7ce307664d6f06ba365dfe", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpf32_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpf32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpf32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "c7ad757b55e4a7f71d59170e2a857db30aa35f01", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpp16_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpp16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpp16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "670b5506779725bd9c83c94cbc9534deef933152", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpp8_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpp8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpp8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "53147f1a43e31237c7f259da6fb338ee728fa9a4", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqf32_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQf32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqf32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "feef15af27e7daa1eca60ef594047e142bc8d7f4", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqp16_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQp16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqp16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "db98f353354edb8ac1eef66e3a3faea2209e38fd", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqp8_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQp8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqp8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "808d562732b80a8b6327f78ef535f18d5f81ef0f", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqs16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs16_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQs16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqs16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "7adf5f9b91f13d48ad27e098e2ffcf65e270d8d3", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqs32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs32_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQs32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqs32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "9d0256a632a073fd610ca86c08398c51160dbf22", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqs8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqs8_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQs8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqs8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "23106edf529bb4e168682dada78d9081d981895d", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu16_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQu16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqu16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0002fdfcbd96c7b29f08e5c2c4413414a8426ebf", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu32_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQu32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqu32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "f8d19dc5582d365fde201df9a5507d2c84dea182", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpqu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpqu8_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpQu8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpqu8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "6e3f2eb118bd18029188cd48c010e58f833e94c4", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzps16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps16_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzps16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzps16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "372c39387542c8b54d71686f1d2dd2e142087674", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzps32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps32_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzps32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzps32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "3338477778eeda6be127bd379558659f92bbd748", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzps8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzps8_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzps8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzps8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "378b5a9df9119fefca8349b8230882a0a76ead53", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu16_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpu16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpu16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "ebb0d6b5fa63986c47b25ee3f9b142821aae886e", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu32_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpu32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpu32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "82719a503c4219d26d9f430450e348ce9e30f568", "filename": "gcc/testsuite/gcc.target/arm/simd/vuzpu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/332fddaddc37453024e7968841a6064fff7bfeb0/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvuzpu8_1.c?ref=332fddaddc37453024e7968841a6064fff7bfeb0", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vuzpu8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vuzpu8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}]}