Start of Tcl script for CN20022 to detect missing timing paths in SDF versus back-annotated Verilog netlist
================================================================

Requirements: Verilog back-annotated netlist and corresponding SDF file generated by Libero version used to complete P&R.

Usage: <path_to_libero_install>/bin/acttclsh <script> <sdf file> [-name_style <name_style>] [-verbosity <verbosity>] and re-direct the output to a text file such as > sdf_missing_path.rpt

verbosity = 0 --> Summary Only - DEFAULT if not specified
verbosity = 1 --> Detailed error list with instance/pin name + Summary

name_style = verilog --> instance names use the names from the Verilog netlist - DEFAULT if not specified
name_style = sdf     --> instance names use the names from the SDF file

Libero Version : "v12.4202012.900.0.16"
SDF file       : DRM2_top_ba.sdf
Netlist        : DRM2_top_ba.v
Verbosity      : 1
Name style     : verilog

Analyzing SDF...

  ERROR_CELL_PORT: ("ARI1_CC")) Missing IOPATH for port C for inst \CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7_1_sqmuxa_0_RNI82971
  ERROR_CELL_PORT: ("ARI1_CC")) Missing IOPATH for port D for inst \vme_int_instance/STATE2_RNIIMTD8[1]
  ERROR_CELL_PORT: ("ARI1_CC")) Missing IOPATH for port C for inst \CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6_1_sqmuxa_0_RNI1035

SDF analysis complete.

==========================================================================================

SUMMARY for DRM2_top_ba.sdf :
-----------------------------------------------------------
Total number of CFGx (LUTs) and ARI1_CC (carry-chain) combinational cell instances = 11575
Total number of input pins to CFGx and ARI1_CC instances                           = 36307
Total number of combinational input pins that are missing timing paths             = 3

***** Missing timing paths have been detected in this design. *****

Please re-verify the Static Timing Analysis using the appropriate Libero release:
-Libero SoC v11.9 SP6 (RTG4, SmartFusion2, IGLOO2),
-Libero SoC v12.5 (RTG4, PolarFire),
-Libero SoC v12.5 SP1 (RTG4, SmartFusion2, IGLOO2, PolarFire).

If your design's P&R state is invalidated with the releases above,
Migrate designs still in development to the releases listed above or later.
If you are not permitted to migrate your existing design, please contact Technical Support and provide the Libero version used to complete your design.
