m255
K3
13
cModel Technology
Z0 dC:\Users\jpedr\OneDrive\Documentos\GitHub\CL\CL\CLA_16bits\simulation\modelsim
Ecla16
Z1 w1528329164
Z2 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\jpedr\OneDrive\Documentos\GitHub\CL\CL\CLA_16bits\simulation\modelsim
Z5 8C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd
Z6 FC:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd
l0
L3
VW:]f>Qk<cfWMnLSnZ`9jk3
Z7 OV;C;10.0c;49
31
Z8 !s108 1528329555.321000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd|
Z10 !s107 C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla16.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 moz^6gEaDb<RAiDd_?FVm3
Astruct
R2
R3
DEx4 work 5 cla16 0 22 W:]f>Qk<cfWMnLSnZ`9jk3
l29
L10
VP0kO=@]`RQK7n33G=6oiQ1
R7
31
R8
R9
R10
R11
R12
!s100 <h105B]oM4e_PZ3n7VSzU2
Ecla4
Z13 w1527872860
R2
R3
R4
Z14 8C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd
Z15 FC:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd
l0
L3
V=MkBG9Gg^QdAgeEEQD^bF1
R7
31
Z16 !s108 1528329555.617000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd|
Z18 !s107 C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/cla4.vhd|
R11
R12
!s100 VFRI>I8>I]^G0]K4Qfg[12
Astruct
R2
R3
DEx4 work 4 cla4 0 22 =MkBG9Gg^QdAgeEEQD^bF1
l28
L10
VVc0gSC=0?[P2]NV;YA]V52
R7
31
R16
R17
R18
R11
R12
!s100 MIOgQn@[7dLfk>kFk?4:=1
Efulladder_pg
Z19 w1527864402
R2
R3
R4
Z20 8C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd
Z21 FC:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd
l0
L3
VZgA5c3khfm97WB3gO1[]S0
R7
31
Z22 !s108 1528329555.100000
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd|
Z24 !s107 C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/fulladder_pg.vhd|
R11
R12
!s100 FGCJ^nGFT7mV0IY8^SLLg3
Asynth
R2
R3
DEx4 work 12 fulladder_pg 0 22 ZgA5c3khfm97WB3gO1[]S0
l11
L9
VKN<;b:ih>k_j;NAYZ`0EM0
R7
31
R22
R23
R24
R11
R12
!s100 b7MBF[iTN0FHG3<Tf7E430
Etestbench_cla16
Z25 w1528329243
Z26 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z27 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
R2
R3
R4
Z28 8C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
Z29 FC:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd
l0
L7
V]N1eNKU:dI`9fQj@bK>mn2
!s100 HnEO35Bn<k7jLjGfX9EY00
R7
31
Z30 !s108 1528329555.840000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd|
Z32 !s107 C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/testbench/testbench_cla16.vhd|
R11
R12
Asim
R26
R27
R2
R3
DEx4 work 15 testbench_cla16 0 22 ]N1eNKU:dI`9fQj@bK>mn2
l31
L10
VEz0VLTB5R8k<=Z1Xc:59g1
!s100 KKNT7;mGa@>z@87N`4hih1
R7
31
R30
R31
R32
R11
R12
Evuaparalela
Z33 w1528325310
R2
R3
R4
Z34 8C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd
Z35 FC:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd
l0
L3
VPaLcW8@?FBee_HXTg6zo21
R7
31
Z36 !s108 1528329554.821000
Z37 !s90 -reportprogress|300|-93|-work|work|C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd|
Z38 !s107 C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela.vhd|
R11
R12
!s100 W`VcnkfV^lO@DV9;OVFK<0
Asynth
R2
R3
DEx4 work 11 vuaparalela 0 22 PaLcW8@?FBee_HXTg6zo21
l12
L10
VPJgQbbLi@ai_e>MGnE9VM0
R7
31
R36
R37
R38
R11
R12
!s100 hJffP@GC:QTWYD`?H>S;j2
Evuaparalela16bits
Z39 w1528325862
R2
R3
R4
Z40 8C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd
Z41 FC:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd
l0
L3
Vcn_Bf>I_GCce=T;M=:JOz0
R7
31
Z42 !s108 1528329553.207000
Z43 !s90 -reportprogress|300|-93|-work|work|C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd|
Z44 !s107 C:/Users/jpedr/OneDrive/Documentos/GitHub/CL/CL/CLA_16bits/vuaparalela16bits.vhd|
R11
R12
!s100 bUBQXR5IY9G=T6J1_`MUm2
Asynth
R2
R3
DEx4 work 17 vuaparalela16bits 0 22 cn_Bf>I_GCce=T;M=:JOz0
l11
L10
V`nPlbF7=?0K^dNFcDC=2n3
R7
31
R42
R43
R44
R11
R12
!s100 L02kE_f]9<UzlX=Y^@gdO0
