Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 17 21:15:09 2018
| Host         : DESKTOP-HL6I6PS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.592        0.000                      0                12318        0.123        0.000                      0                12318        3.000        0.000                       0                  3238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          0.592        0.000                      0                12252        0.123        0.000                      0                12252        9.500        0.000                       0                  3133  
  timer_clk_clk_pll        6.517        0.000                      0                   66        0.180        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        19.252ns  (logic 4.573ns (23.753%)  route 14.679ns (76.247%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 19.045 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.959    12.332    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.264    12.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.959    13.555    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y153        LUT5 (Prop_lut5_I4_O)        0.105    13.660 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[183].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48/O
                         net (fo=4, routed)           3.804    17.464    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[17]
    RAMB36_X0Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.712    19.045    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.530    
                         clock uncertainty           -0.087    18.443    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.056    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.056    
                         arrival time                         -17.464    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.868ns  (logic 4.573ns (24.237%)  route 14.295ns (75.763%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.959    12.332    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.264    12.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.945    13.541    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[177].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y141        LUT5 (Prop_lut5_I4_O)        0.105    13.646 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[177].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__33/O
                         net (fo=4, routed)           3.434    17.080    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[17]
    RAMB36_X7Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.703    19.036    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X7Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.521    
                         clock uncertainty           -0.087    18.434    
    RAMB36_X7Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.047    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.047    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.444ns  (logic 4.573ns (24.794%)  route 13.871ns (75.206%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 18.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.959    12.332    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.264    12.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.850    13.446    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y153        LUT5 (Prop_lut5_I4_O)        0.105    13.551 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[187].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__47/O
                         net (fo=4, routed)           3.105    16.656    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/addra[17]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.613    18.946    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.431    
                         clock uncertainty           -0.087    18.344    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.957    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.957    
                         arrival time                         -16.656    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.485ns  (logic 4.573ns (24.738%)  route 13.912ns (75.262%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.848    12.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/ena
    SLICE_X59Y141        LUT3 (Prop_lut3_I1_O)        0.264    12.485 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.848    13.333    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y138        LUT5 (Prop_lut5_I4_O)        0.105    13.438 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=4, routed)           3.260    16.698    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/addra[17]
    RAMB36_X0Y9          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.715    19.048    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.533    
                         clock uncertainty           -0.087    18.446    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.059    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.059    
                         arrival time                         -16.698    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.468ns  (logic 4.573ns (24.761%)  route 13.895ns (75.239%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.048 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.848    12.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/ena
    SLICE_X59Y141        LUT3 (Prop_lut3_I1_O)        0.264    12.485 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.784    13.269    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y138        LUT5 (Prop_lut5_I4_O)        0.105    13.374 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=4, routed)           3.306    16.681    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/addra[17]
    RAMB36_X0Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.715    19.048    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.533    
                         clock uncertainty           -0.087    18.446    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.059    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.059    
                         arrival time                         -16.681    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.324ns  (logic 4.573ns (24.957%)  route 13.751ns (75.043%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 18.944 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.959    12.332    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.264    12.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.625    13.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_init.ram/addra[17]
    SLICE_X58Y141        LUT5 (Prop_lut5_I4_O)        0.105    13.326 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[179].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__50/O
                         net (fo=4, routed)           3.210    16.536    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addra[17]
    RAMB36_X2Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.611    18.944    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.429    
                         clock uncertainty           -0.087    18.342    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.955    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.955    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                  1.419    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.071ns  (logic 4.573ns (25.305%)  route 13.498ns (74.695%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 18.724 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.848    12.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/ena
    SLICE_X59Y141        LUT3 (Prop_lut3_I1_O)        0.264    12.485 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.845    13.330    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y138        LUT5 (Prop_lut5_I4_O)        0.105    13.435 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[186].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=4, routed)           2.849    16.284    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/addra[17]
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.391    18.724    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/clka
    RAMB36_X8Y35         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.203    
                         clock uncertainty           -0.087    18.116    
    RAMB36_X8Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.729    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[122].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.729    
                         arrival time                         -16.284    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.063ns  (logic 4.573ns (25.317%)  route 13.490ns (74.683%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 18.733 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.959    12.332    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.264    12.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.962    13.558    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y153        LUT5 (Prop_lut5_I4_O)        0.105    13.663 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49/O
                         net (fo=4, routed)           2.612    16.275    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/addra[17]
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    18.733    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/clka
    RAMB36_X8Y37         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.212    
                         clock uncertainty           -0.087    18.125    
    RAMB36_X8Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.738    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.738    
                         arrival time                         -16.275    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 4.573ns (25.045%)  route 13.686ns (74.955%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 18.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.848    12.221    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/ena
    SLICE_X59Y141        LUT3 (Prop_lut3_I1_O)        0.264    12.485 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.781    13.266    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/addra[17]
    SLICE_X65Y134        LUT5 (Prop_lut5_I4_O)        0.105    13.371 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[178].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=4, routed)           3.100    16.471    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addra[17]
    RAMB36_X2Y6          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.619    18.952    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.437    
                         clock uncertainty           -0.087    18.350    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.963    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.963    
                         arrival time                         -16.471    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 cpu/u_execute/rs_op_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        18.104ns  (logic 4.573ns (25.260%)  route 13.531ns (74.740%))
  Logic Levels:           24  (CARRY4=8 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.189ns = ( 18.811 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.400    -1.788    cpu/u_execute/cpu_clk
    SLICE_X91Y111        FDRE                                         r  cpu/u_execute/rs_op_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_fdre_C_Q)         0.379    -1.409 r  cpu/u_execute/rs_op_r_reg[4]/Q
                         net (fo=83, routed)          1.542     0.133    cpu/u_execute/rs_op[4]
    SLICE_X94Y111        LUT3 (Prop_lut3_I1_O)        0.105     0.238 f  cpu/u_execute/tbuf_r[95]_i_9/O
                         net (fo=3, routed)           0.334     0.572    cpu/u_execute/tbuf_r[95]_i_9_n_0
    SLICE_X93Y110        LUT5 (Prop_lut5_I1_O)        0.105     0.677 r  cpu/u_execute/reg_hi[0]_i_6/O
                         net (fo=2, routed)           0.323     1.000    cpu/u_execute/reg_hi[0]_i_6_n_0
    SLICE_X93Y110        LUT4 (Prop_lut4_I1_O)        0.105     1.105 f  cpu/u_execute/reg_hi[0]_i_3/O
                         net (fo=64, routed)          0.606     1.711    cpu/u_execute/reg_hi[0]_i_3_n_0
    SLICE_X93Y111        LUT2 (Prop_lut2_I1_O)        0.123     1.834 r  cpu/u_execute/reg_hi[4]_i_5/O
                         net (fo=1, routed)           0.405     2.239    cpu/u_execute/reg_hi[4]_i_5_n_0
    SLICE_X92Y110        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     2.902 r  cpu/u_execute/reg_hi_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.902    cpu/u_execute/reg_hi_reg[4]_i_3_n_0
    SLICE_X92Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.002 r  cpu/u_execute/reg_hi_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.002    cpu/u_execute/reg_hi_reg[8]_i_3_n_0
    SLICE_X92Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.102 r  cpu/u_execute/reg_hi_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.102    cpu/u_execute/reg_hi_reg[12]_i_3_n_0
    SLICE_X92Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.202 r  cpu/u_execute/reg_hi_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.202    cpu/u_execute/reg_hi_reg[16]_i_3_n_0
    SLICE_X92Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.302 r  cpu/u_execute/reg_hi_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.302    cpu/u_execute/reg_hi_reg[20]_i_3_n_0
    SLICE_X92Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.402 r  cpu/u_execute/reg_hi_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.402    cpu/u_execute/reg_hi_reg[24]_i_3_n_0
    SLICE_X92Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.664 f  cpu/u_execute/reg_hi_reg[28]_i_3/O[3]
                         net (fo=3, routed)           1.056     4.720    cpu/u_execute/reg_hi_reg[28]_i_3_n_4
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.264     4.984 r  cpu/u_execute/reg_lo[28]_i_3/O
                         net (fo=2, routed)           0.250     5.234    cpu/u_execute/reg_lo[28]_i_3_n_0
    SLICE_X90Y111        LUT6 (Prop_lut6_I2_O)        0.267     5.501 r  cpu/u_execute/cr_badvaddr[31]_i_13/O
                         net (fo=3, routed)           0.550     6.052    cpu/u_execute/cr_badvaddr[31]_i_13_n_0
    SLICE_X88Y111        LUT2 (Prop_lut2_I1_O)        0.105     6.157 r  cpu/u_execute/reg_lo[31]_i_16/O
                         net (fo=1, routed)           0.000     6.157    cpu/u_execute/reg_lo[31]_i_16_n_0
    SLICE_X88Y111        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.452     6.609 f  cpu/u_execute/reg_lo_reg[31]_i_8/O[2]
                         net (fo=9, routed)           0.594     7.203    cpu/u_execute/reg_lo_reg[30]_0[0]
    SLICE_X86Y111        LUT6 (Prop_lut6_I4_O)        0.244     7.447 f  cpu/u_execute/cr_debug_DExcCode[0]_i_5/O
                         net (fo=3, routed)           0.251     7.698    cpu/u_execute/cr_debug_DExcCode[0]_i_5_n_0
    SLICE_X86Y110        LUT6 (Prop_lut6_I5_O)        0.105     7.803 r  cpu/u_execute/cr_debug_DExcCode[0]_i_2/O
                         net (fo=6, routed)           0.573     8.376    cpu/u_execute/cr_debug_DExcCode[0]_i_2_n_0
    SLICE_X84Y112        LUT2 (Prop_lut2_I0_O)        0.105     8.481 r  cpu/u_execute/cr_debug_DExcCode[2]_i_2/O
                         net (fo=6, routed)           0.768     9.249    cpu/u_execute/cr_debug_DExcCode[2]_i_2_n_0
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.105     9.354 r  cpu/u_execute/rs_valid_r_i_2/O
                         net (fo=7, routed)           0.486     9.840    cpu/u_execute/rs_valid_r_i_2_n_0
    SLICE_X71Y120        LUT6 (Prop_lut6_I1_O)        0.105     9.945 f  cpu/u_execute/inst_code_r[31]_i_3/O
                         net (fo=4, routed)           0.649    10.594    cpu/u_fetch/rs_valid_r_reg_1
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.105    10.699 f  cpu/u_fetch/inst_ram_i_53/O
                         net (fo=2, routed)           0.570    11.269    cpu/u_fetch/inst_ram_i_53_n_0
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.105    11.374 r  cpu/u_fetch/inst_ram_i_1/O
                         net (fo=17, routed)          0.959    12.332    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/ena
    SLICE_X52Y147        LUT3 (Prop_lut3_I1_O)        0.264    12.596 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.962    13.558    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/addra[17]
    SLICE_X67Y153        LUT5 (Prop_lut5_I4_O)        0.105    13.663 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__49/O
                         net (fo=4, routed)           2.653    16.316    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[17]
    RAMB36_X2Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        1.478    18.811    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.296    
                         clock uncertainty           -0.087    18.209    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.822    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                         -16.316    
  -------------------------------------------------------------------
                         slack                                  1.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[15]/Q
                         net (fo=1, routed)           0.058    -0.334    confreg/timer_r1[15]
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.858    -0.293    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[15]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X106Y110       FDRE (Hold_fdre_C_D)         0.076    -0.457    confreg/timer_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[17]/Q
                         net (fo=1, routed)           0.061    -0.331    confreg/timer_r1[17]
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.858    -0.293    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[17]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X106Y110       FDRE (Hold_fdre_C_D)         0.078    -0.455    confreg/timer_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[14]/Q
                         net (fo=1, routed)           0.057    -0.335    confreg/timer_r1[14]
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.858    -0.293    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[14]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X106Y110       FDRE (Hold_fdre_C_D)         0.071    -0.462    confreg/timer_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 confreg/timer_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/timer_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.587    -0.533    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_r1_reg[13]/Q
                         net (fo=1, routed)           0.064    -0.328    confreg/timer_r1[13]
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.858    -0.293    confreg/cpu_clk
    SLICE_X106Y110       FDRE                                         r  confreg/timer_r2_reg[13]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X106Y110       FDRE (Hold_fdre_C_D)         0.075    -0.458    confreg/timer_r2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 confreg/step1_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/step1_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.373ns (76.783%)  route 0.113ns (23.217%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.650    -0.469    confreg/cpu_clk
    SLICE_X100Y99        FDRE                                         r  confreg/step1_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  confreg/step1_count_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.193    confreg/step1_count_reg_n_0_[6]
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.037 r  confreg/step1_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.037    confreg/step1_count_reg[4]_i_1_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.016 r  confreg/step1_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.016    confreg/step1_count_reg[8]_i_1_n_7
    SLICE_X100Y100       FDRE                                         r  confreg/step1_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.855    -0.296    confreg/cpu_clk
    SLICE_X100Y100       FDRE                                         r  confreg/step1_count_reg[8]/C
                         clock pessimism              0.026    -0.270    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134    -0.136    confreg/step1_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 confreg/key_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/key_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.373ns (76.783%)  route 0.113ns (23.217%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.653    -0.466    confreg/cpu_clk
    SLICE_X102Y99        FDRE                                         r  confreg/key_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  confreg/key_count_reg[10]/Q
                         net (fo=1, routed)           0.112    -0.190    confreg/key_count_reg_n_0_[10]
    SLICE_X102Y99        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.034 r  confreg/key_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.034    confreg/key_count_reg[8]_i_1_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.019 r  confreg/key_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.019    confreg/key_count_reg[12]_i_1_n_7
    SLICE_X102Y100       FDRE                                         r  confreg/key_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.857    -0.294    confreg/cpu_clk
    SLICE_X102Y100       FDRE                                         r  confreg/key_count_reg[12]/C
                         clock pessimism              0.026    -0.268    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.134    -0.134    confreg/key_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpu/u_execute/rs_v3_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_ejtag_hb/ib_ins/iba_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.914%)  route 0.347ns (71.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.556    -0.564    cpu/u_execute/cpu_clk
    SLICE_X83Y120        FDRE                                         r  cpu/u_execute/rs_v3_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  cpu/u_execute/rs_v3_r_reg[29]/Q
                         net (fo=6, routed)           0.347    -0.076    cpu/u_ejtag_hb/ib_ins/hb_reqbus[30]
    SLICE_X84Y111        FDRE                                         r  cpu/u_ejtag_hb/ib_ins/iba_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.834    -0.317    cpu/u_ejtag_hb/ib_ins/cpu_clk
    SLICE_X84Y111        FDRE                                         r  cpu/u_ejtag_hb/ib_ins/iba_reg[29]/C
                         clock pessimism              0.026    -0.291    
    SLICE_X84Y111        FDRE (Hold_fdre_C_D)         0.059    -0.232    cpu/u_ejtag_hb/ib_ins/iba_reg[29]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cpu/u_fetch/ir_pc_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_execute/rs_pc_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.563    -0.557    cpu/u_fetch/cpu_clk
    SLICE_X79Y112        FDRE                                         r  cpu/u_fetch/ir_pc_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.128    -0.429 r  cpu/u_fetch/ir_pc_r_reg[26]/Q
                         net (fo=2, routed)           0.057    -0.372    cpu/u_execute/irbus[27]
    SLICE_X78Y112        FDRE                                         r  cpu/u_execute/rs_pc_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.833    -0.318    cpu/u_execute/cpu_clk
    SLICE_X78Y112        FDRE                                         r  cpu/u_execute/rs_pc_r_reg[26]/C
                         clock pessimism             -0.226    -0.544    
    SLICE_X78Y112        FDRE (Hold_fdre_C_D)         0.016    -0.528    cpu/u_execute/rs_pc_r_reg[26]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 cpu/u_fetch/ir_pc_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_execute/rs_pc_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.565    -0.555    cpu/u_fetch/cpu_clk
    SLICE_X79Y109        FDRE                                         r  cpu/u_fetch/ir_pc_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  cpu/u_fetch/ir_pc_r_reg[13]/Q
                         net (fo=2, routed)           0.099    -0.314    cpu/u_execute/irbus[14]
    SLICE_X81Y109        FDRE                                         r  cpu/u_execute/rs_pc_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.836    -0.315    cpu/u_execute/cpu_clk
    SLICE_X81Y109        FDRE                                         r  cpu/u_execute/rs_pc_r_reg[13]/C
                         clock pessimism             -0.224    -0.539    
    SLICE_X81Y109        FDRE (Hold_fdre_C_D)         0.066    -0.473    cpu/u_execute/rs_pc_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cpu/u_fetch/ir_pc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_execute/rs_pc_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.123%)  route 0.110ns (43.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.565    -0.555    cpu/u_fetch/cpu_clk
    SLICE_X79Y107        FDRE                                         r  cpu/u_fetch/ir_pc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  cpu/u_fetch/ir_pc_r_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.304    cpu/u_execute/irbus[2]
    SLICE_X80Y107        FDRE                                         r  cpu/u_execute/rs_pc_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3131, routed)        0.836    -0.315    cpu/u_execute/cpu_clk
    SLICE_X80Y107        FDRE                                         r  cpu/u_execute/rs_pc_r_reg[1]/C
                         clock pessimism             -0.224    -0.539    
    SLICE_X80Y107        FDRE (Hold_fdre_C_D)         0.076    -0.463    cpu/u_execute/rs_pc_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y2     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y2     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y13    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y17    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y17    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y38    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[123].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y109   bridge_1x2/sel_conf_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y109   bridge_1x2/sel_sram_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X94Y104   confreg/conf_rdata_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X94Y104   confreg/conf_rdata_reg_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X101Y106  confreg/conf_rdata_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X92Y102   confreg/conf_rdata_reg_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X96Y103   confreg/conf_rdata_reg_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X101Y106  confreg/conf_rdata_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X99Y105   confreg/conf_rdata_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X101Y106  confreg/conf_rdata_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X105Y101  confreg/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X105Y101  confreg/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X105Y101  confreg/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y105  confreg/btn_key_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X105Y106  confreg/btn_key_r_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X104Y104  confreg/btn_key_r_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X105Y105  confreg/btn_key_r_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y106  confreg/btn_key_r_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y106  confreg/btn_key_r_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X106Y105  confreg/btn_key_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.777ns (51.661%)  route 1.663ns (48.339%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.401 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    confreg/timer_reg[24]_i_1_n_0
    SLICE_X105Y114       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.666 r  confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.666    confreg/timer_reg[28]_i_1_n_6
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.307     8.640    confreg/timer_clk
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[29]/C
                         clock pessimism             -0.439     8.201    
                         clock uncertainty           -0.077     8.124    
    SLICE_X105Y114       FDRE (Setup_fdre_C_D)        0.059     8.183    confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -1.666    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.772ns (51.591%)  route 1.663ns (48.409%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.401 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    confreg/timer_reg[24]_i_1_n_0
    SLICE_X105Y114       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.661 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.661    confreg/timer_reg[28]_i_1_n_4
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.307     8.640    confreg/timer_clk
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.439     8.201    
                         clock uncertainty           -0.077     8.124    
    SLICE_X105Y114       FDRE (Setup_fdre_C_D)        0.059     8.183    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.712ns (50.730%)  route 1.663ns (49.270%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.401 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    confreg/timer_reg[24]_i_1_n_0
    SLICE_X105Y114       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.601 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.601    confreg/timer_reg[28]_i_1_n_5
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.307     8.640    confreg/timer_clk
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.439     8.201    
                         clock uncertainty           -0.077     8.124    
    SLICE_X105Y114       FDRE (Setup_fdre_C_D)        0.059     8.183    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 1.693ns (50.451%)  route 1.663ns (49.549%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.401 r  confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    confreg/timer_reg[24]_i_1_n_0
    SLICE_X105Y114       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.582 r  confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.582    confreg/timer_reg[28]_i_1_n_7
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.307     8.640    confreg/timer_clk
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[28]/C
                         clock pessimism             -0.439     8.201    
                         clock uncertainty           -0.077     8.124    
    SLICE_X105Y114       FDRE (Setup_fdre_C_D)        0.059     8.183    confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  6.601    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.679ns (50.244%)  route 1.663ns (49.756%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.568 r  confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.568    confreg/timer_reg[24]_i_1_n_6
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[25]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 1.674ns (50.169%)  route 1.663ns (49.831%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.563 r  confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.563    confreg/timer_reg[24]_i_1_n_4
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[27]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.563    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.277ns  (logic 1.614ns (49.257%)  route 1.663ns (50.743%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.503 r  confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.503    confreg/timer_reg[24]_i_1_n_5
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[26]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 1.595ns (48.961%)  route 1.663ns (51.039%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.303 r  confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.303    confreg/timer_reg[20]_i_1_n_0
    SLICE_X105Y113       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.484 r  confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.484    confreg/timer_reg[24]_i_1_n_7
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.308     8.641    confreg/timer_clk
    SLICE_X105Y113       FDRE                                         r  confreg/timer_reg[24]/C
                         clock pessimism             -0.439     8.202    
                         clock uncertainty           -0.077     8.125    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.059     8.184    confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.715ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.581ns (48.740%)  route 1.663ns (51.260%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.470 r  confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.470    confreg/timer_reg[20]_i_1_n_6
    SLICE_X105Y112       FDRE                                         r  confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X105Y112       FDRE                                         r  confreg/timer_reg[21]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  6.715    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 1.576ns (48.661%)  route 1.663ns (51.339%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.774ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.414    -1.774    confreg/timer_clk
    SLICE_X105Y115       FDRE                                         r  confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y115       FDRE (Prop_fdre_C_Q)         0.379    -1.395 r  confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.663     0.268    confreg/write_timer_begin_r3
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.105     0.373 r  confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     0.373    confreg/timer[0]_i_6_n_0
    SLICE_X105Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.813 r  confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.813    confreg/timer_reg[0]_i_1_n_0
    SLICE_X105Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.911 r  confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.911    confreg/timer_reg[4]_i_1_n_0
    SLICE_X105Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.009 r  confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.009    confreg/timer_reg[8]_i_1_n_0
    SLICE_X105Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.107 r  confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    confreg/timer_reg[12]_i_1_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.205 r  confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.205    confreg/timer_reg[16]_i_1_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.465 r  confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.465    confreg/timer_reg[20]_i_1_n_4
    SLICE_X105Y112       FDRE                                         r  confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.309     8.642    confreg/timer_clk
    SLICE_X105Y112       FDRE                                         r  confreg/timer_reg[23]/C
                         clock pessimism             -0.439     8.203    
                         clock uncertainty           -0.077     8.126    
    SLICE_X105Y112       FDRE (Setup_fdre_C_D)        0.059     8.185    confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.185    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                  6.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.326%)  route 0.117ns (41.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.578    -0.542    confreg/timer_clk
    SLICE_X94Y111        FDRE                                         r  confreg/conf_wdata_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  confreg/conf_wdata_r1_reg[11]/Q
                         net (fo=1, routed)           0.117    -0.261    confreg/conf_wdata_r1[11]
    SLICE_X96Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.301    confreg/timer_clk
    SLICE_X96Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[11]/C
                         clock pessimism             -0.203    -0.504    
    SLICE_X96Y111        FDRE (Hold_fdre_C_D)         0.063    -0.441    confreg/conf_wdata_r2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.326%)  route 0.117ns (41.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.578    -0.542    confreg/timer_clk
    SLICE_X94Y111        FDRE                                         r  confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.117    -0.261    confreg/conf_wdata_r1[10]
    SLICE_X96Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.301    confreg/timer_clk
    SLICE_X96Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.203    -0.504    
    SLICE_X96Y111        FDRE (Hold_fdre_C_D)         0.052    -0.452    confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.516%)  route 0.196ns (54.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.572    -0.548    confreg/timer_clk
    SLICE_X88Y111        FDRE                                         r  confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.196    -0.188    confreg/conf_wdata_r1[1]
    SLICE_X97Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.301    confreg/timer_clk
    SLICE_X97Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.203    -0.504    
    SLICE_X97Y111        FDRE (Hold_fdre_C_D)         0.070    -0.434    confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.063%)  route 0.141ns (35.937%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X106Y113       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.141    -0.253    confreg/write_timer_begin_r2
    SLICE_X105Y114       LUT4 (Prop_lut4_I2_O)        0.045    -0.208 r  confreg/timer[28]_i_3/O
                         net (fo=1, routed)           0.000    -0.208    confreg/timer[28]_i_3_n_0
    SLICE_X105Y114       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.142 r  confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.142    confreg/timer_reg[28]_i_1_n_5
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    confreg/timer_clk
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[30]/C
                         clock pessimism             -0.224    -0.520    
    SLICE_X105Y114       FDRE (Hold_fdre_C_D)         0.105    -0.415    confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.249ns (63.300%)  route 0.144ns (36.700%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X106Y113       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          0.144    -0.250    confreg/write_timer_begin_r2
    SLICE_X105Y114       LUT4 (Prop_lut4_I2_O)        0.045    -0.205 r  confreg/timer[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.205    confreg/timer[28]_i_2_n_0
    SLICE_X105Y114       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.142 r  confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    confreg/timer_reg[28]_i_1_n_4
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    confreg/timer_clk
    SLICE_X105Y114       FDRE                                         r  confreg/timer_reg[31]/C
                         clock pessimism             -0.224    -0.520    
    SLICE_X105Y114       FDRE (Hold_fdre_C_D)         0.105    -0.415    confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 confreg/write_timer_begin_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/write_timer_begin_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.239%)  route 0.201ns (58.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    confreg/timer_clk
    SLICE_X106Y113       FDRE                                         r  confreg/write_timer_begin_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  confreg/write_timer_begin_r1_reg/Q
                         net (fo=1, routed)           0.201    -0.193    confreg/write_timer_begin_r1
    SLICE_X106Y113       FDRE                                         r  confreg/write_timer_begin_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    confreg/timer_clk
    SLICE_X106Y113       FDRE                                         r  confreg/write_timer_begin_r2_reg/C
                         clock pessimism             -0.239    -0.535    
    SLICE_X106Y113       FDRE (Hold_fdre_C_D)         0.066    -0.469    confreg/write_timer_begin_r2_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.046%)  route 0.250ns (63.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.570    -0.550    confreg/timer_clk
    SLICE_X89Y113        FDRE                                         r  confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.250    -0.159    confreg/conf_wdata_r1[4]
    SLICE_X97Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.850    -0.301    confreg/timer_clk
    SLICE_X97Y111        FDRE                                         r  confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.203    -0.504    
    SLICE_X97Y111        FDRE (Hold_fdre_C_D)         0.066    -0.438    confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.571    -0.549    confreg/timer_clk
    SLICE_X90Y116        FDRE                                         r  confreg/conf_wdata_r1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  confreg/conf_wdata_r1_reg[26]/Q
                         net (fo=1, routed)           0.247    -0.138    confreg/conf_wdata_r1[26]
    SLICE_X92Y115        FDRE                                         r  confreg/conf_wdata_r2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.844    -0.307    confreg/timer_clk
    SLICE_X92Y115        FDRE                                         r  confreg/conf_wdata_r2_reg[26]/C
                         clock pessimism             -0.203    -0.510    
    SLICE_X92Y115        FDRE (Hold_fdre_C_D)         0.088    -0.422    confreg/conf_wdata_r2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 confreg/conf_wdata_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/conf_wdata_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.966%)  route 0.287ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.568    -0.552    confreg/timer_clk
    SLICE_X89Y117        FDRE                                         r  confreg/conf_wdata_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  confreg/conf_wdata_r1_reg[29]/Q
                         net (fo=1, routed)           0.287    -0.124    confreg/conf_wdata_r1[29]
    SLICE_X92Y116        FDRE                                         r  confreg/conf_wdata_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.843    -0.308    confreg/timer_clk
    SLICE_X92Y116        FDRE                                         r  confreg/conf_wdata_r2_reg[29]/C
                         clock pessimism             -0.203    -0.511    
    SLICE_X92Y116        FDRE (Hold_fdre_C_D)         0.089    -0.422    confreg/conf_wdata_r2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            confreg/timer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.251ns (62.166%)  route 0.153ns (37.834%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    confreg/timer_clk
    SLICE_X105Y111       FDRE                                         r  confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.153    -0.239    confreg/timer_reg[17]
    SLICE_X105Y111       LUT4 (Prop_lut4_I0_O)        0.045    -0.194 r  confreg/timer[16]_i_4/O
                         net (fo=1, routed)           0.000    -0.194    confreg/timer[16]_i_4_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.129 r  confreg/timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.129    confreg/timer_reg[16]_i_1_n_6
    SLICE_X105Y111       FDRE                                         r  confreg/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.858    -0.293    confreg/timer_clk
    SLICE_X105Y111       FDRE                                         r  confreg/timer_reg[17]/C
                         clock pessimism             -0.240    -0.533    
    SLICE_X105Y111       FDRE (Hold_fdre_C_D)         0.105    -0.428    confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X88Y111   confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X94Y111   confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X94Y111   confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y112   confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y114   confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y112   confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y112   confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X84Y115   confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y111   confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y114   confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y116   confreg/conf_wdata_r1_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y115   confreg/conf_wdata_r1_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y115   confreg/conf_wdata_r1_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y111   confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y115   confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y115   confreg/conf_wdata_r1_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y115   confreg/conf_wdata_r1_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y115   confreg/conf_wdata_r1_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X94Y111   confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X94Y111   confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y112   confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y114   confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y112   confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y112   confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X86Y116   confreg/conf_wdata_r1_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X89Y115   confreg/conf_wdata_r1_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y117   confreg/conf_wdata_r1_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X88Y115   confreg/conf_wdata_r1_reg[21]/C



