--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml karabas_go.twx karabas_go.ncd -o karabas_go.twr karabas_go.pcf
-ucf karabas_go.ucf

Design file:              karabas_go.ncd
Physical constraint file: karabas_go.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 406 paths analyzed, 95 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.085ns.
--------------------------------------------------------------------------------

Paths for end point led (SLICE_X23Y40.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_18 (FF)
  Destination:          led (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.032ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_18 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.CQ      Tcko                  0.525   cnt<19>
                                                       cnt_18
    SLICE_X23Y43.A1      net (fanout=2)        0.938   cnt<18>
    SLICE_X23Y43.A       Tilo                  0.259   GND_6_o_GND_6_o_equal_14_o<26>3
                                                       GND_6_o_GND_6_o_equal_14_o<26>4
    SLICE_X23Y40.A1      net (fanout=1)        0.937   GND_6_o_GND_6_o_equal_14_o<26>3
    SLICE_X23Y40.CLK     Tas                   0.373   led
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      3.032ns (1.157ns logic, 1.875ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_20 (FF)
  Destination:          led (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.188 - 0.209)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_20 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y43.AQ      Tcko                  0.525   cnt<23>
                                                       cnt_20
    SLICE_X23Y43.A2      net (fanout=2)        0.751   cnt<20>
    SLICE_X23Y43.A       Tilo                  0.259   GND_6_o_GND_6_o_equal_14_o<26>3
                                                       GND_6_o_GND_6_o_equal_14_o<26>4
    SLICE_X23Y40.A1      net (fanout=1)        0.937   GND_6_o_GND_6_o_equal_14_o<26>3
    SLICE_X23Y40.CLK     Tas                   0.373   led
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (1.157ns logic, 1.688ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_19 (FF)
  Destination:          led (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.188 - 0.206)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_19 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.DQ      Tcko                  0.525   cnt<19>
                                                       cnt_19
    SLICE_X23Y43.A3      net (fanout=2)        0.553   cnt<19>
    SLICE_X23Y43.A       Tilo                  0.259   GND_6_o_GND_6_o_equal_14_o<26>3
                                                       GND_6_o_GND_6_o_equal_14_o<26>4
    SLICE_X23Y40.A1      net (fanout=1)        0.937   GND_6_o_GND_6_o_equal_14_o<26>3
    SLICE_X23Y40.CLK     Tas                   0.373   led
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (1.157ns logic, 1.490ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point led (SLICE_X23Y40.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_5 (FF)
  Destination:          led (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.672ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.335 - 0.347)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_5 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.525   cnt<7>
                                                       cnt_5
    SLICE_X23Y40.C1      net (fanout=2)        0.973   cnt<5>
    SLICE_X23Y40.C       Tilo                  0.259   led
                                                       GND_6_o_GND_6_o_equal_14_o<26>1
    SLICE_X23Y40.A2      net (fanout=1)        0.542   GND_6_o_GND_6_o_equal_14_o<26>
    SLICE_X23Y40.CLK     Tas                   0.373   led
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      2.672ns (1.157ns logic, 1.515ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          led (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.495ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.335 - 0.347)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.AQ      Tcko                  0.525   cnt<7>
                                                       cnt_4
    SLICE_X23Y40.C2      net (fanout=2)        0.796   cnt<4>
    SLICE_X23Y40.C       Tilo                  0.259   led
                                                       GND_6_o_GND_6_o_equal_14_o<26>1
    SLICE_X23Y40.A2      net (fanout=1)        0.542   GND_6_o_GND_6_o_equal_14_o<26>
    SLICE_X23Y40.CLK     Tas                   0.373   led
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (1.157ns logic, 1.338ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          led (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.335 - 0.349)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to led
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.525   cnt<3>
                                                       cnt_0
    SLICE_X23Y40.C3      net (fanout=2)        0.681   cnt<0>
    SLICE_X23Y40.C       Tilo                  0.259   led
                                                       GND_6_o_GND_6_o_equal_14_o<26>1
    SLICE_X23Y40.A2      net (fanout=1)        0.542   GND_6_o_GND_6_o_equal_14_o<26>
    SLICE_X23Y40.CLK     Tas                   0.373   led
                                                       led_rstpot
                                                       led
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.157ns logic, 1.223ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point cnt_25 (SLICE_X22Y44.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_0 (FF)
  Destination:          cnt_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.347 - 0.349)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_0 to cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.525   cnt<3>
                                                       cnt_0
    SLICE_X22Y38.A5      net (fanout=2)        0.464   cnt<0>
    SLICE_X22Y38.COUT    Topcya                0.474   cnt<3>
                                                       Mcount_cnt_lut<0>_INV_0
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y39.COUT    Tbyp                  0.093   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y40.CIN     net (fanout=1)        0.214   Mcount_cnt_cy<7>
    SLICE_X22Y40.COUT    Tbyp                  0.093   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y41.COUT    Tbyp                  0.093   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y42.COUT    Tbyp                  0.093   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y43.COUT    Tbyp                  0.093   cnt<23>
                                                       Mcount_cnt_cy<23>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<23>
    SLICE_X22Y44.CLK     Tcinck                0.303   cnt<26>
                                                       Mcount_cnt_xor<26>
                                                       cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (1.767ns logic, 0.693ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_4 (FF)
  Destination:          cnt_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_4 to cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.AQ      Tcko                  0.525   cnt<7>
                                                       cnt_4
    SLICE_X22Y39.A5      net (fanout=2)        0.462   cnt<4>
    SLICE_X22Y39.COUT    Topcya                0.474   cnt<7>
                                                       cnt<4>_rt
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y40.CIN     net (fanout=1)        0.214   Mcount_cnt_cy<7>
    SLICE_X22Y40.COUT    Tbyp                  0.093   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y41.COUT    Tbyp                  0.093   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y42.COUT    Tbyp                  0.093   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y43.COUT    Tbyp                  0.093   cnt<23>
                                                       Mcount_cnt_cy<23>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<23>
    SLICE_X22Y44.CLK     Tcinck                0.303   cnt<26>
                                                       Mcount_cnt_xor<26>
                                                       cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (1.674ns logic, 0.688ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_3 (FF)
  Destination:          cnt_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.290ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.347 - 0.349)
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 0.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnt_3 to cnt_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.DQ      Tcko                  0.525   cnt<3>
                                                       cnt_3
    SLICE_X22Y38.D5      net (fanout=2)        0.456   cnt<3>
    SLICE_X22Y38.COUT    Topcyd                0.312   cnt<3>
                                                       cnt<3>_rt
                                                       Mcount_cnt_cy<3>
    SLICE_X22Y39.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<3>
    SLICE_X22Y39.COUT    Tbyp                  0.093   cnt<7>
                                                       Mcount_cnt_cy<7>
    SLICE_X22Y40.CIN     net (fanout=1)        0.214   Mcount_cnt_cy<7>
    SLICE_X22Y40.COUT    Tbyp                  0.093   cnt<11>
                                                       Mcount_cnt_cy<11>
    SLICE_X22Y41.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<11>
    SLICE_X22Y41.COUT    Tbyp                  0.093   cnt<15>
                                                       Mcount_cnt_cy<15>
    SLICE_X22Y42.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<15>
    SLICE_X22Y42.COUT    Tbyp                  0.093   cnt<19>
                                                       Mcount_cnt_cy<19>
    SLICE_X22Y43.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<19>
    SLICE_X22Y43.COUT    Tbyp                  0.093   cnt<23>
                                                       Mcount_cnt_cy<23>
    SLICE_X22Y44.CIN     net (fanout=1)        0.003   Mcount_cnt_cy<23>
    SLICE_X22Y44.CLK     Tcinck                0.303   cnt<26>
                                                       Mcount_cnt_xor<26>
                                                       cnt_25
    -------------------------------------------------  ---------------------------
    Total                                      2.290ns (1.605ns logic, 0.685ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_5 (SLICE_X22Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_5 (FF)
  Destination:          cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_5 to cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.BQ      Tcko                  0.234   cnt<7>
                                                       cnt_5
    SLICE_X22Y39.B5      net (fanout=2)        0.065   cnt<5>
    SLICE_X22Y39.CLK     Tah         (-Th)    -0.237   cnt<7>
                                                       cnt<5>_rt
                                                       Mcount_cnt_cy<7>
                                                       cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point cnt_9 (SLICE_X22Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_9 (FF)
  Destination:          cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_9 to cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.BQ      Tcko                  0.234   cnt<11>
                                                       cnt_9
    SLICE_X22Y40.B5      net (fanout=2)        0.065   cnt<9>
    SLICE_X22Y40.CLK     Tah         (-Th)    -0.237   cnt<11>
                                                       cnt<9>_rt
                                                       Mcount_cnt_cy<11>
                                                       cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point cnt_17 (SLICE_X22Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_17 (FF)
  Destination:          cnt_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Destination Clock:    TAPE_OUT_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_17 to cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y42.BQ      Tcko                  0.234   cnt<19>
                                                       cnt_17
    SLICE_X22Y42.B5      net (fanout=2)        0.065   cnt<17>
    SLICE_X22Y42.CLK     Tah         (-Th)    -0.237   cnt<19>
                                                       cnt<17>_rt
                                                       Mcount_cnt_cy<19>
                                                       cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: TAPE_OUT_OBUF_BUFG/I0
  Logical resource: TAPE_OUT_OBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: TAPE_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cnt<3>/CLK
  Logical resource: cnt_0/CK
  Location pin: SLICE_X22Y38.CLK
  Clock network: TAPE_OUT_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cnt<3>/CLK
  Logical resource: cnt_1/CK
  Location pin: SLICE_X22Y38.CLK
  Clock network: TAPE_OUT_OBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    3.085|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 406 paths, 0 nets, and 75 connections

Design statistics:
   Minimum period:   3.085ns{1}   (Maximum frequency: 324.149MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov  6 01:41:55 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



