<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jun  1 12:26:11 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k325t" NAME="top" PACKAGE="ffg900" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="CLK_IN_D_0_clk_n" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" LEFT="0" NAME="CLK_IN_D_0_clk_p" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_DS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="OUT_port_0" SIGIS="undef" SIGNAME="terminal_0_OUT_port">
      <CONNECTIONS>
        <CONNECTION INSTANCE="terminal_0" PORT="OUT_port"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Con_Encoder_0" PORT="reset_n"/>
        <CONNECTION INSTANCE="RS_Enc_0" PORT="reset_n"/>
        <CONNECTION INSTANCE="PolarityShift_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="PolarityShift_1" PORT="rst_n"/>
        <CONNECTION INSTANCE="dec2bin_0" PORT="reset_n"/>
        <CONNECTION INSTANCE="Interleaver_0" PORT="reset_n"/>
        <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="reset_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_CLK_IN_D_0" NAME="CLK_IN_D_0" TYPE="TARGET">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CLK_N" PHYSICAL="CLK_IN_D_0_clk_n"/>
        <PORTMAP LOGICAL="CLK_P" PHYSICAL="CLK_IN_D_0_clk_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Con_Encoder_0" HWVERSION="1.0" INSTANCE="Con_Encoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Con_Encoder" VLNV="xilinx.com:module_ref:Con_Encoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_Con_Encoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ConvOut_0" SIGIS="undef" SIGNAME="Con_Encoder_0_ConvOut_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PolarityShift_0" PORT="singleIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ConvOut_1" SIGIS="undef" SIGNAME="Con_Encoder_0_ConvOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PolarityShift_1" PORT="singleIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="In1" SIGIS="undef" SIGNAME="dec2bin_0_BIN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec2bin_0" PORT="BIN_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="dec2bin_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec2bin_0" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataSource_Scrambler_0" HWVERSION="1.0" INSTANCE="DataSource_Scrambler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataSource_Scrambler" VLNV="xilinx.com:module_ref:DataSource_Scrambler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_DataSource_Scrambler_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="BinEn" SIGIS="undef"/>
        <PORT DIR="O" NAME="DataGenEn" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_DataGenEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Interleaver_0" PORT="Trigger"/>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ScramblerOut" RIGHT="0" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ScramblerOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_In"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simEN" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_VLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simEnd" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_End"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simStart" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simStart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_Start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Interleaver_0" HWVERSION="1.0" INSTANCE="Interleaver_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Interleaver" VLNV="xilinx.com:module_ref:Interleaver:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_Interleaver_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="DataIn" RIGHT="0" SIGIS="undef" SIGNAME="RS_Enc_0_RS_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="RS_Out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="InterOut" RIGHT="0" SIGIS="undef" SIGNAME="Interleaver_0_InterOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec2bin_0" PORT="DEC_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Trigger" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_DataGenEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="DataGenEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="Interleaver_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dec2bin_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="RS_Enc_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PolarityShift_0" HWVERSION="1.0" INSTANCE="PolarityShift_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PolarityShift" VLNV="xilinx.com:module_ref:PolarityShift:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_PolarityShift_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="PolarityShift_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_0" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="PolarityShift_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_0" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="singleIn" SIGIS="undef" SIGNAME="Con_Encoder_0_ConvOut_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Con_Encoder_0" PORT="ConvOut_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PolarityShift_0_m_axis_data" NAME="m_axis_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PolarityShift_1" HWVERSION="1.0" INSTANCE="PolarityShift_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PolarityShift" VLNV="xilinx.com:module_ref:PolarityShift:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_PolarityShift_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="PolarityShift_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_1" PORT="s_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef" SIGNAME="PolarityShift_1_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_1" PORT="s_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="singleIn" SIGIS="undef" SIGNAME="Con_Encoder_0_ConvOut_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Con_Encoder_0" PORT="ConvOut_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PolarityShift_1_m_axis_data" NAME="m_axis_data" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RS_Enc_0" HWVERSION="1.0" INSTANCE="RS_Enc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RS_Enc" VLNV="xilinx.com:module_ref:RS_Enc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_RS_Enc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_DataGenEn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="DataGenEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RS_End" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="simEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="RS_In" RIGHT="0" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ScramblerOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="ScramblerOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="RS_Out" RIGHT="0" SIGIS="undef" SIGNAME="RS_Enc_0_RS_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Interleaver_0" PORT="DataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RS_Start" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simStart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="simStart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RS_VLD" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_simEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="simEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="RS_Enc_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Interleaver_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="DataSource_Scrambler_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="16" FULLNAME="/c_addsub_0" HWVERSION="12.0" INSTANCE="c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADD_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="41"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="00000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="41"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_LATENCY" VALUE="2"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="41"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="41"/>
        <PARAMETER NAME="Add_Mode" VALUE="Add"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Value" VALUE="00000000000000000000000000000000000000000"/>
        <PARAMETER NAME="B_Width" VALUE="41"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="top_c_addsub_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Latency" VALUE="2"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Automatic"/>
        <PARAMETER NAME="Out_Width" VALUE="41"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="40" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="40" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_1" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="40" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="terminal_0" PORT="IN_port"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/dds_compiler_0" HWVERSION="6.0" INSTANCE="dds_compiler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="1000000000000000000000000000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_dds_compiler_0_0"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="200"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="8"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="50"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="14"/>
        <PARAMETER NAME="PINC1" VALUE="1000000000000000000000000000"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="29"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="80"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="23" FULLNAME="/dds_compiler_1" HWVERSION="6.0" INSTANCE="dds_compiler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dds_compiler" VLNV="xilinx.com:ip:dds_compiler:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dds_compiler;v=v6_0;d=pg141-dds-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUMULATOR_WIDTH" VALUE="29"/>
        <PARAMETER NAME="C_AMPLITUDE" VALUE="0"/>
        <PARAMETER NAME="C_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_CHAN_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEBUG_INTERFACE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_M_DATA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_M_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_PHASEGEN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_PHASE_OUT" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINCOS" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_CONFIG" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="8"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_MODE_OF_OPERATION" VALUE="0"/>
        <PARAMETER NAME="C_MODULUS" VALUE="9"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NEGATIVE_COSINE" VALUE="0"/>
        <PARAMETER NAME="C_NEGATIVE_SINE" VALUE="0"/>
        <PARAMETER NAME="C_NOISE_SHAPING" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMISE_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUTS_REQUIRED" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_FORM" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_PHASE_ANGLE_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_PHASE_INCREMENT" VALUE="2"/>
        <PARAMETER NAME="C_PHASE_INCREMENT_VALUE" VALUE="1000000000000000000000000000,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_PHASE_OFFSET" VALUE="0"/>
        <PARAMETER NAME="C_PHASE_OFFSET_VALUE" VALUE="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0"/>
        <PARAMETER NAME="C_POR_MODE" VALUE="0"/>
        <PARAMETER NAME="C_RESYNC" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_PHASE_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_DSP48" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="Amplitude_Mode" VALUE="Full_Range"/>
        <PARAMETER NAME="Channels" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_dds_compiler_0_1"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DDS_Clock_Rate" VALUE="200"/>
        <PARAMETER NAME="DSP48_Use" VALUE="Minimal"/>
        <PARAMETER NAME="Frequency_Resolution" VALUE="0.4"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Has_Phase_Out" VALUE="false"/>
        <PARAMETER NAME="Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="Latency" VALUE="8"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Auto"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="M_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Memory_Type" VALUE="Auto"/>
        <PARAMETER NAME="Mode_of_Operation" VALUE="Standard"/>
        <PARAMETER NAME="Modulus" VALUE="9"/>
        <PARAMETER NAME="Negative_Cosine" VALUE="false"/>
        <PARAMETER NAME="Negative_Sine" VALUE="false"/>
        <PARAMETER NAME="Noise_Shaping" VALUE="Auto"/>
        <PARAMETER NAME="OUTPUT_FORM" VALUE="Twos_Complement"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Auto"/>
        <PARAMETER NAME="Output_Frequency1" VALUE="50"/>
        <PARAMETER NAME="Output_Frequency2" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency3" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency4" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency5" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency6" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency7" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency8" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency9" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency10" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency11" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency12" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency13" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency14" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency15" VALUE="0"/>
        <PARAMETER NAME="Output_Frequency16" VALUE="0"/>
        <PARAMETER NAME="Output_Selection" VALUE="Sine"/>
        <PARAMETER NAME="Output_Width" VALUE="14"/>
        <PARAMETER NAME="PINC1" VALUE="1000000000000000000000000000"/>
        <PARAMETER NAME="PINC2" VALUE="0"/>
        <PARAMETER NAME="PINC3" VALUE="0"/>
        <PARAMETER NAME="PINC4" VALUE="0"/>
        <PARAMETER NAME="PINC5" VALUE="0"/>
        <PARAMETER NAME="PINC6" VALUE="0"/>
        <PARAMETER NAME="PINC7" VALUE="0"/>
        <PARAMETER NAME="PINC8" VALUE="0"/>
        <PARAMETER NAME="PINC9" VALUE="0"/>
        <PARAMETER NAME="PINC10" VALUE="0"/>
        <PARAMETER NAME="PINC11" VALUE="0"/>
        <PARAMETER NAME="PINC12" VALUE="0"/>
        <PARAMETER NAME="PINC13" VALUE="0"/>
        <PARAMETER NAME="PINC14" VALUE="0"/>
        <PARAMETER NAME="PINC15" VALUE="0"/>
        <PARAMETER NAME="PINC16" VALUE="0"/>
        <PARAMETER NAME="POFF1" VALUE="0"/>
        <PARAMETER NAME="POFF2" VALUE="0"/>
        <PARAMETER NAME="POFF3" VALUE="0"/>
        <PARAMETER NAME="POFF4" VALUE="0"/>
        <PARAMETER NAME="POFF5" VALUE="0"/>
        <PARAMETER NAME="POFF6" VALUE="0"/>
        <PARAMETER NAME="POFF7" VALUE="0"/>
        <PARAMETER NAME="POFF8" VALUE="0"/>
        <PARAMETER NAME="POFF9" VALUE="0"/>
        <PARAMETER NAME="POFF10" VALUE="0"/>
        <PARAMETER NAME="POFF11" VALUE="0"/>
        <PARAMETER NAME="POFF12" VALUE="0"/>
        <PARAMETER NAME="POFF13" VALUE="0"/>
        <PARAMETER NAME="POFF14" VALUE="0"/>
        <PARAMETER NAME="POFF15" VALUE="0"/>
        <PARAMETER NAME="POFF16" VALUE="0"/>
        <PARAMETER NAME="POR_mode" VALUE="false"/>
        <PARAMETER NAME="Parameter_Entry" VALUE="System_Parameters"/>
        <PARAMETER NAME="PartsPresent" VALUE="Phase_Generator_and_SIN_COS_LUT"/>
        <PARAMETER NAME="Phase_Increment" VALUE="Fixed"/>
        <PARAMETER NAME="Phase_Offset_Angles1" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles2" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles3" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles4" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles5" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles6" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles7" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles8" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles9" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles10" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles11" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles12" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles13" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles14" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles15" VALUE="0"/>
        <PARAMETER NAME="Phase_Offset_Angles16" VALUE="0"/>
        <PARAMETER NAME="Phase_Width" VALUE="29"/>
        <PARAMETER NAME="Phase_offset" VALUE="None"/>
        <PARAMETER NAME="Resync" VALUE="false"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_PHASE_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="S_PHASE_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Spurious_Free_Dynamic_Range" VALUE="80"/>
        <PARAMETER NAME="explicit_period" VALUE="false"/>
        <PARAMETER NAME="period" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dds_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dec2bin_0" HWVERSION="1.0" INSTANCE="dec2bin_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dec2bin" VLNV="xilinx.com:module_ref:dec2bin:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_dec2bin_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="BIN_OUT" SIGIS="undef" SIGNAME="dec2bin_0_BIN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Con_Encoder_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="DEC_IN" RIGHT="0" SIGIS="undef" SIGNAME="Interleaver_0_InterOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Interleaver_0" PORT="InterOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="dec2bin_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Con_Encoder_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="Interleaver_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Interleaver_0" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/fir_compiler_0" HWVERSION="7.2" INSTANCE="fir_compiler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="21"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="21"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="top_fir_compiler_0_0.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="41"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="41"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="top_fir_compiler_0_0"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="2"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="2"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="2"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="47"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="41"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="81"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="20"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="200"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Fanout" VALUE="false"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../../../../matlab/rcos.coe"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="ColumnConfig" VALUE="41"/>
        <PARAMETER NAME="Component_Name" VALUE="top_fir_compiler_0_0"/>
        <PARAMETER NAME="Control_Broadcast_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Column_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_LUT_Pipeline" VALUE="false"/>
        <PARAMETER NAME="Control_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Data_Path_Broadcast" VALUE="false"/>
        <PARAMETER NAME="Data_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="2"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Disable_Half_Band_Centre_Tap" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="No_BRAM_Read_First_Mode" VALUE="false"/>
        <PARAMETER NAME="No_SRL_Attributes" VALUE="false"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="Optimal_Column_Lengths" VALUE="false"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Other" VALUE="false"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Truncate_LSBs"/>
        <PARAMETER NAME="Output_Width" VALUE="20"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Pre_Adder_Pipeline" VALUE="false"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="200"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fir_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="PolarityShift_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PolarityShift_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="PolarityShift_0_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PolarityShift_0" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PolarityShift_0_m_axis_data" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="20" FULLNAME="/fir_compiler_1" HWVERSION="7.2" INSTANCE="fir_compiler_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fir_compiler" VLNV="xilinx.com:ip:fir_compiler:7.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fir_compiler;v=v7_2;d=pg149-fir-compiler.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACCUM_OP_PATH_WIDTHS" VALUE="21"/>
        <PARAMETER NAME="C_ACCUM_PATH_WIDTHS" VALUE="21"/>
        <PARAMETER NAME="C_CHANNEL_PATTERN" VALUE="fixed"/>
        <PARAMETER NAME="C_COEF_FILE" VALUE="top_fir_compiler_0_2.mif"/>
        <PARAMETER NAME="C_COEF_FILE_LINES" VALUE="41"/>
        <PARAMETER NAME="C_COEF_MEMTYPE" VALUE="2"/>
        <PARAMETER NAME="C_COEF_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_COEF_PATH_WIDTHS" VALUE="16"/>
        <PARAMETER NAME="C_COEF_RELOAD" VALUE="0"/>
        <PARAMETER NAME="C_COEF_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_COL_CONFIG" VALUE="41"/>
        <PARAMETER NAME="C_COL_MODE" VALUE="1"/>
        <PARAMETER NAME="C_COL_PIPE_LEN" VALUE="4"/>
        <PARAMETER NAME="C_COMPONENT_NAME" VALUE="top_fir_compiler_0_2"/>
        <PARAMETER NAME="C_CONFIG_PACKET_SIZE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_SYNC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_CONFIG_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DATAPATH_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_DATA_IP_PATH_WIDTHS" VALUE="2"/>
        <PARAMETER NAME="C_DATA_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_MEM_PACKING" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SIGN" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_DATA_PATH_WIDTHS" VALUE="2"/>
        <PARAMETER NAME="C_DATA_PX_PATH_WIDTHS" VALUE="2"/>
        <PARAMETER NAME="C_DATA_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_DECIM_RATE" VALUE="1"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_EXT_MULT_CNFG" VALUE="none"/>
        <PARAMETER NAME="C_FILTER_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FILTS_PACKED" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETn" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CONFIG_CHANNEL" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_INTERP_RATE" VALUE="1"/>
        <PARAMETER NAME="C_IPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="47"/>
        <PARAMETER NAME="C_MEM_ARRANGEMENT" VALUE="1"/>
        <PARAMETER NAME="C_M_DATA_HAS_TREADY" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_M_DATA_TDATA_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_M_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_NUM_CHANNELS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FILTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_MADDS" VALUE="41"/>
        <PARAMETER NAME="C_NUM_RELOAD_SLOTS" VALUE="1"/>
        <PARAMETER NAME="C_NUM_TAPS" VALUE="81"/>
        <PARAMETER NAME="C_OPBUFF_MEMTYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZATION" VALUE="0"/>
        <PARAMETER NAME="C_OPT_MADDS" VALUE="none"/>
        <PARAMETER NAME="C_OP_PATH_PSAMP_SRC" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_PATH_WIDTHS" VALUE="20"/>
        <PARAMETER NAME="C_OUTPUT_RATE" VALUE="1"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="20"/>
        <PARAMETER NAME="C_OVERSAMPLING_RATE" VALUE="1"/>
        <PARAMETER NAME="C_PX_PATH_SRC" VALUE="0"/>
        <PARAMETER NAME="C_RELOAD_TDATA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="1"/>
        <PARAMETER NAME="C_SYMMETRY" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_S_DATA_HAS_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_S_DATA_TDATA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_DATA_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ZERO_PACKING_FACTOR" VALUE="1"/>
        <PARAMETER NAME="BestPrecision" VALUE="false"/>
        <PARAMETER NAME="Blank_Output" VALUE="false"/>
        <PARAMETER NAME="Channel_Sequence" VALUE="Basic"/>
        <PARAMETER NAME="Clock_Frequency" VALUE="200"/>
        <PARAMETER NAME="CoefficientSource" VALUE="COE_File"/>
        <PARAMETER NAME="CoefficientVector" VALUE="6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6"/>
        <PARAMETER NAME="Coefficient_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Coefficient_Fanout" VALUE="false"/>
        <PARAMETER NAME="Coefficient_File" VALUE="../../../../../../../matlab/rcos.coe"/>
        <PARAMETER NAME="Coefficient_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Coefficient_Reload" VALUE="false"/>
        <PARAMETER NAME="Coefficient_Sets" VALUE="1"/>
        <PARAMETER NAME="Coefficient_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Coefficient_Structure" VALUE="Inferred"/>
        <PARAMETER NAME="Coefficient_Width" VALUE="16"/>
        <PARAMETER NAME="ColumnConfig" VALUE="41"/>
        <PARAMETER NAME="Component_Name" VALUE="top_fir_compiler_0_2"/>
        <PARAMETER NAME="Control_Broadcast_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_Column_Fanout" VALUE="false"/>
        <PARAMETER NAME="Control_LUT_Pipeline" VALUE="false"/>
        <PARAMETER NAME="Control_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="DATA_Has_TLAST" VALUE="Not_Required"/>
        <PARAMETER NAME="DATA_TUSER_Width" VALUE="1"/>
        <PARAMETER NAME="Data_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Data_Fractional_Bits" VALUE="0"/>
        <PARAMETER NAME="Data_Path_Broadcast" VALUE="false"/>
        <PARAMETER NAME="Data_Path_Fanout" VALUE="false"/>
        <PARAMETER NAME="Data_Sign" VALUE="Signed"/>
        <PARAMETER NAME="Data_Width" VALUE="2"/>
        <PARAMETER NAME="Decimation_Rate" VALUE="1"/>
        <PARAMETER NAME="Disable_Half_Band_Centre_Tap" VALUE="false"/>
        <PARAMETER NAME="DisplayReloadOrder" VALUE="false"/>
        <PARAMETER NAME="Filter_Architecture" VALUE="Systolic_Multiply_Accumulate"/>
        <PARAMETER NAME="Filter_Selection" VALUE="1"/>
        <PARAMETER NAME="Filter_Type" VALUE="Single_Rate"/>
        <PARAMETER NAME="GUI_Behaviour" VALUE="Coregen"/>
        <PARAMETER NAME="Gen_MIF_Files" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_COE" VALUE="false"/>
        <PARAMETER NAME="Gen_MIF_from_Spec" VALUE="false"/>
        <PARAMETER NAME="HardwareOversamplingRate" VALUE="1"/>
        <PARAMETER NAME="Has_ACLKEN" VALUE="false"/>
        <PARAMETER NAME="Has_ARESETn" VALUE="false"/>
        <PARAMETER NAME="Input_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Inter_Column_Pipe_Length" VALUE="4"/>
        <PARAMETER NAME="Interpolation_Rate" VALUE="1"/>
        <PARAMETER NAME="M_DATA_Has_TREADY" VALUE="false"/>
        <PARAMETER NAME="M_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="Multi_Column_Support" VALUE="Automatic"/>
        <PARAMETER NAME="No_BRAM_Read_First_Mode" VALUE="false"/>
        <PARAMETER NAME="No_SRL_Attributes" VALUE="false"/>
        <PARAMETER NAME="Num_Reload_Slots" VALUE="1"/>
        <PARAMETER NAME="Number_Channels" VALUE="1"/>
        <PARAMETER NAME="Number_Paths" VALUE="1"/>
        <PARAMETER NAME="Optimal_Column_Lengths" VALUE="false"/>
        <PARAMETER NAME="Optimization_Goal" VALUE="Area"/>
        <PARAMETER NAME="Optimization_List" VALUE="None"/>
        <PARAMETER NAME="Optimization_Selection" VALUE="None"/>
        <PARAMETER NAME="Other" VALUE="false"/>
        <PARAMETER NAME="Output_Buffer_Type" VALUE="Automatic"/>
        <PARAMETER NAME="Output_Rounding_Mode" VALUE="Truncate_LSBs"/>
        <PARAMETER NAME="Output_Width" VALUE="20"/>
        <PARAMETER NAME="Passband_Max" VALUE="0.5"/>
        <PARAMETER NAME="Passband_Min" VALUE="0.0"/>
        <PARAMETER NAME="Pattern_List" VALUE="P4-0,P4-1,P4-2,P4-3,P4-4"/>
        <PARAMETER NAME="Pre_Adder_Pipeline" VALUE="false"/>
        <PARAMETER NAME="Preference_For_Other_Storage" VALUE="Automatic"/>
        <PARAMETER NAME="Quantization" VALUE="Integer_Coefficients"/>
        <PARAMETER NAME="RateSpecification" VALUE="Frequency_Specification"/>
        <PARAMETER NAME="Rate_Change_Type" VALUE="Integer"/>
        <PARAMETER NAME="Reload_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Reset_Data_Vector" VALUE="true"/>
        <PARAMETER NAME="S_CONFIG_Method" VALUE="Single"/>
        <PARAMETER NAME="S_CONFIG_Sync_Mode" VALUE="On_Vector"/>
        <PARAMETER NAME="S_DATA_Has_FIFO" VALUE="true"/>
        <PARAMETER NAME="S_DATA_Has_TUSER" VALUE="Not_Required"/>
        <PARAMETER NAME="SamplePeriod" VALUE="1"/>
        <PARAMETER NAME="Sample_Frequency" VALUE="200"/>
        <PARAMETER NAME="Select_Pattern" VALUE="All"/>
        <PARAMETER NAME="Stopband_Max" VALUE="1.0"/>
        <PARAMETER NAME="Stopband_Min" VALUE="0.5"/>
        <PARAMETER NAME="Zero_Pack_Factor" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="m_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="fir_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_1" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_data_tvalid" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s_axis_data_tdata" RIGHT="0" SIGIS="undef" SIGNAME="PolarityShift_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PolarityShift_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_data_tvalid" SIGIS="undef" SIGNAME="PolarityShift_1_m_axis_data_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PolarityShift_1" PORT="m_axis_data_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PolarityShift_1_m_axis_data" NAME="S_AXIS_DATA" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DATA" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="top_util_ds_buf_0_0_IBUF_OUT"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 20} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="3"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_data_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_data_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/mult_gen_0" HWVERSION="12.0" INSTANCE="mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="40"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="top_mult_gen_0_0"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="40"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="24"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="dds_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="fir_compiler_0_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_0" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="40" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/mult_gen_1" HWVERSION="12.0" INSTANCE="mult_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="24"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="4"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="40"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="top_mult_gen_0_1"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_Mults"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="40"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="4"/>
        <PARAMETER NAME="PortAType" VALUE="Signed"/>
        <PARAMETER NAME="PortAWidth" VALUE="16"/>
        <PARAMETER NAME="PortBType" VALUE="Signed"/>
        <PARAMETER NAME="PortBWidth" VALUE="24"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="true"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="dds_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dds_compiler_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="fir_compiler_1_m_axis_data_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_1" PORT="m_axis_data_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="40" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_1_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/terminal_0" HWVERSION="1.0" INSTANCE="terminal_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="terminal" VLNV="xilinx.com:module_ref:terminal:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_terminal_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="40" NAME="IN_port" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT_port" SIGIS="undef" SIGNAME="terminal_0_OUT_port">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="OUT_port_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_ds_buf_0" PORT="IBUF_OUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="31" FULLNAME="/util_ds_buf_0" HWVERSION="2.2" INSTANCE="util_ds_buf_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_ds_buf" VLNV="xilinx.com:ip:util_ds_buf:2.2">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_BUFGCE_DIV" VALUE="1"/>
        <PARAMETER NAME="C_BUFG_GT_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_BUF_TYPE" VALUE="IBUFDS"/>
        <PARAMETER NAME="C_OBUFDS_GTE5_ADV" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="C_REFCLK_ICNTL_TX" VALUE="&quot;00000&quot;"/>
        <PARAMETER NAME="C_SIM_DEVICE" VALUE="VERSAL_AI_CORE_ES1"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="Component_Name" VALUE="top_util_ds_buf_0_0"/>
        <PARAMETER NAME="DIFF_CLK_IN_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="156250000"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_N" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="CLK_IN_D_0_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="IBUF_DS_P" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_DS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="top_imp" PORT="CLK_IN_D_0_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" LEFT="0" NAME="IBUF_OUT" RIGHT="0" SIGIS="clk" SIGNAME="util_ds_buf_0_IBUF_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fir_compiler_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dds_compiler_0" PORT="aclk"/>
            <CONNECTION INSTANCE="dds_compiler_1" PORT="aclk"/>
            <CONNECTION INSTANCE="fir_compiler_1" PORT="aclk"/>
            <CONNECTION INSTANCE="mult_gen_0" PORT="CLK"/>
            <CONNECTION INSTANCE="mult_gen_1" PORT="CLK"/>
            <CONNECTION INSTANCE="c_addsub_0" PORT="CLK"/>
            <CONNECTION INSTANCE="Con_Encoder_0" PORT="clk"/>
            <CONNECTION INSTANCE="RS_Enc_0" PORT="clk"/>
            <CONNECTION INSTANCE="PolarityShift_0" PORT="clk"/>
            <CONNECTION INSTANCE="PolarityShift_1" PORT="clk"/>
            <CONNECTION INSTANCE="terminal_0" PORT="clk"/>
            <CONNECTION INSTANCE="dec2bin_0" PORT="clk"/>
            <CONNECTION INSTANCE="Interleaver_0" PORT="clk"/>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_CLK_IN_D_0" NAME="CLK_IN_D" TYPE="TARGET" VLNV="xilinx.com:interface:diff_clock:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CLK_N" PHYSICAL="IBUF_DS_N"/>
            <PORTMAP LOGICAL="CLK_P" PHYSICAL="IBUF_DS_P"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataSource_Scrambler_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
