

================================================================
== Vivado HLS Report for 'Block_proc11'
================================================================
* Date:           Mon Nov 11 13:37:59 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        prj.hlsObj
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_forward_fu_197         |forward         |    ?|    ?|    ?|    ?|   none  |
        |grp_getRequestHead_fu_204  |getRequestHead  |    4|    4|    4|    4|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    272|
|FIFO             |        0|      -|       7|     49|
|Instance         |        0|      -|      87|    159|
|Memory           |        0|      -|      64|      1|
|Multiplexer      |        -|      -|       -|    187|
|Register         |        -|      -|      84|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     242|    668|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_forward_fu_197         |forward         |        0|      0|  18|  77|
    |grp_getRequestHead_fu_204  |getRequestHead  |        0|      0|  69|  82|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0|  87| 159|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |words32_U  |getRequestHead_wobkb  |        0|  64|   1|     2|   32|     1|           64|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                      |        0|  64|   1|     2|   32|     1|           64|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    +---------------------+---------+---+----+------+-----+---------+
    |         Name        | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------------+---------+---+----+------+-----+---------+
    |bufferRESP_V_fifo_U  |        0|  7|  49|    16|   32|      512|
    +---------------------+---------+---+----+------+-----+---------+
    |Total                |        0|  7|  49|    16|   32|      512|
    +---------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |it_fu_347_p2                    |     +    |      0|  0|  10|           2|           1|
    |ap_block_state3                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9                 |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op41_write_state3  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op68_read_state8   |    and   |      0|  0|   8|           1|           1|
    |pr_V_addr1_status               |    and   |      0|  0|   8|           1|           1|
    |tmp_1_fu_246_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_252_p2                 |   icmp   |      0|  0|  11|           8|           2|
    |tmp_5_fu_341_p2                 |   icmp   |      0|  0|   9|           2|           3|
    |tmp_fu_240_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state1                 |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6                 |    or    |      0|  0|   8|           1|           1|
    |ap_block_state8                 |    or    |      0|  0|   8|           1|           1|
    |words32_5_fu_293_p2             |    or    |      0|  0|  39|          32|           2|
    |words32_6_fu_276_p2             |    or    |      0|  0|  39|          32|           9|
    |words32_7_fu_310_p2             |    or    |      0|  0|  39|          32|           2|
    |words32_8_fu_334_p2             |    or    |      0|  0|  39|          32|          10|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 272|         164|          40|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |ap_done            |   9|          2|    1|          2|
    |din_V_blk_n        |   9|          2|    1|          2|
    |din_V_read         |  21|          4|    1|          4|
    |dout_V_blk_n       |   9|          2|    1|          2|
    |dout_V_din         |  38|          7|   32|        224|
    |it_0_i_i_reg_186   |   9|          2|    2|          4|
    |p_status           |   9|          2|    2|          4|
    |pr_V_addr_blk_n    |   9|          2|    1|          2|
    |pr_V_areaID_blk_n  |   9|          2|    1|          2|
    |words32_address0   |  15|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 187|         39|   44|        260|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_reg_grp_forward_fu_197_ap_start         |   1|   0|    1|          0|
    |ap_reg_grp_getRequestHead_fu_204_ap_start  |   1|   0|    1|          0|
    |header_cb                                  |  16|   0|   16|          0|
    |header_methodID                            |   8|   0|    8|          0|
    |header_objectID                            |   8|   0|    8|          0|
    |header_size                                |  16|   0|   16|          0|
    |it_0_i_i_reg_186                           |   2|   0|    2|          0|
    |p_status                                   |   2|   0|    4|          2|
    |reg_231                                    |  16|   0|   16|          0|
    |tmp_1_reg_379                              |   1|   0|    1|          0|
    |tmp_4_reg_383                              |   1|   0|    1|          0|
    |tmp_reg_375                                |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  84|   0|   86|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Block__proc11 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Block__proc11 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Block__proc11 | return value |
|ap_done             | out |    1| ap_ctrl_hs | Block__proc11 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Block__proc11 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Block__proc11 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Block__proc11 | return value |
|din_V_dout          |  in |   32|   ap_fifo  |     din_V     |    pointer   |
|din_V_empty_n       |  in |    1|   ap_fifo  |     din_V     |    pointer   |
|din_V_read          | out |    1|   ap_fifo  |     din_V     |    pointer   |
|dout_V_din          | out |   32|   ap_fifo  |     dout_V    |    pointer   |
|dout_V_full_n       |  in |    1|   ap_fifo  |     dout_V    |    pointer   |
|dout_V_write        | out |    1|   ap_fifo  |     dout_V    |    pointer   |
|prDone_V_dout       |  in |    1|   ap_fifo  |    prDone_V   |    pointer   |
|prDone_V_empty_n    |  in |    1|   ap_fifo  |    prDone_V   |    pointer   |
|prDone_V_read       | out |    1|   ap_fifo  |    prDone_V   |    pointer   |
|pr_V_addr_din       | out |   32|   ap_fifo  |   pr_V_addr   |    pointer   |
|pr_V_addr_full_n    |  in |    1|   ap_fifo  |   pr_V_addr   |    pointer   |
|pr_V_addr_write     | out |    1|   ap_fifo  |   pr_V_addr   |    pointer   |
|pr_V_areaID_din     | out |   16|   ap_fifo  |  pr_V_areaID  |    pointer   |
|pr_V_areaID_full_n  |  in |    1|   ap_fifo  |  pr_V_areaID  |    pointer   |
|pr_V_areaID_write   | out |    1|   ap_fifo  |  pr_V_areaID  |    pointer   |
+--------------------+-----+-----+------------+---------------+--------------+

