INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Vivado_18.3/UART_print/UART_print.srcs/sources_1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Vivado_18.3/UART_print/UART_print.srcs/sources_1/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Vivado_18.3/UART_print/UART_print.srcs/sources_1/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/FPAG/Vivado_18.3/UART_print/UART_print.srcs/sim_1/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
