package riscv.core.segmentationRegisters

import chisel3._
import chisel3.util._
import chisel3.IO
import chisel3.Bundle

class MW extends Module {
  val io = IO(new Bundle {
    
  })
}
