Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May 31 11:16:07 2023
| Host         : insa-11283 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
| Design       : CPU
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 8          |
| TIMING-20 | Warning  | Non-clocked latch             | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on Compt[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on Compt[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Compt[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Compt[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Compt[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on Compt[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on Compt[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on Compt[7] relative to clock(s) clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[0] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[1] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[2] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[3] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[4] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[5] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[6] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch REGS_BLOCKER/blocked_reg[7] cannot be properly analyzed as its control pin REGS_BLOCKER/blocked_reg[7]/G is not reached by a timing clock
Related violations: <none>


