Debug information for file: javali_tests/HW4/OkArrayElementsMath.javali
AST Resulting From Parsing Stage:
ClassDecl (name: Main, superClass: Object)
| VarDecl (name: x, type: int[])
| MethodDecl (argumentNames: [], argumentTypes: [], name: main, returnType: void)
| | Seq ()
| | | VarDecl (name: i, type: int)
| | Seq ()
| | | Assign ()
| | | | Var (name: x)
| | | | NewArray (typeName: int[])
| | | | | IntConst (value: 3)
| | | Assign ()
| | | | Index ()
| | | | | Var (name: x)
| | | | | IntConst (value: 0)
| | | | IntConst (value: 3)
| | | Assign ()
| | | | Index ()
| | | | | Var (name: x)
| | | | | IntConst (value: 1)
| | | | IntConst (value: 4)
| | | Assign ()
| | | | Index ()
| | | | | Var (name: x)
| | | | | IntConst (value: 2)
| | | | IntConst (value: 5)
| | | Assign ()
| | | | Var (name: i)
| | | | BinaryOp (operator: B_PLUS)
| | | | | BinaryOp (operator: B_PLUS)
| | | | | | Index ()
| | | | | | | Var (name: x)
| | | | | | | IntConst (value: 0)
| | | | | | Index ()
| | | | | | | Var (name: x)
| | | | | | | IntConst (value: 1)
| | | | | Index ()
| | | | | | Var (name: x)
| | | | | | IntConst (value: 2)
| | | BuiltInWrite ()
| | | | Var (name: i)
| | | BuiltInWriteln ()

Phase cfg failed because we expected to see:
digraph G {
  graph [ rankdir = "LR" ];
  subgraph cluster_0 {
    label = "Main.main"
    M0_BB0 [
      shape="record"
      label="BB0|this.x = new int[][3]|this.x[0] = 3|this.x[1] = 4|this.x[2] = 5|i = ((this.x[0] + this.x[1]) + this.x[2])|write(i)|writeln()"
    ];
    M0_BB0 -> M0_BB1;
    M0_BB1 [
      shape="record"
      label="BB1"
    ];
  }
}

But we actually saw:
digraph G {
  graph [ rankdir = "LR" ];
  subgraph cluster_0 {
    label = "Main.main"
    M0_BB0 [
      shape="record"
      label="BB0"
    ];
    M0_BB1 [
      shape="record"
      label="BB1"
    ];
  }
}

The difference is:
At line   7 /   7:
<       label="BB0|this.x = new int[][3]|this.x[0] = 3|this.x[1] = 4|this.x[2] = 5|i = ((this.x[0] + this.x[1]) + this.x[2])|write(i)|writeln()"
>       label="BB0"
At line   9 /   9:
<     M0_BB0 -> M0_BB1;
Line  16 /  15:

