
STM32F411CEU6_USB_Macro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013094  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  08013234  08013234  00014234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080139ec  080139ec  000150a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080139ec  080139ec  000149ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080139f4  080139f4  000150a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080139f4  080139f4  000149f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080139f8  080139f8  000149f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a4  20000000  080139fc  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012054  200000a4  08013aa0  000150a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200120f8  08013aa0  000150f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000150a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c577  00000000  00000000  000150d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006772  00000000  00000000  0004164b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002028  00000000  00000000  00047dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a25  00000000  00000000  00049de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f18  00000000  00000000  0004b80d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029308  00000000  00000000  0006c725  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bec98  00000000  00000000  00095a2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001546c5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009034  00000000  00000000  00154708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0015d73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a4 	.word	0x200000a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801321c 	.word	0x0801321c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a8 	.word	0x200000a8
 80001dc:	0801321c 	.word	0x0801321c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:
#include <main.h>
#include <tusb.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
	...

08000600 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	60f8      	str	r0, [r7, #12]
 8000608:	60b9      	str	r1, [r7, #8]
 800060a:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	b29a      	uxth	r2, r3
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	4804      	ldr	r0, [pc, #16]	@ (8000628 <_write+0x28>)
 8000618:	f006 fd46 	bl	80070a8 <HAL_UART_Transmit>
	return len;
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000424 	.word	0x20000424

0800062c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	if (usb_ready) {
 8000634:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d004      	beq.n	8000648 <HAL_TIM_OC_DelayElapsedCallback+0x1c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800063e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000642:	4804      	ldr	r0, [pc, #16]	@ (8000654 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 8000644:	f003 f89d 	bl	8003782 <HAL_GPIO_TogglePin>
	}
}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000001 	.word	0x20000001
 8000654:	40020800 	.word	0x40020800

08000658 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	80fb      	strh	r3, [r7, #6]
	if (__HAL_TIM_GET_COUNTER(&htim9) < BTN_DEBUN) {
 8000662:	4b0b      	ldr	r3, [pc, #44]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x38>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000668:	2b13      	cmp	r3, #19
 800066a:	d90b      	bls.n	8000684 <HAL_GPIO_EXTI_Callback+0x2c>
		return;
	}
	__HAL_TIM_SET_COUNTER(&htim9, 0);
 800066c:	4b08      	ldr	r3, [pc, #32]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x38>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2200      	movs	r2, #0
 8000672:	625a      	str	r2, [r3, #36]	@ 0x24

	if (GPIO_Pin == ROTARY_KEY_Pin) {
 8000674:	88fb      	ldrh	r3, [r7, #6]
 8000676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800067a:	d104      	bne.n	8000686 <HAL_GPIO_EXTI_Callback+0x2e>
		btn_clicked = true;
 800067c:	4b05      	ldr	r3, [pc, #20]	@ (8000694 <HAL_GPIO_EXTI_Callback+0x3c>)
 800067e:	2201      	movs	r2, #1
 8000680:	701a      	strb	r2, [r3, #0]
		return;
 8000682:	e000      	b.n	8000686 <HAL_GPIO_EXTI_Callback+0x2e>
		return;
 8000684:	bf00      	nop
	}
}
 8000686:	370c      	adds	r7, #12
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	2000034c 	.word	0x2000034c
 8000694:	200009b0 	.word	0x200009b0

08000698 <mod_change_watchdog>:

void mod_change_watchdog() {
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	if (!usb_ready) {
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <mod_change_watchdog+0x90>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	f083 0301 	eor.w	r3, r3, #1
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d03c      	beq.n	8000726 <mod_change_watchdog+0x8e>

		switch(g_s_state){
 80006ac:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <mod_change_watchdog+0x94>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d002      	beq.n	80006ba <mod_change_watchdog+0x22>
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d004      	beq.n	80006c2 <mod_change_watchdog+0x2a>
 80006b8:	e007      	b.n	80006ca <mod_change_watchdog+0x32>
		case UI_STATE_LINUX_MODE:
			g_usb_mode = USB_MODE_MSC_VENDOR;
 80006ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000730 <mod_change_watchdog+0x98>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
			break;
 80006c0:	e007      	b.n	80006d2 <mod_change_watchdog+0x3a>
		case UI_STATE_EMERGENCY_MODE:
			g_usb_mode = USB_MODE_CDC;
 80006c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <mod_change_watchdog+0x98>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	701a      	strb	r2, [r3, #0]
			break;
 80006c8:	e003      	b.n	80006d2 <mod_change_watchdog+0x3a>
		default:
			usb_ready = true;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <mod_change_watchdog+0x90>)
 80006cc:	2201      	movs	r2, #1
 80006ce:	701a      	strb	r2, [r3, #0]
			return;
 80006d0:	e029      	b.n	8000726 <mod_change_watchdog+0x8e>
//			__HAL_TIM_SET_AUTORELOAD(&htim10, WINDOW_ARR);
//			g_usb_mode = USB_MODE_HID_MSC;
//			break;
		}

		tud_disconnect();
 80006d2:	f00c fe31 	bl	800d338 <tud_disconnect>
		HAL_Delay(500);
 80006d6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006da:	f002 f971 	bl	80029c0 <HAL_Delay>
		tud_connect();
 80006de:	f00c fe37 	bl	800d350 <tud_connect>

		switch(g_s_state){
 80006e2:	4b12      	ldr	r3, [pc, #72]	@ (800072c <mod_change_watchdog+0x94>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d002      	beq.n	80006f0 <mod_change_watchdog+0x58>
 80006ea:	2b02      	cmp	r3, #2
 80006ec:	d00a      	beq.n	8000704 <mod_change_watchdog+0x6c>
 80006ee:	e013      	b.n	8000718 <mod_change_watchdog+0x80>
		case UI_STATE_LINUX_MODE:
			__HAL_TIM_SET_AUTORELOAD(&htim10, LINUX_ARR);
 80006f0:	4b10      	ldr	r3, [pc, #64]	@ (8000734 <mod_change_watchdog+0x9c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000734 <mod_change_watchdog+0x9c>)
 80006fc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000700:	60da      	str	r2, [r3, #12]
			break;
 8000702:	e00d      	b.n	8000720 <mod_change_watchdog+0x88>
		case UI_STATE_EMERGENCY_MODE:
			__HAL_TIM_SET_AUTORELOAD(&htim10, EMERG_ARR);
 8000704:	4b0b      	ldr	r3, [pc, #44]	@ (8000734 <mod_change_watchdog+0x9c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800070c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <mod_change_watchdog+0x9c>)
 8000710:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000714:	60da      	str	r2, [r3, #12]
			break;
 8000716:	e003      	b.n	8000720 <mod_change_watchdog+0x88>
		default:
			usb_ready = true;
 8000718:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <mod_change_watchdog+0x90>)
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
			return;
 800071e:	e002      	b.n	8000726 <mod_change_watchdog+0x8e>
//			__HAL_TIM_SET_AUTORELOAD(&htim10, WINDOW_ARR);
//			g_usb_mode = USB_MODE_HID_MSC;
//			break;
		}

		usb_ready = true;
 8000720:	4b01      	ldr	r3, [pc, #4]	@ (8000728 <mod_change_watchdog+0x90>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
	}
}
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000001 	.word	0x20000001
 800072c:	200095d8 	.word	0x200095d8
 8000730:	20000000 	.word	0x20000000
 8000734:	20000394 	.word	0x20000394

08000738 <cdc_task>:

void cdc_task(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800073e:	2000      	movs	r0, #0
 8000740:	f008 ff6e 	bl	8009620 <tud_cdc_n_connected>
 8000744:	4603      	mov	r3, r0
	// 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
	if (tud_cdc_connected()) {
 8000746:	2b00      	cmp	r3, #0
 8000748:	d019      	beq.n	800077e <cdc_task+0x46>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 800074a:	2000      	movs	r0, #0
 800074c:	f008 ffae 	bl	80096ac <tud_cdc_n_available>
 8000750:	4603      	mov	r3, r0
		// 3. 읽을 데이터가 있는지 확인
		if (tud_cdc_available()) {
 8000752:	2b00      	cmp	r3, #0
 8000754:	d013      	beq.n	800077e <cdc_task+0x46>
 8000756:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <cdc_task+0x50>)
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800075e:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	68b9      	ldr	r1, [r7, #8]
 8000764:	2000      	movs	r0, #0
 8000766:	f008 ffe9 	bl	800973c <tud_cdc_n_read>
 800076a:	4603      	mov	r3, r0
			// 데이터 읽기
			uint32_t count = tud_cdc_read(tiny2uart, sizeof(tiny2uart));
 800076c:	60fb      	str	r3, [r7, #12]

			HAL_UART_Transmit(&huart2, (uint8_t*) tiny2uart, count ,HAL_MAX_DELAY);
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	b29a      	uxth	r2, r3
 8000772:	f04f 33ff 	mov.w	r3, #4294967295
 8000776:	4904      	ldr	r1, [pc, #16]	@ (8000788 <cdc_task+0x50>)
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <cdc_task+0x54>)
 800077a:	f006 fc95 	bl	80070a8 <HAL_UART_Transmit>
		}
	}
}
 800077e:	bf00      	nop
 8000780:	3710      	adds	r7, #16
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	200009b4 	.word	0x200009b4
 800078c:	20000424 	.word	0x20000424

08000790 <HAL_UARTEx_RxEventCallback>:

uint8_t recv_buf[BUF_SIZE] = { 0 };
uint8_t recv_val[BUF_SIZE] = { 0 };
uint16_t uart_h = 0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
	// Size는 buf 0부터 현재까지 수신된 데이터의 개수
	if (!is_halfed && (Size == BUF_SIZE / 2)) {
 800079c:	4b36      	ldr	r3, [pc, #216]	@ (8000878 <HAL_UARTEx_RxEventCallback+0xe8>)
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d107      	bne.n	80007b4 <HAL_UARTEx_RxEventCallback+0x24>
 80007a4:	887b      	ldrh	r3, [r7, #2]
 80007a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007aa:	d103      	bne.n	80007b4 <HAL_UARTEx_RxEventCallback+0x24>
		is_halfed = 1;
 80007ac:	4b32      	ldr	r3, [pc, #200]	@ (8000878 <HAL_UARTEx_RxEventCallback+0xe8>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]
		return;
 80007b2:	e05e      	b.n	8000872 <HAL_UARTEx_RxEventCallback+0xe2>
	}

	if (!is_fulled && (Size == BUF_SIZE)) {
 80007b4:	4b31      	ldr	r3, [pc, #196]	@ (800087c <HAL_UARTEx_RxEventCallback+0xec>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d107      	bne.n	80007cc <HAL_UARTEx_RxEventCallback+0x3c>
 80007bc:	887b      	ldrh	r3, [r7, #2]
 80007be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007c2:	d103      	bne.n	80007cc <HAL_UARTEx_RxEventCallback+0x3c>
		is_fulled = 1;
 80007c4:	4b2d      	ldr	r3, [pc, #180]	@ (800087c <HAL_UARTEx_RxEventCallback+0xec>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	701a      	strb	r2, [r3, #0]
		return;
 80007ca:	e052      	b.n	8000872 <HAL_UARTEx_RxEventCallback+0xe2>
	}

	is_halfed = 0;
 80007cc:	4b2a      	ldr	r3, [pc, #168]	@ (8000878 <HAL_UARTEx_RxEventCallback+0xe8>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	701a      	strb	r2, [r3, #0]
	is_fulled = 0;
 80007d2:	4b2a      	ldr	r3, [pc, #168]	@ (800087c <HAL_UARTEx_RxEventCallback+0xec>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]

	memset(recv_val, 0, BUF_SIZE);
 80007d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007dc:	2100      	movs	r1, #0
 80007de:	4828      	ldr	r0, [pc, #160]	@ (8000880 <HAL_UARTEx_RxEventCallback+0xf0>)
 80007e0:	f011 ff8c 	bl	80126fc <memset>
	uint16_t tmp = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	82fb      	strh	r3, [r7, #22]

//	printf("1: %d-%d %s\n", Size, uart_h, recv_val);

	if (Size < uart_h) { // ring buffer overwrite
 80007e8:	4b26      	ldr	r3, [pc, #152]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 80007ea:	881b      	ldrh	r3, [r3, #0]
 80007ec:	887a      	ldrh	r2, [r7, #2]
 80007ee:	429a      	cmp	r2, r3
 80007f0:	d227      	bcs.n	8000842 <HAL_UARTEx_RxEventCallback+0xb2>
		while (uart_h < BUF_SIZE) {
 80007f2:	e00e      	b.n	8000812 <HAL_UARTEx_RxEventCallback+0x82>
			recv_val[tmp++] = recv_buf[uart_h++];
 80007f4:	4b23      	ldr	r3, [pc, #140]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 80007f6:	881b      	ldrh	r3, [r3, #0]
 80007f8:	1c5a      	adds	r2, r3, #1
 80007fa:	b291      	uxth	r1, r2
 80007fc:	4a21      	ldr	r2, [pc, #132]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 80007fe:	8011      	strh	r1, [r2, #0]
 8000800:	4619      	mov	r1, r3
 8000802:	8afb      	ldrh	r3, [r7, #22]
 8000804:	1c5a      	adds	r2, r3, #1
 8000806:	82fa      	strh	r2, [r7, #22]
 8000808:	461a      	mov	r2, r3
 800080a:	4b1f      	ldr	r3, [pc, #124]	@ (8000888 <HAL_UARTEx_RxEventCallback+0xf8>)
 800080c:	5c59      	ldrb	r1, [r3, r1]
 800080e:	4b1c      	ldr	r3, [pc, #112]	@ (8000880 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000810:	5499      	strb	r1, [r3, r2]
		while (uart_h < BUF_SIZE) {
 8000812:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000814:	881b      	ldrh	r3, [r3, #0]
 8000816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800081a:	d3eb      	bcc.n	80007f4 <HAL_UARTEx_RxEventCallback+0x64>
		}
		uart_h = 0;
 800081c:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 800081e:	2200      	movs	r2, #0
 8000820:	801a      	strh	r2, [r3, #0]
	}

	while (uart_h < Size) {
 8000822:	e00e      	b.n	8000842 <HAL_UARTEx_RxEventCallback+0xb2>
		recv_val[tmp++] = recv_buf[uart_h++];
 8000824:	4b17      	ldr	r3, [pc, #92]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	1c5a      	adds	r2, r3, #1
 800082a:	b291      	uxth	r1, r2
 800082c:	4a15      	ldr	r2, [pc, #84]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 800082e:	8011      	strh	r1, [r2, #0]
 8000830:	4619      	mov	r1, r3
 8000832:	8afb      	ldrh	r3, [r7, #22]
 8000834:	1c5a      	adds	r2, r3, #1
 8000836:	82fa      	strh	r2, [r7, #22]
 8000838:	461a      	mov	r2, r3
 800083a:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <HAL_UARTEx_RxEventCallback+0xf8>)
 800083c:	5c59      	ldrb	r1, [r3, r1]
 800083e:	4b10      	ldr	r3, [pc, #64]	@ (8000880 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000840:	5499      	strb	r1, [r3, r2]
	while (uart_h < Size) {
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <HAL_UARTEx_RxEventCallback+0xf4>)
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	887a      	ldrh	r2, [r7, #2]
 8000848:	429a      	cmp	r2, r3
 800084a:	d8eb      	bhi.n	8000824 <HAL_UARTEx_RxEventCallback+0x94>
	}
	recv_val[tmp] = '\0';
 800084c:	8afb      	ldrh	r3, [r7, #22]
 800084e:	4a0c      	ldr	r2, [pc, #48]	@ (8000880 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000850:	2100      	movs	r1, #0
 8000852:	54d1      	strb	r1, [r2, r3]
//
//	printf("2: %d-%d %s\n", Size, uart_h, recv_val);

	if (g_usb_mode == USB_MODE_CDC) {
 8000854:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <HAL_UARTEx_RxEventCallback+0xfc>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d109      	bne.n	8000872 <HAL_UARTEx_RxEventCallback+0xe2>
 800085e:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <HAL_UARTEx_RxEventCallback+0xf0>)
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000866:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 8000868:	68fa      	ldr	r2, [r7, #12]
 800086a:	6939      	ldr	r1, [r7, #16]
 800086c:	2000      	movs	r0, #0
 800086e:	f008 ff89 	bl	8009784 <tud_cdc_n_write>
		tud_cdc_write(recv_val, sizeof(recv_val));
	}
}
 8000872:	3718      	adds	r7, #24
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200089b5 	.word	0x200089b5
 800087c:	200089b4 	.word	0x200089b4
 8000880:	20008db8 	.word	0x20008db8
 8000884:	200091b8 	.word	0x200091b8
 8000888:	200089b8 	.word	0x200089b8
 800088c:	20000000 	.word	0x20000000

08000890 <Encoder_GetStep>:

static int Encoder_GetStep(void) {
 8000890:	b480      	push	{r7}
 8000892:	b085      	sub	sp, #20
 8000894:	af00      	add	r7, sp, #0
	static int32_t last = 0;
	static int32_t accum = 0;
	const int DET = 2;   // ✅ 한 딸깍당 이동이 맞게 1/2/4로 튜닝
 8000896:	2302      	movs	r3, #2
 8000898:	60fb      	str	r3, [r7, #12]

	int32_t cnt = (int32_t) __HAL_TIM_GET_COUNTER(&htim2);
 800089a:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <Encoder_GetStep+0x74>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008a0:	60bb      	str	r3, [r7, #8]
	int32_t delta = cnt - last;
 80008a2:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <Encoder_GetStep+0x78>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	68ba      	ldr	r2, [r7, #8]
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	607b      	str	r3, [r7, #4]
	last = cnt;
 80008ac:	4a16      	ldr	r2, [pc, #88]	@ (8000908 <Encoder_GetStep+0x78>)
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	6013      	str	r3, [r2, #0]

	if (delta == 0)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d101      	bne.n	80008bc <Encoder_GetStep+0x2c>
		return 0;
 80008b8:	2300      	movs	r3, #0
 80008ba:	e01c      	b.n	80008f6 <Encoder_GetStep+0x66>

	accum -= delta;
 80008bc:	4b13      	ldr	r3, [pc, #76]	@ (800090c <Encoder_GetStep+0x7c>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	1ad3      	subs	r3, r2, r3
 80008c4:	4a11      	ldr	r2, [pc, #68]	@ (800090c <Encoder_GetStep+0x7c>)
 80008c6:	6013      	str	r3, [r2, #0]

	if (accum >= DET) {
 80008c8:	4b10      	ldr	r3, [pc, #64]	@ (800090c <Encoder_GetStep+0x7c>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	dc04      	bgt.n	80008dc <Encoder_GetStep+0x4c>
		accum = 0;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <Encoder_GetStep+0x7c>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
		return +1;
 80008d8:	2301      	movs	r3, #1
 80008da:	e00c      	b.n	80008f6 <Encoder_GetStep+0x66>
	}
	if (accum <= -DET) {
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	425a      	negs	r2, r3
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <Encoder_GetStep+0x7c>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	db05      	blt.n	80008f4 <Encoder_GetStep+0x64>
		accum = 0;
 80008e8:	4b08      	ldr	r3, [pc, #32]	@ (800090c <Encoder_GetStep+0x7c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
		return -1;
 80008ee:	f04f 33ff 	mov.w	r3, #4294967295
 80008f2:	e000      	b.n	80008f6 <Encoder_GetStep+0x66>
	}
	return 0;
 80008f4:	2300      	movs	r3, #0
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3714      	adds	r7, #20
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	200002bc 	.word	0x200002bc
 8000908:	200091bc 	.word	0x200091bc
 800090c:	200091c0 	.word	0x200091c0

08000910 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000916:	f001 ffe1 	bl	80028dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800091a:	f000 f887 	bl	8000a2c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800091e:	f000 fb77 	bl	8001010 <MX_GPIO_Init>
	MX_DMA_Init();
 8000922:	f000 fb2f 	bl	8000f84 <MX_DMA_Init>
	MX_SDIO_SD_Init();
 8000926:	f000 f8e9 	bl	8000afc <MX_SDIO_SD_Init>
	MX_TIM11_Init();
 800092a:	f000 fa89 	bl	8000e40 <MX_TIM11_Init>
	MX_USART2_UART_Init();
 800092e:	f000 fad1 	bl	8000ed4 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8000932:	f000 f913 	bl	8000b5c <MX_SPI1_Init>
	MX_USB_OTG_FS_PCD_Init();
 8000936:	f000 faf7 	bl	8000f28 <MX_USB_OTG_FS_PCD_Init>
	MX_TIM10_Init();
 800093a:	f000 fa35 	bl	8000da8 <MX_TIM10_Init>
	MX_TIM2_Init();
 800093e:	f000 f943 	bl	8000bc8 <MX_TIM2_Init>
	MX_TIM9_Init();
 8000942:	f000 f9ed 	bl	8000d20 <MX_TIM9_Init>
	MX_TIM5_Init();
 8000946:	f000 f993 	bl	8000c70 <MX_TIM5_Init>
	/* USER CODE BEGIN 2 */
	SD_Init();
 800094a:	f000 fefb 	bl	8001744 <SD_Init>
#ifndef WITHOUT_TUD
	tusb_init();
 800094e:	2100      	movs	r1, #0
 8000950:	2000      	movs	r0, #0
 8000952:	f010 fe51 	bl	80115f8 <tusb_rhport_init>
#endif // WITHOUT_TUD
	HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8000956:	2100      	movs	r1, #0
 8000958:	482a      	ldr	r0, [pc, #168]	@ (8000a04 <main+0xf4>)
 800095a:	f005 fc45 	bl	80061e8 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim9, TIM_CHANNEL_1);
 800095e:	2100      	movs	r1, #0
 8000960:	4829      	ldr	r0, [pc, #164]	@ (8000a08 <main+0xf8>)
 8000962:	f005 fc41 	bl	80061e8 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim11, TIM_CHANNEL_1);
 8000966:	2100      	movs	r1, #0
 8000968:	4828      	ldr	r0, [pc, #160]	@ (8000a0c <main+0xfc>)
 800096a:	f005 fc3d 	bl	80061e8 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start_IT(&htim10, TIM_CHANNEL_1);
 800096e:	2100      	movs	r1, #0
 8000970:	4827      	ldr	r0, [pc, #156]	@ (8000a10 <main+0x100>)
 8000972:	f005 fce9 	bl	8006348 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000976:	213c      	movs	r1, #60	@ 0x3c
 8000978:	4826      	ldr	r0, [pc, #152]	@ (8000a14 <main+0x104>)
 800097a:	f005 fe89 	bl	8006690 <HAL_TIM_Encoder_Start>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, recv_buf, BUF_SIZE);
 800097e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000982:	4925      	ldr	r1, [pc, #148]	@ (8000a18 <main+0x108>)
 8000984:	4825      	ldr	r0, [pc, #148]	@ (8000a1c <main+0x10c>)
 8000986:	f006 fc1a 	bl	80071be <HAL_UARTEx_ReceiveToIdle_DMA>

	__HAL_TIM_SET_AUTORELOAD(&htim10, LINUX_ARR);
 800098a:	4b21      	ldr	r3, [pc, #132]	@ (8000a10 <main+0x100>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000992:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000994:	4b1e      	ldr	r3, [pc, #120]	@ (8000a10 <main+0x100>)
 8000996:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800099a:	60da      	str	r2, [r3, #12]

	OLED_Init(&hspi1);
 800099c:	4820      	ldr	r0, [pc, #128]	@ (8000a20 <main+0x110>)
 800099e:	f000 fd19 	bl	80013d4 <OLED_Init>
	UI_Init();
 80009a2:	f001 fce7 	bl	8002374 <UI_Init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 80009a6:	2100      	movs	r1, #0
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	f00c fe3e 	bl	800d62c <tud_task_ext>
}
 80009b0:	bf00      	nop
	/* USER CODE BEGIN WHILE */
	while (1) {
#ifndef WITHOUT_TUD
		tud_task();
#endif // WITHOUT_TUD
		mod_change_watchdog();
 80009b2:	f7ff fe71 	bl	8000698 <mod_change_watchdog>

		if (__HAL_TIM_GET_COUNTER(&htim5) > 20) {
 80009b6:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <main+0xf4>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009bc:	2b14      	cmp	r3, #20
 80009be:	d910      	bls.n	80009e2 <main+0xd2>
			int step = Encoder_GetStep();
 80009c0:	f7ff ff66 	bl	8000890 <Encoder_GetStep>
 80009c4:	6078      	str	r0, [r7, #4]
			UI_Process(step, btn_clicked);
 80009c6:	4b17      	ldr	r3, [pc, #92]	@ (8000a24 <main+0x114>)
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	4619      	mov	r1, r3
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f001 fce0 	bl	8002394 <UI_Process>
			btn_clicked = false;
 80009d4:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <main+0x114>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim5, 0);
 80009da:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <main+0xf4>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	@ 0x24
		}

		switch (g_usb_mode) {
 80009e2:	4b11      	ldr	r3, [pc, #68]	@ (8000a28 <main+0x118>)
 80009e4:	781b      	ldrb	r3, [r3, #0]
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d008      	beq.n	80009fe <main+0xee>
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	dcda      	bgt.n	80009a6 <main+0x96>
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <main+0xe8>
 80009f4:	2b01      	cmp	r3, #1
		case USB_MODE_CDC:
			cdc_task();
			break;
		case USB_MODE_MSC_VENDOR:
			break;
 80009f6:	e003      	b.n	8000a00 <main+0xf0>
			cdc_task();
 80009f8:	f7ff fe9e 	bl	8000738 <cdc_task>
			break;
 80009fc:	e000      	b.n	8000a00 <main+0xf0>
		case USB_MODE_HID_MSC:
			break;
 80009fe:	bf00      	nop
		tud_task();
 8000a00:	e7d1      	b.n	80009a6 <main+0x96>
 8000a02:	bf00      	nop
 8000a04:	20000304 	.word	0x20000304
 8000a08:	2000034c 	.word	0x2000034c
 8000a0c:	200003dc 	.word	0x200003dc
 8000a10:	20000394 	.word	0x20000394
 8000a14:	200002bc 	.word	0x200002bc
 8000a18:	200089b8 	.word	0x200089b8
 8000a1c:	20000424 	.word	0x20000424
 8000a20:	20000204 	.word	0x20000204
 8000a24:	200009b0 	.word	0x200009b0
 8000a28:	20000000 	.word	0x20000000

08000a2c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b094      	sub	sp, #80	@ 0x50
 8000a30:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a32:	f107 0320 	add.w	r3, r7, #32
 8000a36:	2230      	movs	r2, #48	@ 0x30
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f011 fe5e 	bl	80126fc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a40:	f107 030c 	add.w	r3, r7, #12
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	4b27      	ldr	r3, [pc, #156]	@ (8000af4 <SystemClock_Config+0xc8>)
 8000a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a58:	4a26      	ldr	r2, [pc, #152]	@ (8000af4 <SystemClock_Config+0xc8>)
 8000a5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a60:	4b24      	ldr	r3, [pc, #144]	@ (8000af4 <SystemClock_Config+0xc8>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	4b21      	ldr	r3, [pc, #132]	@ (8000af8 <SystemClock_Config+0xcc>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a20      	ldr	r2, [pc, #128]	@ (8000af8 <SystemClock_Config+0xcc>)
 8000a76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000af8 <SystemClock_Config+0xcc>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a88:	2301      	movs	r3, #1
 8000a8a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a90:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a92:	2302      	movs	r3, #2
 8000a94:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 144;
 8000aa0:	2390      	movs	r3, #144	@ 0x90
 8000aa2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000aa4:	2304      	movs	r3, #4
 8000aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8000aa8:	2305      	movs	r3, #5
 8000aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000aac:	f107 0320 	add.w	r3, r7, #32
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f002 ffa9 	bl	8003a08 <HAL_RCC_OscConfig>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <SystemClock_Config+0x94>
		Error_Handler();
 8000abc:	f000 fb4a 	bl	8001154 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ac0:	230f      	movs	r3, #15
 8000ac2:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8000ad6:	f107 030c 	add.w	r3, r7, #12
 8000ada:	2101      	movs	r1, #1
 8000adc:	4618      	mov	r0, r3
 8000ade:	f003 fa0b 	bl	8003ef8 <HAL_RCC_ClockConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0xc0>
		Error_Handler();
 8000ae8:	f000 fb34 	bl	8001154 <Error_Handler>
	}
}
 8000aec:	bf00      	nop
 8000aee:	3750      	adds	r7, #80	@ 0x50
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40007000 	.word	0x40007000

08000afc <MX_SDIO_SD_Init>:
/**
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8000b00:	4b14      	ldr	r3, [pc, #80]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b02:	4a15      	ldr	r2, [pc, #84]	@ (8000b58 <MX_SDIO_SD_Init+0x5c>)
 8000b04:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000b06:	4b13      	ldr	r3, [pc, #76]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000b0c:	4b11      	ldr	r3, [pc, #68]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000b12:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000b18:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 20;
 8000b24:	4b0b      	ldr	r3, [pc, #44]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b26:	2214      	movs	r2, #20
 8000b28:	619a      	str	r2, [r3, #24]
	if (HAL_SD_Init(&hsd) != HAL_OK) {
 8000b2a:	480a      	ldr	r0, [pc, #40]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b2c:	f003 fbc4 	bl	80042b8 <HAL_SD_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_SDIO_SD_Init+0x3e>
		Error_Handler();
 8000b36:	f000 fb0d 	bl	8001154 <Error_Handler>
	}
	if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK) {
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4805      	ldr	r0, [pc, #20]	@ (8000b54 <MX_SDIO_SD_Init+0x58>)
 8000b40:	f004 f98a 	bl	8004e58 <HAL_SD_ConfigWideBusOperation>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_SDIO_SD_Init+0x52>
		Error_Handler();
 8000b4a:	f000 fb03 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200000c0 	.word	0x200000c0
 8000b58:	40012c00 	.word	0x40012c00

08000b5c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000b60:	4b17      	ldr	r3, [pc, #92]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b62:	4a18      	ldr	r2, [pc, #96]	@ (8000bc4 <MX_SPI1_Init+0x68>)
 8000b64:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b66:	4b16      	ldr	r3, [pc, #88]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b6c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b6e:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b74:	4b12      	ldr	r3, [pc, #72]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b7a:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b80:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b86:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b8c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b90:	2218      	movs	r2, #24
 8000b92:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b94:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b9a:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ba0:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000ba8:	220a      	movs	r2, #10
 8000baa:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000bac:	4804      	ldr	r0, [pc, #16]	@ (8000bc0 <MX_SPI1_Init+0x64>)
 8000bae:	f004 feb5 	bl	800591c <HAL_SPI_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_SPI1_Init+0x60>
		Error_Handler();
 8000bb8:	f000 facc 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000204 	.word	0x20000204
 8000bc4:	40013000 	.word	0x40013000

08000bc8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08c      	sub	sp, #48	@ 0x30
 8000bcc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	2224      	movs	r2, #36	@ 0x24
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f011 fd90 	bl	80126fc <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000bdc:	1d3b      	adds	r3, r7, #4
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
 8000be2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000be4:	4b21      	ldr	r3, [pc, #132]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000be6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000bea:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000bec:	4b1f      	ldr	r3, [pc, #124]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8000bfe:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c00:	4b1a      	ldr	r3, [pc, #104]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c06:	4b19      	ldr	r3, [pc, #100]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c14:	2301      	movs	r3, #1
 8000c16:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 10;
 8000c1c:	230a      	movs	r3, #10
 8000c1e:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c24:	2301      	movs	r3, #1
 8000c26:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 10;
 8000c2c:	230a      	movs	r3, #10
 8000c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	4619      	mov	r1, r3
 8000c36:	480d      	ldr	r0, [pc, #52]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000c38:	f005 fc84 	bl	8006544 <HAL_TIM_Encoder_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_TIM2_Init+0x7e>
		Error_Handler();
 8000c42:	f000 fa87 	bl	8001154 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c46:	2300      	movs	r3, #0
 8000c48:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000c4e:	1d3b      	adds	r3, r7, #4
 8000c50:	4619      	mov	r1, r3
 8000c52:	4806      	ldr	r0, [pc, #24]	@ (8000c6c <MX_TIM2_Init+0xa4>)
 8000c54:	f006 f956 	bl	8006f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8000c5e:	f000 fa79 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	3730      	adds	r7, #48	@ 0x30
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	200002bc 	.word	0x200002bc

08000c70 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08a      	sub	sp, #40	@ 0x28
 8000c74:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000c76:	f107 0320 	add.w	r3, r7, #32
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]
 8000c8e:	615a      	str	r2, [r3, #20]
 8000c90:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8000c92:	4b21      	ldr	r3, [pc, #132]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000c94:	4a21      	ldr	r2, [pc, #132]	@ (8000d1c <MX_TIM5_Init+0xac>)
 8000c96:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 60000 - 1;
 8000c98:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000c9a:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000c9e:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8000ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cac:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cae:	4b1a      	ldr	r3, [pc, #104]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb4:	4b18      	ldr	r3, [pc, #96]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim5) != HAL_OK) {
 8000cba:	4817      	ldr	r0, [pc, #92]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000cbc:	f005 fa45 	bl	800614a <HAL_TIM_OC_Init>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_TIM5_Init+0x5a>
		Error_Handler();
 8000cc6:	f000 fa45 	bl	8001154 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8000cd2:	f107 0320 	add.w	r3, r7, #32
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480f      	ldr	r0, [pc, #60]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000cda:	f006 f913 	bl	8006f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_TIM5_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8000ce4:	f000 fa36 	bl	8001154 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4806      	ldr	r0, [pc, #24]	@ (8000d18 <MX_TIM5_Init+0xa8>)
 8000d00:	f005 fe44 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_TIM5_Init+0x9e>
		Error_Handler();
 8000d0a:	f000 fa23 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8000d0e:	bf00      	nop
 8000d10:	3728      	adds	r7, #40	@ 0x28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20000304 	.word	0x20000304
 8000d1c:	40000c00 	.word	0x40000c00

08000d20 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000d26:	1d3b      	adds	r3, r7, #4
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
 8000d2c:	605a      	str	r2, [r3, #4]
 8000d2e:	609a      	str	r2, [r3, #8]
 8000d30:	60da      	str	r2, [r3, #12]
 8000d32:	611a      	str	r2, [r3, #16]
 8000d34:	615a      	str	r2, [r3, #20]
 8000d36:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8000d38:	4b19      	ldr	r3, [pc, #100]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d3a:	4a1a      	ldr	r2, [pc, #104]	@ (8000da4 <MX_TIM9_Init+0x84>)
 8000d3c:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 60000 - 1;
 8000d3e:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d40:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000d44:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d46:	4b16      	ldr	r3, [pc, #88]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 65535;
 8000d4c:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d52:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d54:	4b12      	ldr	r3, [pc, #72]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5a:	4b11      	ldr	r3, [pc, #68]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_OC_Init(&htim9) != HAL_OK) {
 8000d60:	480f      	ldr	r0, [pc, #60]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d62:	f005 f9f2 	bl	800614a <HAL_TIM_OC_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_TIM9_Init+0x50>
		Error_Handler();
 8000d6c:	f000 f9f2 	bl	8001154 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8000d80:	1d3b      	adds	r3, r7, #4
 8000d82:	2200      	movs	r2, #0
 8000d84:	4619      	mov	r1, r3
 8000d86:	4806      	ldr	r0, [pc, #24]	@ (8000da0 <MX_TIM9_Init+0x80>)
 8000d88:	f005 fe00 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM9_Init+0x76>
		Error_Handler();
 8000d92:	f000 f9df 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	3720      	adds	r7, #32
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2000034c 	.word	0x2000034c
 8000da4:	40014000 	.word	0x40014000

08000da8 <MX_TIM10_Init>:
/**
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void) {
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000dae:	1d3b      	adds	r3, r7, #4
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
 8000dbc:	615a      	str	r2, [r3, #20]
 8000dbe:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 8000dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e3c <MX_TIM10_Init+0x94>)
 8000dc4:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 6000 - 1;
 8000dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dc8:	f241 726f 	movw	r2, #5999	@ 0x176f
 8000dcc:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dce:	4b1a      	ldr	r3, [pc, #104]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000;
 8000dd4:	4b18      	ldr	r3, [pc, #96]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dd6:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000dda:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ddc:	4b16      	ldr	r3, [pc, #88]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK) {
 8000de8:	4813      	ldr	r0, [pc, #76]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dea:	f005 f95f 	bl	80060ac <HAL_TIM_Base_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM10_Init+0x50>
		Error_Handler();
 8000df4:	f000 f9ae 	bl	8001154 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim10) != HAL_OK) {
 8000df8:	480f      	ldr	r0, [pc, #60]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000dfa:	f005 f9a6 	bl	800614a <HAL_TIM_OC_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_TIM10_Init+0x60>
		Error_Handler();
 8000e04:	f000 f9a6 	bl	8001154 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1)
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4806      	ldr	r0, [pc, #24]	@ (8000e38 <MX_TIM10_Init+0x90>)
 8000e20:	f005 fdb4 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM10_Init+0x86>
			!= HAL_OK) {
		Error_Handler();
 8000e2a:	f000 f993 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	3720      	adds	r7, #32
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000394 	.word	0x20000394
 8000e3c:	40014400 	.word	0x40014400

08000e40 <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b088      	sub	sp, #32
 8000e44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
 8000e54:	615a      	str	r2, [r3, #20]
 8000e56:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8000e58:	4b1c      	ldr	r3, [pc, #112]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed0 <MX_TIM11_Init+0x90>)
 8000e5c:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 60 - 1;
 8000e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e60:	223b      	movs	r2, #59	@ 0x3b
 8000e62:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e64:	4b19      	ldr	r3, [pc, #100]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 65535;
 8000e6a:	4b18      	ldr	r3, [pc, #96]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e70:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e72:	4b16      	ldr	r3, [pc, #88]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e78:	4b14      	ldr	r3, [pc, #80]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8000e7e:	4813      	ldr	r0, [pc, #76]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e80:	f005 f914 	bl	80060ac <HAL_TIM_Base_Init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_TIM11_Init+0x4e>
		Error_Handler();
 8000e8a:	f000 f963 	bl	8001154 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 8000e8e:	480f      	ldr	r0, [pc, #60]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000e90:	f005 f95b 	bl	800614a <HAL_TIM_OC_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM11_Init+0x5e>
		Error_Handler();
 8000e9a:	f000 f95b 	bl	8001154 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4805      	ldr	r0, [pc, #20]	@ (8000ecc <MX_TIM11_Init+0x8c>)
 8000eb6:	f005 fd69 	bl	800698c <HAL_TIM_OC_ConfigChannel>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_TIM11_Init+0x84>
			!= HAL_OK) {
		Error_Handler();
 8000ec0:	f000 f948 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8000ec4:	bf00      	nop
 8000ec6:	3720      	adds	r7, #32
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	200003dc 	.word	0x200003dc
 8000ed0:	40014800 	.word	0x40014800

08000ed4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000ed8:	4b11      	ldr	r3, [pc, #68]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000eda:	4a12      	ldr	r2, [pc, #72]	@ (8000f24 <MX_USART2_UART_Init+0x50>)
 8000edc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000ede:	4b10      	ldr	r3, [pc, #64]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000ee0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ee4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000eec:	4b0c      	ldr	r3, [pc, #48]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000ef8:	4b09      	ldr	r3, [pc, #36]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000efa:	220c      	movs	r2, #12
 8000efc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000efe:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f04:	4b06      	ldr	r3, [pc, #24]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000f0a:	4805      	ldr	r0, [pc, #20]	@ (8000f20 <MX_USART2_UART_Init+0x4c>)
 8000f0c:	f006 f87c 	bl	8007008 <HAL_UART_Init>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000f16:	f000 f91d 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000424 	.word	0x20000424
 8000f24:	40004400 	.word	0x40004400

08000f28 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f2e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f32:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000f34:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f36:	2204      	movs	r2, #4
 8000f38:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000f3a:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000f40:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f48:	2202      	movs	r2, #2
 8000f4a:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000f6c:	f002 fc3c 	bl	80037e8 <HAL_PCD_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 8000f76:	f000 f8ed 	bl	8001154 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	200004cc 	.word	0x200004cc

08000f84 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800100c <MX_DMA_Init+0x88>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	4a1e      	ldr	r2, [pc, #120]	@ (800100c <MX_DMA_Init+0x88>)
 8000f94:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800100c <MX_DMA_Init+0x88>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	603b      	str	r3, [r7, #0]
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <MX_DMA_Init+0x88>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	4a17      	ldr	r2, [pc, #92]	@ (800100c <MX_DMA_Init+0x88>)
 8000fb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <MX_DMA_Init+0x88>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	2010      	movs	r0, #16
 8000fc8:	f001 fdf9 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fcc:	2010      	movs	r0, #16
 8000fce:	f001 fe12 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	203a      	movs	r0, #58	@ 0x3a
 8000fd8:	f001 fdf1 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000fdc:	203a      	movs	r0, #58	@ 0x3a
 8000fde:	f001 fe0a 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	203b      	movs	r0, #59	@ 0x3b
 8000fe8:	f001 fde9 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000fec:	203b      	movs	r0, #59	@ 0x3b
 8000fee:	f001 fe02 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2045      	movs	r0, #69	@ 0x45
 8000ff8:	f001 fde1 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000ffc:	2045      	movs	r0, #69	@ 0x45
 8000ffe:	f001 fdfa 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

}
 8001002:	bf00      	nop
 8001004:	3708      	adds	r7, #8
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40023800 	.word	0x40023800

08001010 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	@ 0x28
 8001014:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
 8001024:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	4b46      	ldr	r3, [pc, #280]	@ (8001144 <MX_GPIO_Init+0x134>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a45      	ldr	r2, [pc, #276]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001030:	f043 0304 	orr.w	r3, r3, #4
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b43      	ldr	r3, [pc, #268]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0304 	and.w	r3, r3, #4
 800103e:	613b      	str	r3, [r7, #16]
 8001040:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	4b3f      	ldr	r3, [pc, #252]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a3e      	ldr	r2, [pc, #248]	@ (8001144 <MX_GPIO_Init+0x134>)
 800104c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b3c      	ldr	r3, [pc, #240]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800105e:	2300      	movs	r3, #0
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	4b38      	ldr	r3, [pc, #224]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	4a37      	ldr	r2, [pc, #220]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6313      	str	r3, [r2, #48]	@ 0x30
 800106e:	4b35      	ldr	r3, [pc, #212]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	4b31      	ldr	r3, [pc, #196]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a30      	ldr	r2, [pc, #192]	@ (8001144 <MX_GPIO_Init+0x134>)
 8001084:	f043 0302 	orr.w	r3, r3, #2
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b2e      	ldr	r3, [pc, #184]	@ (8001144 <MX_GPIO_Init+0x134>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001096:	2200      	movs	r2, #0
 8001098:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800109c:	482a      	ldr	r0, [pc, #168]	@ (8001148 <MX_GPIO_Init+0x138>)
 800109e:	f002 fb57 	bl	8003750 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RES_Pin | DC_Pin, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2106      	movs	r1, #6
 80010a6:	4829      	ldr	r0, [pc, #164]	@ (800114c <MX_GPIO_Init+0x13c>)
 80010a8:	f002 fb52 	bl	8003750 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4820      	ldr	r0, [pc, #128]	@ (8001148 <MX_GPIO_Init+0x138>)
 80010c6:	f002 f9bf 	bl	8003448 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010ca:	2301      	movs	r3, #1
 80010cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010d2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010d4:	2301      	movs	r3, #1
 80010d6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	4619      	mov	r1, r3
 80010de:	481c      	ldr	r0, [pc, #112]	@ (8001150 <MX_GPIO_Init+0x140>)
 80010e0:	f002 f9b2 	bl	8003448 <HAL_GPIO_Init>

	/*Configure GPIO pins : RES_Pin DC_Pin */
	GPIO_InitStruct.Pin = RES_Pin | DC_Pin;
 80010e4:	2306      	movs	r3, #6
 80010e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4619      	mov	r1, r3
 80010fa:	4814      	ldr	r0, [pc, #80]	@ (800114c <MX_GPIO_Init+0x13c>)
 80010fc:	f002 f9a4 	bl	8003448 <HAL_GPIO_Init>

	/*Configure GPIO pin : ROTARY_KEY_Pin */
	GPIO_InitStruct.Pin = ROTARY_KEY_Pin;
 8001100:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001104:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001106:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800110a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800110c:	2301      	movs	r3, #1
 800110e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ROTARY_KEY_GPIO_Port, &GPIO_InitStruct);
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	4619      	mov	r1, r3
 8001116:	480d      	ldr	r0, [pc, #52]	@ (800114c <MX_GPIO_Init+0x13c>)
 8001118:	f002 f996 	bl	8003448 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800111c:	2200      	movs	r2, #0
 800111e:	2100      	movs	r1, #0
 8001120:	2006      	movs	r0, #6
 8001122:	f001 fd4c 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001126:	2006      	movs	r0, #6
 8001128:	f001 fd65 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800112c:	2200      	movs	r2, #0
 800112e:	2100      	movs	r1, #0
 8001130:	2028      	movs	r0, #40	@ 0x28
 8001132:	f001 fd44 	bl	8002bbe <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001136:	2028      	movs	r0, #40	@ 0x28
 8001138:	f001 fd5d 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	@ 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40023800 	.word	0x40023800
 8001148:	40020800 	.word	0x40020800
 800114c:	40020400 	.word	0x40020400
 8001150:	40020000 	.word	0x40020000

08001154 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001158:	b672      	cpsid	i
}
 800115a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("error_handler\n");
 800115c:	4801      	ldr	r0, [pc, #4]	@ (8001164 <Error_Handler+0x10>)
 800115e:	f011 f9d3 	bl	8012508 <puts>
 8001162:	e7fb      	b.n	800115c <Error_Handler+0x8>
 8001164:	08013234 	.word	0x08013234

08001168 <tud_msc_inquiry_cb>:
// 현재 선에 끼는 노이즈 문제 때문에 20분주로 동작함
// 이후 납땜하고 신호가 좀 더 안정적으로 바뀌면 분주를 낮춰서 좀 더 안정적으로 바꿀 수 있을듯

// 1. Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	60b9      	str	r1, [r7, #8]
 8001170:	607a      	str	r2, [r7, #4]
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	4603      	mov	r3, r0
 8001176:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8001178:	2208      	movs	r2, #8
 800117a:	4909      	ldr	r1, [pc, #36]	@ (80011a0 <tud_msc_inquiry_cb+0x38>)
 800117c:	68b8      	ldr	r0, [r7, #8]
 800117e:	f011 fb38 	bl	80127f2 <memcpy>
  memcpy(product_id, "Hybrid Storage  ", 16);
 8001182:	2210      	movs	r2, #16
 8001184:	4907      	ldr	r1, [pc, #28]	@ (80011a4 <tud_msc_inquiry_cb+0x3c>)
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f011 fb33 	bl	80127f2 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 800118c:	2204      	movs	r2, #4
 800118e:	4906      	ldr	r1, [pc, #24]	@ (80011a8 <tud_msc_inquiry_cb+0x40>)
 8001190:	6838      	ldr	r0, [r7, #0]
 8001192:	f011 fb2e 	bl	80127f2 <memcpy>
}
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	08013244 	.word	0x08013244
 80011a4:	08013250 	.word	0x08013250
 80011a8:	08013264 	.word	0x08013264

080011ac <tud_msc_test_unit_ready_cb>:

// 2. Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER);
 80011b6:	4806      	ldr	r0, [pc, #24]	@ (80011d0 <tud_msc_test_unit_ready_cb+0x24>)
 80011b8:	f003 fee8 	bl	8004f8c <HAL_SD_GetCardState>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b04      	cmp	r3, #4
 80011c0:	bf0c      	ite	eq
 80011c2:	2301      	moveq	r3, #1
 80011c4:	2300      	movne	r3, #0
 80011c6:	b2db      	uxtb	r3, r3
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200000c0 	.word	0x200000c0

080011d4 <tud_msc_capacity_cb>:

// 3. Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
 80011e0:	73fb      	strb	r3, [r7, #15]
  (void) lun;

  *block_count = MSC_PUBLIC_SIZE_BLOCKS; // 16GB까지 일단 가능하지만 꽂았을때 로딩이 엄청 걸려서 4GB 정도로 둠
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <tud_msc_capacity_cb+0x2c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	085a      	lsrs	r2, r3, #1
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	601a      	str	r2, [r3, #0]
  *block_size  = BLOCK_SIZE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011f2:	801a      	strh	r2, [r3, #0]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	200095c8 	.word	0x200095c8

08001204 <tud_msc_read10_cb>:

// 4. Read (PC 요청 처리)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
 800120e:	603b      	str	r3, [r7, #0]
 8001210:	4603      	mov	r3, r0
 8001212:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <tud_msc_read10_cb+0x44>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	085b      	lsrs	r3, r3, #1
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	429a      	cmp	r2, r3
 800121e:	d302      	bcc.n	8001226 <tud_msc_read10_cb+0x22>
 8001220:	f04f 33ff 	mov.w	r3, #4294967295
 8001224:	e00c      	b.n	8001240 <tud_msc_read10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 8001226:	6a3b      	ldr	r3, [r7, #32]
 8001228:	0a5b      	lsrs	r3, r3, #9
 800122a:	617b      	str	r3, [r7, #20]

  printf("rx: %ld\n", bufsize);
 800122c:	6a39      	ldr	r1, [r7, #32]
 800122e:	4807      	ldr	r0, [pc, #28]	@ (800124c <tud_msc_read10_cb+0x48>)
 8001230:	f011 f902 	bl	8012438 <iprintf>
  SD_Read_DMA_Async(lba, buffer, block_cnt);
 8001234:	697a      	ldr	r2, [r7, #20]
 8001236:	6839      	ldr	r1, [r7, #0]
 8001238:	68b8      	ldr	r0, [r7, #8]
 800123a:	f000 fb5d 	bl	80018f8 <SD_Read_DMA_Async>

  return bufsize;
 800123e:	6a3b      	ldr	r3, [r7, #32]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	200095c8 	.word	0x200095c8
 800124c:	0801326c 	.word	0x0801326c

08001250 <tud_msc_write10_cb>:

// 5. Write (PC 요청 처리)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60b9      	str	r1, [r7, #8]
 8001258:	607a      	str	r2, [r7, #4]
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
  // PC가 허용 범위를 넘으려 하면 차단
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8001260:	4b0c      	ldr	r3, [pc, #48]	@ (8001294 <tud_msc_write10_cb+0x44>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	085b      	lsrs	r3, r3, #1
 8001266:	68ba      	ldr	r2, [r7, #8]
 8001268:	429a      	cmp	r2, r3
 800126a:	d302      	bcc.n	8001272 <tud_msc_write10_cb+0x22>
 800126c:	f04f 33ff 	mov.w	r3, #4294967295
 8001270:	e00c      	b.n	800128c <tud_msc_write10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 8001272:	6a3b      	ldr	r3, [r7, #32]
 8001274:	0a5b      	lsrs	r3, r3, #9
 8001276:	617b      	str	r3, [r7, #20]

  printf("tx: %ld\n", bufsize);
 8001278:	6a39      	ldr	r1, [r7, #32]
 800127a:	4807      	ldr	r0, [pc, #28]	@ (8001298 <tud_msc_write10_cb+0x48>)
 800127c:	f011 f8dc 	bl	8012438 <iprintf>
  SD_Write_DMA_Async(lba, buffer, block_cnt);
 8001280:	697a      	ldr	r2, [r7, #20]
 8001282:	6839      	ldr	r1, [r7, #0]
 8001284:	68b8      	ldr	r0, [r7, #8]
 8001286:	f000 fb0d 	bl	80018a4 <SD_Write_DMA_Async>

  return bufsize;
 800128a:	6a3b      	ldr	r3, [r7, #32]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3718      	adds	r7, #24
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200095c8 	.word	0x200095c8
 8001298:	08013278 	.word	0x08013278

0800129c <tud_msc_scsi_cb>:

// 6. SCSI (기존 유지)
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	461a      	mov	r2, r3
 80012a8:	4603      	mov	r3, r0
 80012aa:	73fb      	strb	r3, [r7, #15]
 80012ac:	4613      	mov	r3, r2
 80012ae:	81bb      	strh	r3, [r7, #12]
    void const* response = NULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
    int32_t resplen = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
    switch (scsi_cmd[0]) {
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b5a      	cmp	r3, #90	@ 0x5a
 80012be:	d00c      	beq.n	80012da <tud_msc_scsi_cb+0x3e>
 80012c0:	2b5a      	cmp	r3, #90	@ 0x5a
 80012c2:	dc0f      	bgt.n	80012e4 <tud_msc_scsi_cb+0x48>
 80012c4:	2b1a      	cmp	r3, #26
 80012c6:	d003      	beq.n	80012d0 <tud_msc_scsi_cb+0x34>
 80012c8:	2b1e      	cmp	r3, #30
 80012ca:	d10b      	bne.n	80012e4 <tud_msc_scsi_cb+0x48>
        case 0x1E: return 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e01f      	b.n	8001310 <tud_msc_scsi_cb+0x74>
        case 0x1A: { static uint8_t d[] = {0x03,0,0,0}; response = d; resplen=4; break; }
 80012d0:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <tud_msc_scsi_cb+0x7c>)
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	2304      	movs	r3, #4
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	e007      	b.n	80012ea <tud_msc_scsi_cb+0x4e>
        case 0x5A: { static uint8_t d[] = {0,6,0,0,0,0,0,0}; response = d; resplen=8; break; }
 80012da:	4b10      	ldr	r3, [pc, #64]	@ (800131c <tud_msc_scsi_cb+0x80>)
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	2308      	movs	r3, #8
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	e002      	b.n	80012ea <tud_msc_scsi_cb+0x4e>
        default: return -1;
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
 80012e8:	e012      	b.n	8001310 <tud_msc_scsi_cb+0x74>
    }
    if (response && resplen > 0) {
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d00e      	beq.n	800130e <tud_msc_scsi_cb+0x72>
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	dd0b      	ble.n	800130e <tud_msc_scsi_cb+0x72>
        if (resplen > bufsize) resplen = bufsize;
 80012f6:	89bb      	ldrh	r3, [r7, #12]
 80012f8:	693a      	ldr	r2, [r7, #16]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	dd01      	ble.n	8001302 <tud_msc_scsi_cb+0x66>
 80012fe:	89bb      	ldrh	r3, [r7, #12]
 8001300:	613b      	str	r3, [r7, #16]
        memcpy(buffer, response, resplen);
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	461a      	mov	r2, r3
 8001306:	6979      	ldr	r1, [r7, #20]
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f011 fa72 	bl	80127f2 <memcpy>
    }
    return resplen;
 800130e:	693b      	ldr	r3, [r7, #16]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000004 	.word	0x20000004
 800131c:	20000008 	.word	0x20000008

08001320 <OLED_DC_Cmd>:
  {0x3C,0x40,0x30,0x40,0x3C},{0x44,0x28,0x10,0x28,0x44},{0x0C,0x50,0x50,0x50,0x3C},
  {0x44,0x64,0x54,0x4C,0x44},{0x00,0x08,0x36,0x41,0x00},{0x00,0x00,0x7F,0x00,0x00},
  {0x00,0x41,0x36,0x08,0x00},{0x08,0x08,0x2A,0x1C,0x08},{0x08,0x1C,0x2A,0x08,0x08},
};

static inline void OLED_DC_Cmd(void)   { HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_RESET); }
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
 8001324:	2200      	movs	r2, #0
 8001326:	2104      	movs	r1, #4
 8001328:	4802      	ldr	r0, [pc, #8]	@ (8001334 <OLED_DC_Cmd+0x14>)
 800132a:	f002 fa11 	bl	8003750 <HAL_GPIO_WritePin>
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40020400 	.word	0x40020400

08001338 <OLED_DC_Data>:
static inline void OLED_DC_Data(void)  { HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_SET);   }
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
 800133c:	2201      	movs	r2, #1
 800133e:	2104      	movs	r1, #4
 8001340:	4802      	ldr	r0, [pc, #8]	@ (800134c <OLED_DC_Data+0x14>)
 8001342:	f002 fa05 	bl	8003750 <HAL_GPIO_WritePin>
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	40020400 	.word	0x40020400

08001350 <OLED_SendCmdList>:
//  OLED_DC_Cmd();
//  HAL_SPI_Transmit(s_hspi, &cmd, 1, HAL_MAX_DELAY);
//}

static void OLED_SendCmdList(const uint8_t *cmds, size_t n)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  OLED_DC_Cmd();
 800135a:	f7ff ffe1 	bl	8001320 <OLED_DC_Cmd>
  HAL_SPI_Transmit(s_hspi, (uint8_t*)cmds, (uint16_t)n, HAL_MAX_DELAY);
 800135e:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <OLED_SendCmdList+0x28>)
 8001360:	6818      	ldr	r0, [r3, #0]
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	b29a      	uxth	r2, r3
 8001366:	f04f 33ff 	mov.w	r3, #4294967295
 800136a:	6879      	ldr	r1, [r7, #4]
 800136c:	f004 fb5f 	bl	8005a2e <HAL_SPI_Transmit>
}
 8001370:	bf00      	nop
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200091c4 	.word	0x200091c4

0800137c <OLED_SendData>:

static void OLED_SendData(const uint8_t *data, size_t n)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  OLED_DC_Data();
 8001386:	f7ff ffd7 	bl	8001338 <OLED_DC_Data>
  HAL_SPI_Transmit(s_hspi, (uint8_t*)data, (uint16_t)n, HAL_MAX_DELAY);
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <OLED_SendData+0x28>)
 800138c:	6818      	ldr	r0, [r3, #0]
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	b29a      	uxth	r2, r3
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	6879      	ldr	r1, [r7, #4]
 8001398:	f004 fb49 	bl	8005a2e <HAL_SPI_Transmit>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200091c4 	.word	0x200091c4

080013a8 <OLED_ResetPulse>:

static void OLED_ResetPulse(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2102      	movs	r1, #2
 80013b0:	4807      	ldr	r0, [pc, #28]	@ (80013d0 <OLED_ResetPulse+0x28>)
 80013b2:	f002 f9cd 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013b6:	200a      	movs	r0, #10
 80013b8:	f001 fb02 	bl	80029c0 <HAL_Delay>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2102      	movs	r1, #2
 80013c0:	4803      	ldr	r0, [pc, #12]	@ (80013d0 <OLED_ResetPulse+0x28>)
 80013c2:	f002 f9c5 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013c6:	200a      	movs	r0, #10
 80013c8:	f001 fafa 	bl	80029c0 <HAL_Delay>
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40020400 	.word	0x40020400

080013d4 <OLED_Init>:

/* ====== 공개 API ====== */

void OLED_Init(SPI_HandleTypeDef *hspi)
{
 80013d4:	b5b0      	push	{r4, r5, r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  s_hspi = hspi;
 80013dc:	4a14      	ldr	r2, [pc, #80]	@ (8001430 <OLED_Init+0x5c>)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6013      	str	r3, [r2, #0]

  // DC, RST 핀 초기화
  HAL_GPIO_WritePin(DC_GPIO_Port,  DC_Pin,  GPIO_PIN_RESET);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2104      	movs	r1, #4
 80013e6:	4813      	ldr	r0, [pc, #76]	@ (8001434 <OLED_Init+0x60>)
 80013e8:	f002 f9b2 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2102      	movs	r1, #2
 80013f0:	4810      	ldr	r0, [pc, #64]	@ (8001434 <OLED_Init+0x60>)
 80013f2:	f002 f9ad 	bl	8003750 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80013f6:	2032      	movs	r0, #50	@ 0x32
 80013f8:	f001 fae2 	bl	80029c0 <HAL_Delay>

  OLED_ResetPulse();
 80013fc:	f7ff ffd4 	bl	80013a8 <OLED_ResetPulse>

  // SSD1306 초기화
  const uint8_t init1[] = {
 8001400:	4b0d      	ldr	r3, [pc, #52]	@ (8001438 <OLED_Init+0x64>)
 8001402:	f107 040c 	add.w	r4, r7, #12
 8001406:	461d      	mov	r5, r3
 8001408:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800140a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800140c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001410:	c403      	stmia	r4!, {r0, r1}
 8001412:	7022      	strb	r2, [r4, #0]
    0xDB, 0x40,   // Set VCOMH
    0xA4,         // Display all on resume
    0xA6,         // Normal display
    0xAF          // Display ON
  };
  OLED_SendCmdList(init1, sizeof(init1));
 8001414:	f107 030c 	add.w	r3, r7, #12
 8001418:	2119      	movs	r1, #25
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff ff98 	bl	8001350 <OLED_SendCmdList>

  OLED_Clear();
 8001420:	f000 f80c 	bl	800143c <OLED_Clear>
  OLED_Update();
 8001424:	f000 f816 	bl	8001454 <OLED_Update>
}
 8001428:	bf00      	nop
 800142a:	3728      	adds	r7, #40	@ 0x28
 800142c:	46bd      	mov	sp, r7
 800142e:	bdb0      	pop	{r4, r5, r7, pc}
 8001430:	200091c4 	.word	0x200091c4
 8001434:	40020400 	.word	0x40020400
 8001438:	08013284 	.word	0x08013284

0800143c <OLED_Clear>:

void OLED_Clear(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  memset(oled_buf, 0x00, sizeof(oled_buf));
 8001440:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001444:	2100      	movs	r1, #0
 8001446:	4802      	ldr	r0, [pc, #8]	@ (8001450 <OLED_Clear+0x14>)
 8001448:	f011 f958 	bl	80126fc <memset>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200091c8 	.word	0x200091c8

08001454 <OLED_Update>:
{
  memset(oled_buf, pattern, sizeof(oled_buf));
}

void OLED_Update(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
  // SSD1306: column/page addr 지정 후 1024바이트 연속 전송
  uint8_t cmd1[] = { 0x21, (uint8_t)(0 + OLED_COL_OFFSET), (uint8_t)(127 + OLED_COL_OFFSET) };
 800145a:	4a11      	ldr	r2, [pc, #68]	@ (80014a0 <OLED_Update+0x4c>)
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	6812      	ldr	r2, [r2, #0]
 8001460:	4611      	mov	r1, r2
 8001462:	8019      	strh	r1, [r3, #0]
 8001464:	3302      	adds	r3, #2
 8001466:	0c12      	lsrs	r2, r2, #16
 8001468:	701a      	strb	r2, [r3, #0]
  uint8_t cmd2[] = { 0x22, 0x00, 0x07 };
 800146a:	4a0e      	ldr	r2, [pc, #56]	@ (80014a4 <OLED_Update+0x50>)
 800146c:	463b      	mov	r3, r7
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	4611      	mov	r1, r2
 8001472:	8019      	strh	r1, [r3, #0]
 8001474:	3302      	adds	r3, #2
 8001476:	0c12      	lsrs	r2, r2, #16
 8001478:	701a      	strb	r2, [r3, #0]
  OLED_SendCmdList(cmd1, sizeof(cmd1));
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	2103      	movs	r1, #3
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff ff66 	bl	8001350 <OLED_SendCmdList>
  OLED_SendCmdList(cmd2, sizeof(cmd2));
 8001484:	463b      	mov	r3, r7
 8001486:	2103      	movs	r1, #3
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff61 	bl	8001350 <OLED_SendCmdList>

  OLED_SendData(oled_buf, sizeof(oled_buf));
 800148e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001492:	4805      	ldr	r0, [pc, #20]	@ (80014a8 <OLED_Update+0x54>)
 8001494:	f7ff ff72 	bl	800137c <OLED_SendData>
}
 8001498:	bf00      	nop
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	080132a0 	.word	0x080132a0
 80014a4:	080132a4 	.word	0x080132a4
 80014a8:	200091c8 	.word	0x200091c8

080014ac <OLED_DrawChar>:

/* ====== 그리기 유틸(내부) ====== */

static void OLED_DrawChar(uint8_t row, uint8_t col_char, char c)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b087      	sub	sp, #28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
 80014b6:	460b      	mov	r3, r1
 80014b8:	71bb      	strb	r3, [r7, #6]
 80014ba:	4613      	mov	r3, r2
 80014bc:	717b      	strb	r3, [r7, #5]
  if (row > 7) return;
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	2b07      	cmp	r3, #7
 80014c2:	d837      	bhi.n	8001534 <OLED_DrawChar+0x88>
  int x = (int)col_char * 6;
 80014c4:	79ba      	ldrb	r2, [r7, #6]
 80014c6:	4613      	mov	r3, r2
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	4413      	add	r3, r2
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	613b      	str	r3, [r7, #16]
  if (x > 127 - 5) return;
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	2b7a      	cmp	r3, #122	@ 0x7a
 80014d4:	dc30      	bgt.n	8001538 <OLED_DrawChar+0x8c>

  if (c < 0x20 || c > 0x7F) c = '?';
 80014d6:	797b      	ldrb	r3, [r7, #5]
 80014d8:	2b1f      	cmp	r3, #31
 80014da:	d903      	bls.n	80014e4 <OLED_DrawChar+0x38>
 80014dc:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	da01      	bge.n	80014e8 <OLED_DrawChar+0x3c>
 80014e4:	233f      	movs	r3, #63	@ 0x3f
 80014e6:	717b      	strb	r3, [r7, #5]
  const uint8_t *glyph = font5x7[(int)c - 0x20];
 80014e8:	797b      	ldrb	r3, [r7, #5]
 80014ea:	f1a3 0220 	sub.w	r2, r3, #32
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	4a13      	ldr	r2, [pc, #76]	@ (8001544 <OLED_DrawChar+0x98>)
 80014f6:	4413      	add	r3, r2
 80014f8:	60fb      	str	r3, [r7, #12]

  int idx = (int)row * 128 + x;
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	01db      	lsls	r3, r3, #7
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	4413      	add	r3, r2
 8001502:	60bb      	str	r3, [r7, #8]
  for (int i = 0; i < 5; i++) {
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00b      	b.n	8001522 <OLED_DrawChar+0x76>
    oled_buf[idx + i] = glyph[i];
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	441a      	add	r2, r3
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	440b      	add	r3, r1
 8001516:	7811      	ldrb	r1, [r2, #0]
 8001518:	4a0b      	ldr	r2, [pc, #44]	@ (8001548 <OLED_DrawChar+0x9c>)
 800151a:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < 5; i++) {
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	3301      	adds	r3, #1
 8001520:	617b      	str	r3, [r7, #20]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	2b04      	cmp	r3, #4
 8001526:	ddf0      	ble.n	800150a <OLED_DrawChar+0x5e>
  }
  oled_buf[idx + 5] = 0x00;
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	3305      	adds	r3, #5
 800152c:	4a06      	ldr	r2, [pc, #24]	@ (8001548 <OLED_DrawChar+0x9c>)
 800152e:	2100      	movs	r1, #0
 8001530:	54d1      	strb	r1, [r2, r3]
 8001532:	e002      	b.n	800153a <OLED_DrawChar+0x8e>
  if (row > 7) return;
 8001534:	bf00      	nop
 8001536:	e000      	b.n	800153a <OLED_DrawChar+0x8e>
  if (x > 127 - 5) return;
 8001538:	bf00      	nop
}
 800153a:	371c      	adds	r7, #28
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	080135c4 	.word	0x080135c4
 8001548:	200091c8 	.word	0x200091c8

0800154c <OLED_DrawStr>:

void OLED_DrawStr(uint8_t row, uint8_t col_char, const char *s)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	603a      	str	r2, [r7, #0]
 8001556:	71fb      	strb	r3, [r7, #7]
 8001558:	460b      	mov	r3, r1
 800155a:	71bb      	strb	r3, [r7, #6]
  while (*s) {
 800155c:	e00e      	b.n	800157c <OLED_DrawStr+0x30>
    OLED_DrawChar(row, col_char, *s++);
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	1c5a      	adds	r2, r3, #1
 8001562:	603a      	str	r2, [r7, #0]
 8001564:	781a      	ldrb	r2, [r3, #0]
 8001566:	79b9      	ldrb	r1, [r7, #6]
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff9e 	bl	80014ac <OLED_DrawChar>
    col_char++;
 8001570:	79bb      	ldrb	r3, [r7, #6]
 8001572:	3301      	adds	r3, #1
 8001574:	71bb      	strb	r3, [r7, #6]
    if (col_char >= 22) break;
 8001576:	79bb      	ldrb	r3, [r7, #6]
 8001578:	2b15      	cmp	r3, #21
 800157a:	d804      	bhi.n	8001586 <OLED_DrawStr+0x3a>
  while (*s) {
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d1ec      	bne.n	800155e <OLED_DrawStr+0x12>
  }
}
 8001584:	e000      	b.n	8001588 <OLED_DrawStr+0x3c>
    if (col_char >= 22) break;
 8001586:	bf00      	nop
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <OLED_SetPixel>:

static void OLED_SetPixel(int x, int y, int on)
{
 8001590:	b480      	push	{r7}
 8001592:	b087      	sub	sp, #28
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
  if (x < 0 || x >= 128 || y < 0 || y >= 64) return;
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db34      	blt.n	800160c <OLED_SetPixel+0x7c>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80015a6:	dc31      	bgt.n	800160c <OLED_SetPixel+0x7c>
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db2e      	blt.n	800160c <OLED_SetPixel+0x7c>
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80015b2:	dc2b      	bgt.n	800160c <OLED_SetPixel+0x7c>
  int idx = (y >> 3) * 128 + x;
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	10db      	asrs	r3, r3, #3
 80015b8:	01db      	lsls	r3, r3, #7
 80015ba:	68fa      	ldr	r2, [r7, #12]
 80015bc:	4413      	add	r3, r2
 80015be:	617b      	str	r3, [r7, #20]
  uint8_t mask = 1u << (y & 7);
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	2201      	movs	r2, #1
 80015c8:	fa02 f303 	lsl.w	r3, r2, r3
 80015cc:	74fb      	strb	r3, [r7, #19]
  if (on) oled_buf[idx] |= mask;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d00c      	beq.n	80015ee <OLED_SetPixel+0x5e>
 80015d4:	4a10      	ldr	r2, [pc, #64]	@ (8001618 <OLED_SetPixel+0x88>)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	4413      	add	r3, r2
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	7cfb      	ldrb	r3, [r7, #19]
 80015de:	4313      	orrs	r3, r2
 80015e0:	b2d9      	uxtb	r1, r3
 80015e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001618 <OLED_SetPixel+0x88>)
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	4413      	add	r3, r2
 80015e8:	460a      	mov	r2, r1
 80015ea:	701a      	strb	r2, [r3, #0]
 80015ec:	e00f      	b.n	800160e <OLED_SetPixel+0x7e>
  else    oled_buf[idx] &= (uint8_t)~mask;
 80015ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <OLED_SetPixel+0x88>)
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	4413      	add	r3, r2
 80015f4:	781a      	ldrb	r2, [r3, #0]
 80015f6:	7cfb      	ldrb	r3, [r7, #19]
 80015f8:	43db      	mvns	r3, r3
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	4013      	ands	r3, r2
 80015fe:	b2d9      	uxtb	r1, r3
 8001600:	4a05      	ldr	r2, [pc, #20]	@ (8001618 <OLED_SetPixel+0x88>)
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	4413      	add	r3, r2
 8001606:	460a      	mov	r2, r1
 8001608:	701a      	strb	r2, [r3, #0]
 800160a:	e000      	b.n	800160e <OLED_SetPixel+0x7e>
  if (x < 0 || x >= 128 || y < 0 || y >= 64) return;
 800160c:	bf00      	nop
}
 800160e:	371c      	adds	r7, #28
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	200091c8 	.word	0x200091c8

0800161c <OLED_DrawChar2x>:

static void OLED_DrawChar2x(int x, int y, char c)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	4613      	mov	r3, r2
 8001628:	71fb      	strb	r3, [r7, #7]
  if (c < 0x20 || c > 0x7F) c = '?';
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	2b1f      	cmp	r3, #31
 800162e:	d903      	bls.n	8001638 <OLED_DrawChar2x+0x1c>
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	da01      	bge.n	800163c <OLED_DrawChar2x+0x20>
 8001638:	233f      	movs	r3, #63	@ 0x3f
 800163a:	71fb      	strb	r3, [r7, #7]
  const uint8_t *g = font5x7[(int)c - 0x20];
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f1a3 0220 	sub.w	r2, r3, #32
 8001642:	4613      	mov	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	4a2d      	ldr	r2, [pc, #180]	@ (8001700 <OLED_DrawChar2x+0xe4>)
 800164a:	4413      	add	r3, r2
 800164c:	617b      	str	r3, [r7, #20]

  for (int col = 0; col < 5; col++) {
 800164e:	2300      	movs	r3, #0
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	e04c      	b.n	80016ee <OLED_DrawChar2x+0xd2>
    uint8_t bits = g[col];
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	697a      	ldr	r2, [r7, #20]
 8001658:	4413      	add	r3, r2
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	74fb      	strb	r3, [r7, #19]
    for (int row = 0; row < 7; row++) {
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
 8001662:	e03e      	b.n	80016e2 <OLED_DrawChar2x+0xc6>
      if ((bits >> row) & 1) {
 8001664:	7cfa      	ldrb	r2, [r7, #19]
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	fa42 f303 	asr.w	r3, r2, r3
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	2b00      	cmp	r3, #0
 8001672:	d033      	beq.n	80016dc <OLED_DrawChar2x+0xc0>
        OLED_SetPixel(x + col*2 + 0, y + row*2 + 0, 1);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	005a      	lsls	r2, r3, #1
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	18d0      	adds	r0, r2, r3
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	005a      	lsls	r2, r3, #1
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	4413      	add	r3, r2
 8001684:	2201      	movs	r2, #1
 8001686:	4619      	mov	r1, r3
 8001688:	f7ff ff82 	bl	8001590 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 1, y + row*2 + 0, 1);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	005a      	lsls	r2, r3, #1
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	4413      	add	r3, r2
 8001694:	1c58      	adds	r0, r3, #1
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	005a      	lsls	r2, r3, #1
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	4413      	add	r3, r2
 800169e:	2201      	movs	r2, #1
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff ff75 	bl	8001590 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 0, y + row*2 + 1, 1);
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	005a      	lsls	r2, r3, #1
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	18d0      	adds	r0, r2, r3
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	005a      	lsls	r2, r3, #1
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	4413      	add	r3, r2
 80016b6:	3301      	adds	r3, #1
 80016b8:	2201      	movs	r2, #1
 80016ba:	4619      	mov	r1, r3
 80016bc:	f7ff ff68 	bl	8001590 <OLED_SetPixel>
        OLED_SetPixel(x + col*2 + 1, y + row*2 + 1, 1);
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005a      	lsls	r2, r3, #1
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4413      	add	r3, r2
 80016c8:	1c58      	adds	r0, r3, #1
 80016ca:	69bb      	ldr	r3, [r7, #24]
 80016cc:	005a      	lsls	r2, r3, #1
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	4413      	add	r3, r2
 80016d2:	3301      	adds	r3, #1
 80016d4:	2201      	movs	r2, #1
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff ff5a 	bl	8001590 <OLED_SetPixel>
    for (int row = 0; row < 7; row++) {
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	3301      	adds	r3, #1
 80016e0:	61bb      	str	r3, [r7, #24]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	2b06      	cmp	r3, #6
 80016e6:	ddbd      	ble.n	8001664 <OLED_DrawChar2x+0x48>
  for (int col = 0; col < 5; col++) {
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	3301      	adds	r3, #1
 80016ec:	61fb      	str	r3, [r7, #28]
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	2b04      	cmp	r3, #4
 80016f2:	ddaf      	ble.n	8001654 <OLED_DrawChar2x+0x38>
      }
    }
  }
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	3720      	adds	r7, #32
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	080135c4 	.word	0x080135c4

08001704 <OLED_DrawStr2x>:

void OLED_DrawStr2x(int x, int y, const char *s)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	607a      	str	r2, [r7, #4]
  while (*s) {
 8001710:	e00e      	b.n	8001730 <OLED_DrawStr2x+0x2c>
    OLED_DrawChar2x(x, y, *s++);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	607a      	str	r2, [r7, #4]
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	461a      	mov	r2, r3
 800171c:	68b9      	ldr	r1, [r7, #8]
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f7ff ff7c 	bl	800161c <OLED_DrawChar2x>
    x += 12;                 // 2배 글자 폭 + 간격
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	330c      	adds	r3, #12
 8001728:	60fb      	str	r3, [r7, #12]
    if (x > 127 - 10) break;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2b75      	cmp	r3, #117	@ 0x75
 800172e:	dc04      	bgt.n	800173a <OLED_DrawStr2x+0x36>
  while (*s) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1ec      	bne.n	8001712 <OLED_DrawStr2x+0xe>
  }
}
 8001738:	e000      	b.n	800173c <OLED_DrawStr2x+0x38>
    if (x > 127 - 10) break;
 800173a:	bf00      	nop
}
 800173c:	bf00      	nop
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}

08001744 <SD_Init>:

//uint8_t g_msc2sd_buffer[4 * KB];
//uint8_t g_vendor2sd_buffer[BLOCK_SIZE];
uint8_t g_sd_buffer[BUFFER_SIZE]__attribute__((aligned(4))); // DMA 최적화

void SD_Init(void) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef pCardInfo;
	HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 800174a:	463b      	mov	r3, r7
 800174c:	4619      	mov	r1, r3
 800174e:	4811      	ldr	r0, [pc, #68]	@ (8001794 <SD_Init+0x50>)
 8001750:	f003 fb56 	bl	8004e00 <HAL_SD_GetCardInfo>

	g_sd_block_nbr = pCardInfo.BlockNbr;
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	4a10      	ldr	r2, [pc, #64]	@ (8001798 <SD_Init+0x54>)
 8001758:	6013      	str	r3, [r2, #0]

	g_vendor_start_address = g_sd_block_nbr / 2;
 800175a:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <SD_Init+0x54>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	085b      	lsrs	r3, r3, #1
 8001760:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <SD_Init+0x58>)
 8001762:	6013      	str	r3, [r2, #0]
	g_ven_header = g_vendor_start_address;
 8001764:	4b0d      	ldr	r3, [pc, #52]	@ (800179c <SD_Init+0x58>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a0d      	ldr	r2, [pc, #52]	@ (80017a0 <SD_Init+0x5c>)
 800176a:	6013      	str	r3, [r2, #0]
	g_ven_info_addr = g_ven_header++;
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <SD_Init+0x5c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	1c5a      	adds	r2, r3, #1
 8001772:	490b      	ldr	r1, [pc, #44]	@ (80017a0 <SD_Init+0x5c>)
 8001774:	600a      	str	r2, [r1, #0]
 8001776:	4a0b      	ldr	r2, [pc, #44]	@ (80017a4 <SD_Init+0x60>)
 8001778:	6013      	str	r3, [r2, #0]

	printf("[SD_Init] g_sd_block_nbr: %ld g_vendor_start_address: %ld\n\n",
 800177a:	4b07      	ldr	r3, [pc, #28]	@ (8001798 <SD_Init+0x54>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a07      	ldr	r2, [pc, #28]	@ (800179c <SD_Init+0x58>)
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	4808      	ldr	r0, [pc, #32]	@ (80017a8 <SD_Init+0x64>)
 8001786:	f010 fe57 	bl	8012438 <iprintf>
			g_sd_block_nbr, g_vendor_start_address);

//	vendor_info_update(0);
}
 800178a:	bf00      	nop
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200000c0 	.word	0x200000c0
 8001798:	200095c8 	.word	0x200095c8
 800179c:	200095cc 	.word	0x200095cc
 80017a0:	20009820 	.word	0x20009820
 80017a4:	20009a24 	.word	0x20009a24
 80017a8:	080132a8 	.word	0x080132a8

080017ac <HAL_SD_TxCpltCallback>:

	venpack_t *read_pack = (venpack_t*) g_sd_buffer;
	printf("[Read] %s \n", read_pack->command);
}

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; // 쓰기 완료 -> 대기 상태로 복귀
 80017b4:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <HAL_SD_TxCpltCallback+0x1c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
//	printf("[Tx]\n");
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	200095d0 	.word	0x200095d0

080017cc <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; // 읽기 완료 -> 대기 상태로 복귀
 80017d4:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <HAL_SD_RxCpltCallback+0x1c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
//	printf("[Rx]\n");
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	200095d0 	.word	0x200095d0

080017ec <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_ERROR; // 에러 발생
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <HAL_SD_ErrorCallback+0x2c>)
 80017f6:	2203      	movs	r2, #3
 80017f8:	701a      	strb	r2, [r3, #0]
	printf("[Err] Code: %ld, State: %d\n", hsd->ErrorCode, hsd->State);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001804:	b2db      	uxtb	r3, r3
 8001806:	461a      	mov	r2, r3
 8001808:	4804      	ldr	r0, [pc, #16]	@ (800181c <HAL_SD_ErrorCallback+0x30>)
 800180a:	f010 fe15 	bl	8012438 <iprintf>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200095d0 	.word	0x200095d0
 800181c:	08013324 	.word	0x08013324

08001820 <SD_Check_Card_State>:

int SD_Check_Card_State(void) { // SD 카드 상태를 확인하는 시간 약 10us
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <SD_Check_Card_State+0x38>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2200      	movs	r2, #0
 800182a:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) { // HAL_SD_GetCardState(&hsd)이 함수가 개느림
 800182c:	bf00      	nop
 800182e:	480b      	ldr	r0, [pc, #44]	@ (800185c <SD_Check_Card_State+0x3c>)
 8001830:	f003 fbac 	bl	8004f8c <HAL_SD_GetCardState>
 8001834:	4603      	mov	r3, r0
 8001836:	2b04      	cmp	r3, #4
 8001838:	d1f9      	bne.n	800182e <SD_Check_Card_State+0xe>
		return g_sd_card_state;
#endif // ASYNC
//		tud_task();
	} // 유사 동기
#ifdef TIME_CHECK
	printf("SD card wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim11));
 800183a:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <SD_Check_Card_State+0x38>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001840:	4619      	mov	r1, r3
 8001842:	4807      	ldr	r0, [pc, #28]	@ (8001860 <SD_Check_Card_State+0x40>)
 8001844:	f010 fdf8 	bl	8012438 <iprintf>
#endif // TIME_CHECK
	g_sd_card_state = SD_STATE_READY;
 8001848:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <SD_Check_Card_State+0x44>)
 800184a:	2200      	movs	r2, #0
 800184c:	701a      	strb	r2, [r3, #0]
	return g_sd_card_state;
 800184e:	4b05      	ldr	r3, [pc, #20]	@ (8001864 <SD_Check_Card_State+0x44>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	b2db      	uxtb	r3, r3
}
 8001854:	4618      	mov	r0, r3
 8001856:	bd80      	pop	{r7, pc}
 8001858:	200003dc 	.word	0x200003dc
 800185c:	200000c0 	.word	0x200000c0
 8001860:	08013340 	.word	0x08013340
 8001864:	200095d1 	.word	0x200095d1

08001868 <SD_Check_State>:

int SD_Check_State(void) {
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 800186c:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <SD_Check_State+0x30>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2200      	movs	r2, #0
 8001872:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (g_sd_state != SD_STATE_READY) {
 8001874:	bf00      	nop
 8001876:	4b09      	ldr	r3, [pc, #36]	@ (800189c <SD_Check_State+0x34>)
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1fa      	bne.n	8001876 <SD_Check_State+0xe>
		return g_sd_state;
#endif // ASYNC
//		tud_task();
	} // 유사 동기
#ifdef TIME_CHECK
	printf("SD DMA wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim11));
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SD_Check_State+0x30>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001886:	4619      	mov	r1, r3
 8001888:	4805      	ldr	r0, [pc, #20]	@ (80018a0 <SD_Check_State+0x38>)
 800188a:	f010 fdd5 	bl	8012438 <iprintf>
#endif // TIME_CHECK
	return g_sd_state;
 800188e:	4b03      	ldr	r3, [pc, #12]	@ (800189c <SD_Check_State+0x34>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	b2db      	uxtb	r3, r3
}
 8001894:	4618      	mov	r0, r3
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200003dc 	.word	0x200003dc
 800189c:	200095d0 	.word	0x200095d0
 80018a0:	08013358 	.word	0x08013358

080018a4 <SD_Write_DMA_Async>:

int SD_Write_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	60b9      	str	r1, [r7, #8]
 80018ae:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 80018b0:	f7ff ffb6 	bl	8001820 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_TX;
 80018b4:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <SD_Write_DMA_Async+0x48>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_TX;
 80018ba:	4b0d      	ldr	r3, [pc, #52]	@ (80018f0 <SD_Write_DMA_Async+0x4c>)
 80018bc:	2201      	movs	r2, #1
 80018be:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_WriteBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	68b9      	ldr	r1, [r7, #8]
 80018c6:	480b      	ldr	r0, [pc, #44]	@ (80018f4 <SD_Write_DMA_Async+0x50>)
 80018c8:	f002 fe80 	bl	80045cc <HAL_SD_WriteBlocks_DMA>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d005      	beq.n	80018de <SD_Write_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <SD_Write_DMA_Async+0x48>)
 80018d4:	2203      	movs	r2, #3
 80018d6:	701a      	strb	r2, [r3, #0]
		return -3;
 80018d8:	f06f 0302 	mvn.w	r3, #2
 80018dc:	e002      	b.n	80018e4 <SD_Write_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 80018de:	f7ff ffc3 	bl	8001868 <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0;
 80018e2:	2300      	movs	r3, #0
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	200095d0 	.word	0x200095d0
 80018f0:	200095d1 	.word	0x200095d1
 80018f4:	200000c0 	.word	0x200000c0

080018f8 <SD_Read_DMA_Async>:

int SD_Read_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 8001904:	f7ff ff8c 	bl	8001820 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_RX;
 8001908:	4b0d      	ldr	r3, [pc, #52]	@ (8001940 <SD_Read_DMA_Async+0x48>)
 800190a:	2202      	movs	r2, #2
 800190c:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_RX;
 800190e:	4b0d      	ldr	r3, [pc, #52]	@ (8001944 <SD_Read_DMA_Async+0x4c>)
 8001910:	2202      	movs	r2, #2
 8001912:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_ReadBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	68fa      	ldr	r2, [r7, #12]
 8001918:	68b9      	ldr	r1, [r7, #8]
 800191a:	480b      	ldr	r0, [pc, #44]	@ (8001948 <SD_Read_DMA_Async+0x50>)
 800191c:	f002 fd74 	bl	8004408 <HAL_SD_ReadBlocks_DMA>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d005      	beq.n	8001932 <SD_Read_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 8001926:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <SD_Read_DMA_Async+0x48>)
 8001928:	2203      	movs	r2, #3
 800192a:	701a      	strb	r2, [r3, #0]
		return -3;
 800192c:	f06f 0302 	mvn.w	r3, #2
 8001930:	e002      	b.n	8001938 <SD_Read_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 8001932:	f7ff ff99 	bl	8001868 <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0; // 즉시 리턴
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200095d0 	.word	0x200095d0
 8001944:	200095d1 	.word	0x200095d1
 8001948:	200000c0 	.word	0x200000c0

0800194c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	4b10      	ldr	r3, [pc, #64]	@ (8001998 <HAL_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	4a0f      	ldr	r2, [pc, #60]	@ (8001998 <HAL_MspInit+0x4c>)
 800195c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001960:	6453      	str	r3, [r2, #68]	@ 0x44
 8001962:	4b0d      	ldr	r3, [pc, #52]	@ (8001998 <HAL_MspInit+0x4c>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	603b      	str	r3, [r7, #0]
 8001972:	4b09      	ldr	r3, [pc, #36]	@ (8001998 <HAL_MspInit+0x4c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	4a08      	ldr	r2, [pc, #32]	@ (8001998 <HAL_MspInit+0x4c>)
 8001978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800197c:	6413      	str	r3, [r2, #64]	@ 0x40
 800197e:	4b06      	ldr	r3, [pc, #24]	@ (8001998 <HAL_MspInit+0x4c>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800

0800199c <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	@ 0x28
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]
 80019ac:	605a      	str	r2, [r3, #4]
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	60da      	str	r2, [r3, #12]
 80019b2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a68      	ldr	r2, [pc, #416]	@ (8001b5c <HAL_SD_MspInit+0x1c0>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	f040 80ca 	bne.w	8001b54 <HAL_SD_MspInit+0x1b8>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019c0:	2300      	movs	r3, #0
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	4b66      	ldr	r3, [pc, #408]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c8:	4a65      	ldr	r2, [pc, #404]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019ce:	6453      	str	r3, [r2, #68]	@ 0x44
 80019d0:	4b63      	ldr	r3, [pc, #396]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019d8:	613b      	str	r3, [r7, #16]
 80019da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019dc:	2300      	movs	r3, #0
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	4b5f      	ldr	r3, [pc, #380]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e4:	4a5e      	ldr	r2, [pc, #376]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ec:	4b5c      	ldr	r3, [pc, #368]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f8:	2300      	movs	r3, #0
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	4b58      	ldr	r3, [pc, #352]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 80019fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a00:	4a57      	ldr	r2, [pc, #348]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 8001a02:	f043 0302 	orr.w	r3, r3, #2
 8001a06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a08:	4b55      	ldr	r3, [pc, #340]	@ (8001b60 <HAL_SD_MspInit+0x1c4>)
 8001a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PB5     ------> SDIO_D3
    PB7     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 8001a14:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a26:	230c      	movs	r3, #12
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2a:	f107 0314 	add.w	r3, r7, #20
 8001a2e:	4619      	mov	r1, r3
 8001a30:	484c      	ldr	r0, [pc, #304]	@ (8001b64 <HAL_SD_MspInit+0x1c8>)
 8001a32:	f001 fd09 	bl	8003448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_5|GPIO_PIN_7;
 8001a36:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 8001a3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a48:	230c      	movs	r3, #12
 8001a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	4619      	mov	r1, r3
 8001a52:	4845      	ldr	r0, [pc, #276]	@ (8001b68 <HAL_SD_MspInit+0x1cc>)
 8001a54:	f001 fcf8 	bl	8003448 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001a58:	4b44      	ldr	r3, [pc, #272]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a5a:	4a45      	ldr	r2, [pc, #276]	@ (8001b70 <HAL_SD_MspInit+0x1d4>)
 8001a5c:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001a5e:	4b43      	ldr	r3, [pc, #268]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a60:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a64:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a66:	4b41      	ldr	r3, [pc, #260]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a72:	4b3e      	ldr	r3, [pc, #248]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a78:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a7c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a80:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a82:	4b3a      	ldr	r3, [pc, #232]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a88:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001a8a:	4b38      	ldr	r3, [pc, #224]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a8c:	2220      	movs	r2, #32
 8001a8e:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a90:	4b36      	ldr	r3, [pc, #216]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001a96:	4b35      	ldr	r3, [pc, #212]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a98:	2204      	movs	r2, #4
 8001a9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001a9c:	4b33      	ldr	r3, [pc, #204]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001a9e:	2203      	movs	r2, #3
 8001aa0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001aa2:	4b32      	ldr	r3, [pc, #200]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001aa4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001aaa:	4b30      	ldr	r3, [pc, #192]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001aac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001ab0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001ab2:	482e      	ldr	r0, [pc, #184]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001ab4:	f001 f8ba 	bl	8002c2c <HAL_DMA_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 8001abe:	f7ff fb49 	bl	8001154 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a29      	ldr	r2, [pc, #164]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001ac6:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ac8:	4a28      	ldr	r2, [pc, #160]	@ (8001b6c <HAL_SD_MspInit+0x1d0>)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001ace:	4b29      	ldr	r3, [pc, #164]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001ad0:	4a29      	ldr	r2, [pc, #164]	@ (8001b78 <HAL_SD_MspInit+0x1dc>)
 8001ad2:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001ad4:	4b27      	ldr	r3, [pc, #156]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001ad6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ada:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001adc:	4b25      	ldr	r3, [pc, #148]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001ade:	2240      	movs	r2, #64	@ 0x40
 8001ae0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ae2:	4b24      	ldr	r3, [pc, #144]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ae8:	4b22      	ldr	r3, [pc, #136]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001aea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aee:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001af0:	4b20      	ldr	r3, [pc, #128]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001af2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001af6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001af8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001afa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001afe:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001b00:	4b1c      	ldr	r3, [pc, #112]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b02:	2220      	movs	r2, #32
 8001b04:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b06:	4b1b      	ldr	r3, [pc, #108]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b0c:	4b19      	ldr	r3, [pc, #100]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b0e:	2204      	movs	r2, #4
 8001b10:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b12:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b14:	2203      	movs	r2, #3
 8001b16:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001b18:	4b16      	ldr	r3, [pc, #88]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b1a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b1e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b20:	4b14      	ldr	r3, [pc, #80]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b22:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b26:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001b28:	4812      	ldr	r0, [pc, #72]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b2a:	f001 f87f 	bl	8002c2c <HAL_DMA_Init>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 8001b34:	f7ff fb0e 	bl	8001154 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4a0e      	ldr	r2, [pc, #56]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8001b74 <HAL_SD_MspInit+0x1d8>)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001b44:	2200      	movs	r2, #0
 8001b46:	2100      	movs	r1, #0
 8001b48:	2031      	movs	r0, #49	@ 0x31
 8001b4a:	f001 f838 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001b4e:	2031      	movs	r0, #49	@ 0x31
 8001b50:	f001 f851 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001b54:	bf00      	nop
 8001b56:	3728      	adds	r7, #40	@ 0x28
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}
 8001b5c:	40012c00 	.word	0x40012c00
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	20000144 	.word	0x20000144
 8001b70:	40026458 	.word	0x40026458
 8001b74:	200001a4 	.word	0x200001a4
 8001b78:	400264a0 	.word	0x400264a0

08001b7c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b08a      	sub	sp, #40	@ 0x28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a34      	ldr	r2, [pc, #208]	@ (8001c6c <HAL_SPI_MspInit+0xf0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d161      	bne.n	8001c62 <HAL_SPI_MspInit+0xe6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
 8001ba2:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <HAL_SPI_MspInit+0xf4>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba6:	4a32      	ldr	r2, [pc, #200]	@ (8001c70 <HAL_SPI_MspInit+0xf4>)
 8001ba8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001bac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bae:	4b30      	ldr	r3, [pc, #192]	@ (8001c70 <HAL_SPI_MspInit+0xf4>)
 8001bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bb6:	613b      	str	r3, [r7, #16]
 8001bb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
 8001bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8001c70 <HAL_SPI_MspInit+0xf4>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	4a2b      	ldr	r2, [pc, #172]	@ (8001c70 <HAL_SPI_MspInit+0xf4>)
 8001bc4:	f043 0301 	orr.w	r3, r3, #1
 8001bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bca:	4b29      	ldr	r3, [pc, #164]	@ (8001c70 <HAL_SPI_MspInit+0xf4>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001bd6:	23a0      	movs	r3, #160	@ 0xa0
 8001bd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be2:	2303      	movs	r3, #3
 8001be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001be6:	2305      	movs	r3, #5
 8001be8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4820      	ldr	r0, [pc, #128]	@ (8001c74 <HAL_SPI_MspInit+0xf8>)
 8001bf2:	f001 fc29 	bl	8003448 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001bf6:	4b20      	ldr	r3, [pc, #128]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001bf8:	4a20      	ldr	r2, [pc, #128]	@ (8001c7c <HAL_SPI_MspInit+0x100>)
 8001bfa:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001bfe:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c02:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c04:	4b1c      	ldr	r3, [pc, #112]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c06:	2240      	movs	r2, #64	@ 0x40
 8001c08:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c10:	4b19      	ldr	r3, [pc, #100]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c16:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c1e:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c24:	4b14      	ldr	r3, [pc, #80]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c2a:	4b13      	ldr	r3, [pc, #76]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c30:	4b11      	ldr	r3, [pc, #68]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001c36:	4810      	ldr	r0, [pc, #64]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c38:	f000 fff8 	bl	8002c2c <HAL_DMA_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001c42:	f7ff fa87 	bl	8001154 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a0b      	ldr	r2, [pc, #44]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c4a:	649a      	str	r2, [r3, #72]	@ 0x48
 8001c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <HAL_SPI_MspInit+0xfc>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	2023      	movs	r0, #35	@ 0x23
 8001c58:	f000 ffb1 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001c5c:	2023      	movs	r0, #35	@ 0x23
 8001c5e:	f000 ffca 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	@ 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40013000 	.word	0x40013000
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020000 	.word	0x40020000
 8001c78:	2000025c 	.word	0x2000025c
 8001c7c:	40026440 	.word	0x40026440

08001c80 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08a      	sub	sp, #40	@ 0x28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
 8001c94:	60da      	str	r2, [r3, #12]
 8001c96:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca0:	d12c      	bne.n	8001cfc <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <HAL_TIM_Encoder_MspInit+0x84>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	4a16      	ldr	r2, [pc, #88]	@ (8001d04 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb2:	4b14      	ldr	r3, [pc, #80]	@ (8001d04 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	4b10      	ldr	r3, [pc, #64]	@ (8001d04 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	4a0f      	ldr	r2, [pc, #60]	@ (8001d04 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cce:	4b0d      	ldr	r3, [pc, #52]	@ (8001d04 <HAL_TIM_Encoder_MspInit+0x84>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8001cda:	f248 0302 	movw	r3, #32770	@ 0x8002
 8001cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001cec:	2301      	movs	r3, #1
 8001cee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf0:	f107 0314 	add.w	r3, r7, #20
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	4804      	ldr	r0, [pc, #16]	@ (8001d08 <HAL_TIM_Encoder_MspInit+0x88>)
 8001cf8:	f001 fba6 	bl	8003448 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001cfc:	bf00      	nop
 8001cfe:	3728      	adds	r7, #40	@ 0x28
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM5)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a15      	ldr	r2, [pc, #84]	@ (8001d70 <HAL_TIM_OC_MspInit+0x64>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d10e      	bne.n	8001d3c <HAL_TIM_OC_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	4b14      	ldr	r3, [pc, #80]	@ (8001d74 <HAL_TIM_OC_MspInit+0x68>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d26:	4a13      	ldr	r2, [pc, #76]	@ (8001d74 <HAL_TIM_OC_MspInit+0x68>)
 8001d28:	f043 0308 	orr.w	r3, r3, #8
 8001d2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2e:	4b11      	ldr	r3, [pc, #68]	@ (8001d74 <HAL_TIM_OC_MspInit+0x68>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001d3a:	e012      	b.n	8001d62 <HAL_TIM_OC_MspInit+0x56>
  else if(htim_oc->Instance==TIM9)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a0d      	ldr	r2, [pc, #52]	@ (8001d78 <HAL_TIM_OC_MspInit+0x6c>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d10d      	bne.n	8001d62 <HAL_TIM_OC_MspInit+0x56>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d74 <HAL_TIM_OC_MspInit+0x68>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a09      	ldr	r2, [pc, #36]	@ (8001d74 <HAL_TIM_OC_MspInit+0x68>)
 8001d50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b07      	ldr	r3, [pc, #28]	@ (8001d74 <HAL_TIM_OC_MspInit+0x68>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40000c00 	.word	0x40000c00
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40014000 	.word	0x40014000

08001d7c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a18      	ldr	r2, [pc, #96]	@ (8001dec <HAL_TIM_Base_MspInit+0x70>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d116      	bne.n	8001dbc <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <HAL_TIM_Base_MspInit+0x74>)
 8001d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d96:	4a16      	ldr	r2, [pc, #88]	@ (8001df0 <HAL_TIM_Base_MspInit+0x74>)
 8001d98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d9e:	4b14      	ldr	r3, [pc, #80]	@ (8001df0 <HAL_TIM_Base_MspInit+0x74>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	2019      	movs	r0, #25
 8001db0:	f000 ff05 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001db4:	2019      	movs	r0, #25
 8001db6:	f000 ff1e 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001dba:	e012      	b.n	8001de2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8001df4 <HAL_TIM_Base_MspInit+0x78>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d10d      	bne.n	8001de2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	4b09      	ldr	r3, [pc, #36]	@ (8001df0 <HAL_TIM_Base_MspInit+0x74>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	4a08      	ldr	r2, [pc, #32]	@ (8001df0 <HAL_TIM_Base_MspInit+0x74>)
 8001dd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd6:	4b06      	ldr	r3, [pc, #24]	@ (8001df0 <HAL_TIM_Base_MspInit+0x74>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dde:	60bb      	str	r3, [r7, #8]
 8001de0:	68bb      	ldr	r3, [r7, #8]
}
 8001de2:	bf00      	nop
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40014400 	.word	0x40014400
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40014800 	.word	0x40014800

08001df8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08a      	sub	sp, #40	@ 0x28
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a34      	ldr	r2, [pc, #208]	@ (8001ee8 <HAL_UART_MspInit+0xf0>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d162      	bne.n	8001ee0 <HAL_UART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	613b      	str	r3, [r7, #16]
 8001e1e:	4b33      	ldr	r3, [pc, #204]	@ (8001eec <HAL_UART_MspInit+0xf4>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e22:	4a32      	ldr	r2, [pc, #200]	@ (8001eec <HAL_UART_MspInit+0xf4>)
 8001e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e2a:	4b30      	ldr	r3, [pc, #192]	@ (8001eec <HAL_UART_MspInit+0xf4>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e32:	613b      	str	r3, [r7, #16]
 8001e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001eec <HAL_UART_MspInit+0xf4>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	4a2b      	ldr	r2, [pc, #172]	@ (8001eec <HAL_UART_MspInit+0xf4>)
 8001e40:	f043 0301 	orr.w	r3, r3, #1
 8001e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e46:	4b29      	ldr	r3, [pc, #164]	@ (8001eec <HAL_UART_MspInit+0xf4>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e52:	230c      	movs	r3, #12
 8001e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e62:	2307      	movs	r3, #7
 8001e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e66:	f107 0314 	add.w	r3, r7, #20
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4820      	ldr	r0, [pc, #128]	@ (8001ef0 <HAL_UART_MspInit+0xf8>)
 8001e6e:	f001 faeb 	bl	8003448 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e72:	4b20      	ldr	r3, [pc, #128]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e74:	4a20      	ldr	r2, [pc, #128]	@ (8001ef8 <HAL_UART_MspInit+0x100>)
 8001e76:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e78:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e7a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e7e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e80:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e86:	4b1b      	ldr	r3, [pc, #108]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e8e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e92:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e94:	4b17      	ldr	r3, [pc, #92]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e9a:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001ea0:	4b14      	ldr	r3, [pc, #80]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001ea2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ea6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ea8:	4b12      	ldr	r3, [pc, #72]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eae:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001eb4:	480f      	ldr	r0, [pc, #60]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001eb6:	f000 feb9 	bl	8002c2c <HAL_DMA_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001ec0:	f7ff f948 	bl	8001154 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a0b      	ldr	r2, [pc, #44]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001ec8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001eca:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <HAL_UART_MspInit+0xfc>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	2026      	movs	r0, #38	@ 0x26
 8001ed6:	f000 fe72 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001eda:	2026      	movs	r0, #38	@ 0x26
 8001edc:	f000 fe8b 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ee0:	bf00      	nop
 8001ee2:	3728      	adds	r7, #40	@ 0x28
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40004400 	.word	0x40004400
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40020000 	.word	0x40020000
 8001ef4:	2000046c 	.word	0x2000046c
 8001ef8:	40026088 	.word	0x40026088

08001efc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08a      	sub	sp, #40	@ 0x28
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f04:	f107 0314 	add.w	r3, r7, #20
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	605a      	str	r2, [r3, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
 8001f10:	60da      	str	r2, [r3, #12]
 8001f12:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f1c:	d13a      	bne.n	8001f94 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
 8001f22:	4b1e      	ldr	r3, [pc, #120]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	4a1d      	ldr	r2, [pc, #116]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f3a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f40:	2302      	movs	r3, #2
 8001f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f48:	2303      	movs	r3, #3
 8001f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f4c:	230a      	movs	r3, #10
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4619      	mov	r1, r3
 8001f56:	4812      	ldr	r0, [pc, #72]	@ (8001fa0 <HAL_PCD_MspInit+0xa4>)
 8001f58:	f001 fa76 	bl	8003448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f60:	4a0e      	ldr	r2, [pc, #56]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f66:	6353      	str	r3, [r2, #52]	@ 0x34
 8001f68:	2300      	movs	r3, #0
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f70:	4a0a      	ldr	r2, [pc, #40]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f76:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f78:	4b08      	ldr	r3, [pc, #32]	@ (8001f9c <HAL_PCD_MspInit+0xa0>)
 8001f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001f84:	2200      	movs	r2, #0
 8001f86:	2100      	movs	r1, #0
 8001f88:	2043      	movs	r0, #67	@ 0x43
 8001f8a:	f000 fe18 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001f8e:	2043      	movs	r0, #67	@ 0x43
 8001f90:	f000 fe31 	bl	8002bf6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001f94:	bf00      	nop
 8001f96:	3728      	adds	r7, #40	@ 0x28
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40020000 	.word	0x40020000

08001fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <NMI_Handler+0x4>

08001fac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <HardFault_Handler+0x4>

08001fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <MemManage_Handler+0x4>

08001fbc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <BusFault_Handler+0x4>

08001fc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <UsageFault_Handler+0x4>

08001fcc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr

08001ff6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ffa:	f000 fcc1 	bl	8002980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}

08002002 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002006:	2001      	movs	r0, #1
 8002008:	f001 fbd6 	bl	80037b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800200c:	bf00      	nop
 800200e:	bd80      	pop	{r7, pc}

08002010 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002014:	4802      	ldr	r0, [pc, #8]	@ (8002020 <DMA1_Stream5_IRQHandler+0x10>)
 8002016:	f000 ffa1 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	2000046c 	.word	0x2000046c

08002024 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002028:	4802      	ldr	r0, [pc, #8]	@ (8002034 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800202a:	f004 fbbf 	bl	80067ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000394 	.word	0x20000394

08002038 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800203c:	4802      	ldr	r0, [pc, #8]	@ (8002048 <SPI1_IRQHandler+0x10>)
 800203e:	f003 fe3b 	bl	8005cb8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000204 	.word	0x20000204

0800204c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002050:	4802      	ldr	r0, [pc, #8]	@ (800205c <USART2_IRQHandler+0x10>)
 8002052:	f005 f90d 	bl	8007270 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000424 	.word	0x20000424

08002060 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROTARY_KEY_Pin);
 8002064:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002068:	f001 fba6 	bl	80037b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	bd80      	pop	{r7, pc}

08002070 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002074:	4802      	ldr	r0, [pc, #8]	@ (8002080 <SDIO_IRQHandler+0x10>)
 8002076:	f002 fb8f 	bl	8004798 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	200000c0 	.word	0x200000c0

08002084 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002088:	4802      	ldr	r0, [pc, #8]	@ (8002094 <DMA2_Stream2_IRQHandler+0x10>)
 800208a:	f000 ff67 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	2000025c 	.word	0x2000025c

08002098 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800209c:	4802      	ldr	r0, [pc, #8]	@ (80020a8 <DMA2_Stream3_IRQHandler+0x10>)
 800209e:	f000 ff5d 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000144 	.word	0x20000144

080020ac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
#ifndef WITHOUT_TUD
	tud_int_handler(0);
 80020b0:	2000      	movs	r0, #0
 80020b2:	f00e fe83 	bl	8010dbc <dcd_int_handler>
	return;
 80020b6:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80020c0:	4802      	ldr	r0, [pc, #8]	@ (80020cc <DMA2_Stream6_IRQHandler+0x10>)
 80020c2:	f000 ff4b 	bl	8002f5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	200001a4 	.word	0x200001a4

080020d0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	e00a      	b.n	80020f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020e2:	f3af 8000 	nop.w
 80020e6:	4601      	mov	r1, r0
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	60ba      	str	r2, [r7, #8]
 80020ee:	b2ca      	uxtb	r2, r1
 80020f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	3301      	adds	r3, #1
 80020f6:	617b      	str	r3, [r7, #20]
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	dbf0      	blt.n	80020e2 <_read+0x12>
  }

  return len;
 8002100:	687b      	ldr	r3, [r7, #4]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <_close>:
  }
  return len;
}

int _close(int file)
{
 800210a:	b480      	push	{r7}
 800210c:	b083      	sub	sp, #12
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002112:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002116:	4618      	mov	r0, r3
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002132:	605a      	str	r2, [r3, #4]
  return 0;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <_isatty>:

int _isatty(int file)
{
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800214a:	2301      	movs	r3, #1
}
 800214c:	4618      	mov	r0, r3
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002158:	b480      	push	{r7}
 800215a:	b085      	sub	sp, #20
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800217c:	4a14      	ldr	r2, [pc, #80]	@ (80021d0 <_sbrk+0x5c>)
 800217e:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <_sbrk+0x60>)
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002188:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <_sbrk+0x64>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d102      	bne.n	8002196 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002190:	4b11      	ldr	r3, [pc, #68]	@ (80021d8 <_sbrk+0x64>)
 8002192:	4a12      	ldr	r2, [pc, #72]	@ (80021dc <_sbrk+0x68>)
 8002194:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002196:	4b10      	ldr	r3, [pc, #64]	@ (80021d8 <_sbrk+0x64>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4413      	add	r3, r2
 800219e:	693a      	ldr	r2, [r7, #16]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d207      	bcs.n	80021b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021a4:	f010 faf8 	bl	8012798 <__errno>
 80021a8:	4603      	mov	r3, r0
 80021aa:	220c      	movs	r2, #12
 80021ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ae:	f04f 33ff 	mov.w	r3, #4294967295
 80021b2:	e009      	b.n	80021c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021b4:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <_sbrk+0x64>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ba:	4b07      	ldr	r3, [pc, #28]	@ (80021d8 <_sbrk+0x64>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	4a05      	ldr	r2, [pc, #20]	@ (80021d8 <_sbrk+0x64>)
 80021c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021c6:	68fb      	ldr	r3, [r7, #12]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	20020000 	.word	0x20020000
 80021d4:	00000400 	.word	0x00000400
 80021d8:	200095d4 	.word	0x200095d4
 80021dc:	200120f8 	.word	0x200120f8

080021e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021e4:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <SystemInit+0x20>)
 80021e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ea:	4a05      	ldr	r2, [pc, #20]	@ (8002200 <SystemInit+0x20>)
 80021ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <UpperTag>:
extern volatile uint8_t g_usb_mode;

UI_State g_s_state = UI_STATE_ROOT_MENU;
static uint8_t s_root_sel = 0;   // 0=Linux, 1=Emergency

static void UpperTag(void) {
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
	switch (g_usb_mode) {
 8002208:	4b0d      	ldr	r3, [pc, #52]	@ (8002240 <UpperTag+0x3c>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d007      	beq.n	8002222 <UpperTag+0x1e>
 8002212:	2b01      	cmp	r3, #1
 8002214:	d10b      	bne.n	800222e <UpperTag+0x2a>
	case USB_MODE_MSC_VENDOR:
		OLED_DrawStr(0, 0, "Linux Mode");
 8002216:	4a0b      	ldr	r2, [pc, #44]	@ (8002244 <UpperTag+0x40>)
 8002218:	2100      	movs	r1, #0
 800221a:	2000      	movs	r0, #0
 800221c:	f7ff f996 	bl	800154c <OLED_DrawStr>
		break;
 8002220:	e00b      	b.n	800223a <UpperTag+0x36>
	case USB_MODE_CDC:
		OLED_DrawStr(0, 0, "Emergency Mode");
 8002222:	4a09      	ldr	r2, [pc, #36]	@ (8002248 <UpperTag+0x44>)
 8002224:	2100      	movs	r1, #0
 8002226:	2000      	movs	r0, #0
 8002228:	f7ff f990 	bl	800154c <OLED_DrawStr>
		break;
 800222c:	e005      	b.n	800223a <UpperTag+0x36>
	default:
		OLED_DrawStr(0, 0, "Loading...");
 800222e:	4a07      	ldr	r2, [pc, #28]	@ (800224c <UpperTag+0x48>)
 8002230:	2100      	movs	r1, #0
 8002232:	2000      	movs	r0, #0
 8002234:	f7ff f98a 	bl	800154c <OLED_DrawStr>
		break;
 8002238:	bf00      	nop
	}
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000000 	.word	0x20000000
 8002244:	08013370 	.word	0x08013370
 8002248:	0801337c 	.word	0x0801337c
 800224c:	0801338c 	.word	0x0801338c

08002250 <DrawRootMenu>:

/* ===== 화면 출력 ===== */
static void DrawRootMenu(void) {
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
	OLED_Clear();
 8002256:	f7ff f8f1 	bl	800143c <OLED_Clear>
	UpperTag();
 800225a:	f7ff ffd3 	bl	8002204 <UpperTag>

	int y0 = 20, y1 = 40;
 800225e:	2314      	movs	r3, #20
 8002260:	607b      	str	r3, [r7, #4]
 8002262:	2328      	movs	r3, #40	@ 0x28
 8002264:	603b      	str	r3, [r7, #0]

	if (s_root_sel == 0)
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <DrawRootMenu+0x5c>)
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d104      	bne.n	8002278 <DrawRootMenu+0x28>
		OLED_DrawStr2x(0, y0, ">");
 800226e:	4a10      	ldr	r2, [pc, #64]	@ (80022b0 <DrawRootMenu+0x60>)
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	2000      	movs	r0, #0
 8002274:	f7ff fa46 	bl	8001704 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y0, "Linux");
 8002278:	4a0e      	ldr	r2, [pc, #56]	@ (80022b4 <DrawRootMenu+0x64>)
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	200e      	movs	r0, #14
 800227e:	f7ff fa41 	bl	8001704 <OLED_DrawStr2x>

	if (s_root_sel == 1)
 8002282:	4b0a      	ldr	r3, [pc, #40]	@ (80022ac <DrawRootMenu+0x5c>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d104      	bne.n	8002294 <DrawRootMenu+0x44>
		OLED_DrawStr2x(0, y1, ">");
 800228a:	4a09      	ldr	r2, [pc, #36]	@ (80022b0 <DrawRootMenu+0x60>)
 800228c:	6839      	ldr	r1, [r7, #0]
 800228e:	2000      	movs	r0, #0
 8002290:	f7ff fa38 	bl	8001704 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y1, "Emergency");
 8002294:	4a08      	ldr	r2, [pc, #32]	@ (80022b8 <DrawRootMenu+0x68>)
 8002296:	6839      	ldr	r1, [r7, #0]
 8002298:	200e      	movs	r0, #14
 800229a:	f7ff fa33 	bl	8001704 <OLED_DrawStr2x>

	OLED_Update();
 800229e:	f7ff f8d9 	bl	8001454 <OLED_Update>
}
 80022a2:	bf00      	nop
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	200095d9 	.word	0x200095d9
 80022b0:	08013398 	.word	0x08013398
 80022b4:	0801339c 	.word	0x0801339c
 80022b8:	080133a4 	.word	0x080133a4

080022bc <DrawLinuxMode>:

static void DrawLinuxMode(void) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
	OLED_Clear();
 80022c2:	f7ff f8bb 	bl	800143c <OLED_Clear>
	UpperTag();
 80022c6:	f7ff ff9d 	bl	8002204 <UpperTag>

	int y0 = 20, y1 = 40;
 80022ca:	2314      	movs	r3, #20
 80022cc:	607b      	str	r3, [r7, #4]
 80022ce:	2328      	movs	r3, #40	@ 0x28
 80022d0:	603b      	str	r3, [r7, #0]

	if (s_root_sel == 0)
 80022d2:	4b13      	ldr	r3, [pc, #76]	@ (8002320 <DrawLinuxMode+0x64>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d104      	bne.n	80022e4 <DrawLinuxMode+0x28>
		OLED_DrawStr2x(0, y0, ">");
 80022da:	4a12      	ldr	r2, [pc, #72]	@ (8002324 <DrawLinuxMode+0x68>)
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	2000      	movs	r0, #0
 80022e0:	f7ff fa10 	bl	8001704 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y0, "Write");
 80022e4:	4a10      	ldr	r2, [pc, #64]	@ (8002328 <DrawLinuxMode+0x6c>)
 80022e6:	6879      	ldr	r1, [r7, #4]
 80022e8:	200e      	movs	r0, #14
 80022ea:	f7ff fa0b 	bl	8001704 <OLED_DrawStr2x>

	if (s_root_sel == 1)
 80022ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002320 <DrawLinuxMode+0x64>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d104      	bne.n	8002300 <DrawLinuxMode+0x44>
		OLED_DrawStr2x(0, y1, ">");
 80022f6:	4a0b      	ldr	r2, [pc, #44]	@ (8002324 <DrawLinuxMode+0x68>)
 80022f8:	6839      	ldr	r1, [r7, #0]
 80022fa:	2000      	movs	r0, #0
 80022fc:	f7ff fa02 	bl	8001704 <OLED_DrawStr2x>
	OLED_DrawStr2x(14, y1, "No Write");
 8002300:	4a0a      	ldr	r2, [pc, #40]	@ (800232c <DrawLinuxMode+0x70>)
 8002302:	6839      	ldr	r1, [r7, #0]
 8002304:	200e      	movs	r0, #14
 8002306:	f7ff f9fd 	bl	8001704 <OLED_DrawStr2x>

	OLED_DrawStr(7, 0, "SELECT: back to menu");
 800230a:	4a09      	ldr	r2, [pc, #36]	@ (8002330 <DrawLinuxMode+0x74>)
 800230c:	2100      	movs	r1, #0
 800230e:	2007      	movs	r0, #7
 8002310:	f7ff f91c 	bl	800154c <OLED_DrawStr>
	OLED_Update();
 8002314:	f7ff f89e 	bl	8001454 <OLED_Update>
}
 8002318:	bf00      	nop
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	200095d9 	.word	0x200095d9
 8002324:	08013398 	.word	0x08013398
 8002328:	080133b0 	.word	0x080133b0
 800232c:	080133b8 	.word	0x080133b8
 8002330:	080133c4 	.word	0x080133c4

08002334 <DrawEmergencyMode>:

static void DrawEmergencyMode(void) {
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	OLED_Clear();
 8002338:	f7ff f880 	bl	800143c <OLED_Clear>
	UpperTag();
 800233c:	f7ff ff62 	bl	8002204 <UpperTag>

	OLED_DrawStr2x(0, 20, "Emergency");
 8002340:	4a09      	ldr	r2, [pc, #36]	@ (8002368 <DrawEmergencyMode+0x34>)
 8002342:	2114      	movs	r1, #20
 8002344:	2000      	movs	r0, #0
 8002346:	f7ff f9dd 	bl	8001704 <OLED_DrawStr2x>
	OLED_DrawStr2x(0, 40, "Active");
 800234a:	4a08      	ldr	r2, [pc, #32]	@ (800236c <DrawEmergencyMode+0x38>)
 800234c:	2128      	movs	r1, #40	@ 0x28
 800234e:	2000      	movs	r0, #0
 8002350:	f7ff f9d8 	bl	8001704 <OLED_DrawStr2x>
	OLED_DrawStr(7, 0, "KEY: back to menu");
 8002354:	4a06      	ldr	r2, [pc, #24]	@ (8002370 <DrawEmergencyMode+0x3c>)
 8002356:	2100      	movs	r1, #0
 8002358:	2007      	movs	r0, #7
 800235a:	f7ff f8f7 	bl	800154c <OLED_DrawStr>
	OLED_Update();
 800235e:	f7ff f879 	bl	8001454 <OLED_Update>
}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	080133a4 	.word	0x080133a4
 800236c:	080133dc 	.word	0x080133dc
 8002370:	080133e4 	.word	0x080133e4

08002374 <UI_Init>:

/* ===== API ===== */

void UI_Init(void) {
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
	g_s_state = UI_STATE_ROOT_MENU;
 8002378:	4b04      	ldr	r3, [pc, #16]	@ (800238c <UI_Init+0x18>)
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
	s_root_sel = 0;
 800237e:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <UI_Init+0x1c>)
 8002380:	2200      	movs	r2, #0
 8002382:	701a      	strb	r2, [r3, #0]
	DrawRootMenu();
 8002384:	f7ff ff64 	bl	8002250 <DrawRootMenu>
}
 8002388:	bf00      	nop
 800238a:	bd80      	pop	{r7, pc}
 800238c:	200095d8 	.word	0x200095d8
 8002390:	200095d9 	.word	0x200095d9

08002394 <UI_Process>:

UI_State UI_GetState(void) {
	return g_s_state;
}

void UI_Process(int step, uint8_t key_short) {
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	70fb      	strb	r3, [r7, #3]
	switch (g_s_state) {
 80023a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002498 <UI_Process+0x104>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d057      	beq.n	8002458 <UI_Process+0xc4>
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	dc63      	bgt.n	8002474 <UI_Process+0xe0>
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d002      	beq.n	80023b6 <UI_Process+0x22>
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d031      	beq.n	8002418 <UI_Process+0x84>
 80023b4:	e05e      	b.n	8002474 <UI_Process+0xe0>
	/* ===== ROOT MENU ===== */
	case UI_STATE_ROOT_MENU:
		DrawRootMenu();
 80023b6:	f7ff ff4b 	bl	8002250 <DrawRootMenu>
		if (step != 0) {
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <UI_Process+0x3e>
			s_root_sel ^= 1;  // 0 <-> 1 토글
 80023c0:	4b36      	ldr	r3, [pc, #216]	@ (800249c <UI_Process+0x108>)
 80023c2:	781b      	ldrb	r3, [r3, #0]
 80023c4:	f083 0301 	eor.w	r3, r3, #1
 80023c8:	b2da      	uxtb	r2, r3
 80023ca:	4b34      	ldr	r3, [pc, #208]	@ (800249c <UI_Process+0x108>)
 80023cc:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 80023ce:	f7ff ff3f 	bl	8002250 <DrawRootMenu>
		}
		if (key_short) {
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d056      	beq.n	8002486 <UI_Process+0xf2>
			if (s_root_sel == 0) {
 80023d8:	4b30      	ldr	r3, [pc, #192]	@ (800249c <UI_Process+0x108>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10d      	bne.n	80023fc <UI_Process+0x68>
				g_s_state = UI_STATE_LINUX_MODE;
 80023e0:	4b2d      	ldr	r3, [pc, #180]	@ (8002498 <UI_Process+0x104>)
 80023e2:	2201      	movs	r2, #1
 80023e4:	701a      	strb	r2, [r3, #0]
				if (g_usb_mode != USB_MODE_MSC_VENDOR) {
 80023e6:	4b2e      	ldr	r3, [pc, #184]	@ (80024a0 <UI_Process+0x10c>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d002      	beq.n	80023f6 <UI_Process+0x62>
					usb_ready = false;
 80023f0:	4b2c      	ldr	r3, [pc, #176]	@ (80024a4 <UI_Process+0x110>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	701a      	strb	r2, [r3, #0]
				}
				DrawLinuxMode();
 80023f6:	f7ff ff61 	bl	80022bc <DrawLinuxMode>
					usb_ready = false;
				}
				DrawEmergencyMode();
			}
		}
		break;
 80023fa:	e044      	b.n	8002486 <UI_Process+0xf2>
				g_s_state = UI_STATE_EMERGENCY_MODE;
 80023fc:	4b26      	ldr	r3, [pc, #152]	@ (8002498 <UI_Process+0x104>)
 80023fe:	2202      	movs	r2, #2
 8002400:	701a      	strb	r2, [r3, #0]
				if (g_usb_mode != USB_MODE_CDC) {
 8002402:	4b27      	ldr	r3, [pc, #156]	@ (80024a0 <UI_Process+0x10c>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b00      	cmp	r3, #0
 800240a:	d002      	beq.n	8002412 <UI_Process+0x7e>
					usb_ready = false;
 800240c:	4b25      	ldr	r3, [pc, #148]	@ (80024a4 <UI_Process+0x110>)
 800240e:	2200      	movs	r2, #0
 8002410:	701a      	strb	r2, [r3, #0]
				DrawEmergencyMode();
 8002412:	f7ff ff8f 	bl	8002334 <DrawEmergencyMode>
		break;
 8002416:	e036      	b.n	8002486 <UI_Process+0xf2>

		/* ===== LINUX MODE ===== */
	case UI_STATE_LINUX_MODE:
		DrawLinuxMode();
 8002418:	f7ff ff50 	bl	80022bc <DrawLinuxMode>
		if (step != 0) {
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d008      	beq.n	8002434 <UI_Process+0xa0>
			s_root_sel ^= 1;  // 0 <-> 1 토글
 8002422:	4b1e      	ldr	r3, [pc, #120]	@ (800249c <UI_Process+0x108>)
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2da      	uxtb	r2, r3
 800242c:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <UI_Process+0x108>)
 800242e:	701a      	strb	r2, [r3, #0]
			DrawLinuxMode();
 8002430:	f7ff ff44 	bl	80022bc <DrawLinuxMode>
		}
		if (key_short) {
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d027      	beq.n	800248a <UI_Process+0xf6>
			if (s_root_sel == 0) {
 800243a:	4b18      	ldr	r3, [pc, #96]	@ (800249c <UI_Process+0x108>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <UI_Process+0xb2>
				ven_send();
 8002442:	f000 f9b3 	bl	80027ac <ven_send>
			}
			g_s_state = UI_STATE_ROOT_MENU;
 8002446:	4b14      	ldr	r3, [pc, #80]	@ (8002498 <UI_Process+0x104>)
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
			usb_ready = false;
 800244c:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <UI_Process+0x110>)
 800244e:	2200      	movs	r2, #0
 8002450:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 8002452:	f7ff fefd 	bl	8002250 <DrawRootMenu>
		}
		// 여기에 세부 메뉴 로직을 추가하면 됩니다
		break;
 8002456:	e018      	b.n	800248a <UI_Process+0xf6>

		/* ===== EMERGENCY MODE ===== */
	case UI_STATE_EMERGENCY_MODE:
		DrawEmergencyMode();
 8002458:	f7ff ff6c 	bl	8002334 <DrawEmergencyMode>
		if (key_short) {
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d015      	beq.n	800248e <UI_Process+0xfa>
			g_s_state = UI_STATE_ROOT_MENU;
 8002462:	4b0d      	ldr	r3, [pc, #52]	@ (8002498 <UI_Process+0x104>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
			usb_ready = false;
 8002468:	4b0e      	ldr	r3, [pc, #56]	@ (80024a4 <UI_Process+0x110>)
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
			DrawRootMenu();
 800246e:	f7ff feef 	bl	8002250 <DrawRootMenu>
		}
		// 여기에 세부 메뉴 로직을 추가하면 됩니다
		break;
 8002472:	e00c      	b.n	800248e <UI_Process+0xfa>

	default:
		g_s_state = UI_STATE_ROOT_MENU;
 8002474:	4b08      	ldr	r3, [pc, #32]	@ (8002498 <UI_Process+0x104>)
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
		usb_ready = false;
 800247a:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <UI_Process+0x110>)
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
		DrawRootMenu();
 8002480:	f7ff fee6 	bl	8002250 <DrawRootMenu>
		break;
 8002484:	e004      	b.n	8002490 <UI_Process+0xfc>
		break;
 8002486:	bf00      	nop
 8002488:	e002      	b.n	8002490 <UI_Process+0xfc>
		break;
 800248a:	bf00      	nop
 800248c:	e000      	b.n	8002490 <UI_Process+0xfc>
		break;
 800248e:	bf00      	nop
	}
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	200095d8 	.word	0x200095d8
 800249c:	200095d9 	.word	0x200095d9
 80024a0:	20000000 	.word	0x20000000
 80024a4:	20000001 	.word	0x20000001

080024a8 <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// [콜백] 현재 모드에 맞는 Device Descriptor 반환
uint8_t const * tud_descriptor_device_cb(void) {
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 80024ac:	4b0b      	ldr	r3, [pc, #44]	@ (80024dc <tud_descriptor_device_cb+0x34>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d00a      	beq.n	80024cc <tud_descriptor_device_cb+0x24>
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	dc0a      	bgt.n	80024d0 <tud_descriptor_device_cb+0x28>
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d002      	beq.n	80024c4 <tud_descriptor_device_cb+0x1c>
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d002      	beq.n	80024c8 <tud_descriptor_device_cb+0x20>
 80024c2:	e005      	b.n	80024d0 <tud_descriptor_device_cb+0x28>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80024c4:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <tud_descriptor_device_cb+0x38>)
 80024c6:	e004      	b.n	80024d2 <tud_descriptor_device_cb+0x2a>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80024c8:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <tud_descriptor_device_cb+0x3c>)
 80024ca:	e002      	b.n	80024d2 <tud_descriptor_device_cb+0x2a>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <tud_descriptor_device_cb+0x40>)
 80024ce:	e000      	b.n	80024d2 <tud_descriptor_device_cb+0x2a>
        default:                  return (uint8_t const *)&desc_device_cdc; // 안전장치
 80024d0:	4b03      	ldr	r3, [pc, #12]	@ (80024e0 <tud_descriptor_device_cb+0x38>)
    }
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	20000000 	.word	0x20000000
 80024e0:	080137bc 	.word	0x080137bc
 80024e4:	080137d0 	.word	0x080137d0
 80024e8:	080137e4 	.word	0x080137e4

080024ec <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 80024f6:	4b03      	ldr	r3, [pc, #12]	@ (8002504 <tud_hid_descriptor_report_cb+0x18>)
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	080137f8 	.word	0x080137f8

08002508 <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// [콜백] 현재 모드에 맞는 Configuration Descriptor 반환
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 8002512:	4b0c      	ldr	r3, [pc, #48]	@ (8002544 <tud_descriptor_configuration_cb+0x3c>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d00a      	beq.n	8002532 <tud_descriptor_configuration_cb+0x2a>
 800251c:	2b02      	cmp	r3, #2
 800251e:	dc0a      	bgt.n	8002536 <tud_descriptor_configuration_cb+0x2e>
 8002520:	2b00      	cmp	r3, #0
 8002522:	d002      	beq.n	800252a <tud_descriptor_configuration_cb+0x22>
 8002524:	2b01      	cmp	r3, #1
 8002526:	d002      	beq.n	800252e <tud_descriptor_configuration_cb+0x26>
 8002528:	e005      	b.n	8002536 <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 800252a:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <tud_descriptor_configuration_cb+0x40>)
 800252c:	e004      	b.n	8002538 <tud_descriptor_configuration_cb+0x30>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 800252e:	4b07      	ldr	r3, [pc, #28]	@ (800254c <tud_descriptor_configuration_cb+0x44>)
 8002530:	e002      	b.n	8002538 <tud_descriptor_configuration_cb+0x30>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 8002532:	4b07      	ldr	r3, [pc, #28]	@ (8002550 <tud_descriptor_configuration_cb+0x48>)
 8002534:	e000      	b.n	8002538 <tud_descriptor_configuration_cb+0x30>
        default:                  return desc_configuration_cdc;
 8002536:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <tud_descriptor_configuration_cb+0x40>)
    }
}
 8002538:	4618      	mov	r0, r3
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	20000000 	.word	0x20000000
 8002548:	0801383c 	.word	0x0801383c
 800254c:	08013888 	.word	0x08013888
 8002550:	080138c0 	.word	0x080138c0

08002554 <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	4603      	mov	r3, r0
 800255c:	460a      	mov	r2, r1
 800255e:	71fb      	strb	r3, [r7, #7]
 8002560:	4613      	mov	r3, r2
 8002562:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d108      	bne.n	800257c <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 800256a:	4b21      	ldr	r3, [pc, #132]	@ (80025f0 <tud_descriptor_string_cb+0x9c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	881b      	ldrh	r3, [r3, #0]
 8002570:	b29a      	uxth	r2, r3
 8002572:	4b20      	ldr	r3, [pc, #128]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
 8002574:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 8002576:	2301      	movs	r3, #1
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e027      	b.n	80025cc <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 800257c:	79fb      	ldrb	r3, [r7, #7]
 800257e:	2b03      	cmp	r3, #3
 8002580:	d901      	bls.n	8002586 <tud_descriptor_string_cb+0x32>
 8002582:	2300      	movs	r3, #0
 8002584:	e02f      	b.n	80025e6 <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	4a19      	ldr	r2, [pc, #100]	@ (80025f0 <tud_descriptor_string_cb+0x9c>)
 800258a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258e:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 8002590:	68b8      	ldr	r0, [r7, #8]
 8002592:	f7fd fe25 	bl	80001e0 <strlen>
 8002596:	4603      	mov	r3, r0
 8002598:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b1f      	cmp	r3, #31
 800259e:	d901      	bls.n	80025a4 <tud_descriptor_string_cb+0x50>
 80025a0:	231f      	movs	r3, #31
 80025a2:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 80025a4:	2300      	movs	r3, #0
 80025a6:	73bb      	strb	r3, [r7, #14]
 80025a8:	e00c      	b.n	80025c4 <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 80025aa:	7bbb      	ldrb	r3, [r7, #14]
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	4413      	add	r3, r2
 80025b0:	781a      	ldrb	r2, [r3, #0]
 80025b2:	7bbb      	ldrb	r3, [r7, #14]
 80025b4:	3301      	adds	r3, #1
 80025b6:	4611      	mov	r1, r2
 80025b8:	4a0e      	ldr	r2, [pc, #56]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
 80025ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80025be:	7bbb      	ldrb	r3, [r7, #14]
 80025c0:	3301      	adds	r3, #1
 80025c2:	73bb      	strb	r3, [r7, #14]
 80025c4:	7bba      	ldrb	r2, [r7, #14]
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d3ee      	bcc.n	80025aa <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80025cc:	7bfb      	ldrb	r3, [r7, #15]
 80025ce:	3301      	adds	r3, #1
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	b21b      	sxth	r3, r3
 80025d8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80025dc:	b21b      	sxth	r3, r3
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
 80025e2:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 80025e4:	4b03      	ldr	r3, [pc, #12]	@ (80025f4 <tud_descriptor_string_cb+0xa0>)
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000014 	.word	0x20000014
 80025f4:	200095dc 	.word	0x200095dc

080025f8 <print_venpack>:
	SD_STATE_ERROR    // 에러 발생
} sd_state_t;

// ------------- inline func

static inline void print_venpack(venpack_t* pkt){
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
    printf("\r\n--- Packet Received ---\r\n");
 8002600:	480d      	ldr	r0, [pc, #52]	@ (8002638 <print_venpack+0x40>)
 8002602:	f00f ff81 	bl	8012508 <puts>
	printf("[RX] Magic: 0x%08lX\r\n", pkt->magic);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4619      	mov	r1, r3
 800260c:	480b      	ldr	r0, [pc, #44]	@ (800263c <print_venpack+0x44>)
 800260e:	f00f ff13 	bl	8012438 <iprintf>
	printf("[RX] Info : 0x%02X\r\n", pkt->info);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	791b      	ldrb	r3, [r3, #4]
 8002616:	4619      	mov	r1, r3
 8002618:	4809      	ldr	r0, [pc, #36]	@ (8002640 <print_venpack+0x48>)
 800261a:	f00f ff0d 	bl	8012438 <iprintf>
	printf("[RX] Cmd  : %s\r\n", pkt->command);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3307      	adds	r3, #7
 8002622:	4619      	mov	r1, r3
 8002624:	4807      	ldr	r0, [pc, #28]	@ (8002644 <print_venpack+0x4c>)
 8002626:	f00f ff07 	bl	8012438 <iprintf>
	printf("-----------------------\r\n");
 800262a:	4807      	ldr	r0, [pc, #28]	@ (8002648 <print_venpack+0x50>)
 800262c:	f00f ff6c 	bl	8012508 <puts>
}
 8002630:	bf00      	nop
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	08013414 	.word	0x08013414
 800263c:	08013430 	.word	0x08013430
 8002640:	08013448 	.word	0x08013448
 8002644:	08013460 	.word	0x08013460
 8002648:	08013474 	.word	0x08013474

0800264c <vendor_info_update>:
uint32_t g_ven_header;

uint8_t info_buf[512]__attribute__((aligned(4)));
uint32_t g_ven_info_addr;

void vendor_info_update(int len) {
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	printf("-------------\n[vendor] info update\n");
 8002654:	4820      	ldr	r0, [pc, #128]	@ (80026d8 <vendor_info_update+0x8c>)
 8002656:	f00f ff57 	bl	8012508 <puts>

	venpack_t *init_pack = (venpack_t*) info_buf;
 800265a:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <vendor_info_update+0x90>)
 800265c:	60fb      	str	r3, [r7, #12]

	init_pack->magic = 0xBEEFCAFE;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	f062 0201 	orn	r2, r2, #1
 8002666:	701a      	strb	r2, [r3, #0]
 8002668:	2200      	movs	r2, #0
 800266a:	f062 0235 	orn	r2, r2, #53	@ 0x35
 800266e:	705a      	strb	r2, [r3, #1]
 8002670:	2200      	movs	r2, #0
 8002672:	f062 0210 	orn	r2, r2, #16
 8002676:	709a      	strb	r2, [r3, #2]
 8002678:	2200      	movs	r2, #0
 800267a:	f062 0241 	orn	r2, r2, #65	@ 0x41
 800267e:	70da      	strb	r2, [r3, #3]
	init_pack->info = 0x1C;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	221c      	movs	r2, #28
 8002684:	711a      	strb	r2, [r3, #4]
	const char *com = "info_struct";
 8002686:	4b16      	ldr	r3, [pc, #88]	@ (80026e0 <vendor_info_update+0x94>)
 8002688:	60bb      	str	r3, [r7, #8]
	init_pack->cmd_len = len;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	b29a      	uxth	r2, r3
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	f8a3 2005 	strh.w	r2, [r3, #5]
	memcpy(init_pack->command, com, strlen(com) + 1);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	1ddc      	adds	r4, r3, #7
 8002698:	68b8      	ldr	r0, [r7, #8]
 800269a:	f7fd fda1 	bl	80001e0 <strlen>
 800269e:	4603      	mov	r3, r0
 80026a0:	3301      	adds	r3, #1
 80026a2:	461a      	mov	r2, r3
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	4620      	mov	r0, r4
 80026a8:	f010 f8a3 	bl	80127f2 <memcpy>

	SD_Write_DMA_Async(g_ven_info_addr, info_buf, 1); // 정보 저장용
 80026ac:	4b0d      	ldr	r3, [pc, #52]	@ (80026e4 <vendor_info_update+0x98>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2201      	movs	r2, #1
 80026b2:	490a      	ldr	r1, [pc, #40]	@ (80026dc <vendor_info_update+0x90>)
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff f8f5 	bl	80018a4 <SD_Write_DMA_Async>
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
			init_pack->cmd_len, g_ven_info_addr);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80026c0:	b29b      	uxth	r3, r3
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
 80026c2:	4619      	mov	r1, r3
 80026c4:	4b07      	ldr	r3, [pc, #28]	@ (80026e4 <vendor_info_update+0x98>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	4807      	ldr	r0, [pc, #28]	@ (80026e8 <vendor_info_update+0x9c>)
 80026cc:	f00f feb4 	bl	8012438 <iprintf>
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd90      	pop	{r4, r7, pc}
 80026d8:	08013490 	.word	0x08013490
 80026dc:	20009824 	.word	0x20009824
 80026e0:	080134b4 	.word	0x080134b4
 80026e4:	20009a24 	.word	0x20009a24
 80026e8:	080134c0 	.word	0x080134c0

080026ec <tud_vendor_rx_cb>:

// 매번 SD 카드 괴롭히지 말고 버퍼에 모았다 다 넣어버리는 것도 괜찮지 않을까..?
// 하지만 버퍼 용량이 꽉찰까봐 + 넣는 시간이 길어지면 다음 통신 못 받을까 두려움
// SDIO 통신 점유 VS 버퍼
void tud_vendor_rx_cb(uint8_t itf, uint8_t const *buffer, uint32_t bufsize) {
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b086      	sub	sp, #24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	4603      	mov	r3, r0
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
 80026f8:	73fb      	strb	r3, [r7, #15]
	// 1. 패킷 조립 (기존 로직)
	if ((g_accum_cnt + bufsize) > VENPACK_SIZE) {
 80026fa:	4b25      	ldr	r3, [pc, #148]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002706:	d903      	bls.n	8002710 <tud_vendor_rx_cb+0x24>
		printf("[vendor] rx buffer overflow(Vendor faster than SD input)\n");
 8002708:	4822      	ldr	r0, [pc, #136]	@ (8002794 <tud_vendor_rx_cb+0xa8>)
 800270a:	f00f fefd 	bl	8012508 <puts>
		// 만약 이 에러가 자주 나면 송신 쪽에 기다리라는 메시지 보낼 필요가 있음
		return;
 800270e:	e03c      	b.n	800278a <tud_vendor_rx_cb+0x9e>
	};

	memcpy(&g_accum_buf[g_accum_cnt], buffer, bufsize);
 8002710:	4b1f      	ldr	r3, [pc, #124]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a20      	ldr	r2, [pc, #128]	@ (8002798 <tud_vendor_rx_cb+0xac>)
 8002716:	4413      	add	r3, r2
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	68b9      	ldr	r1, [r7, #8]
 800271c:	4618      	mov	r0, r3
 800271e:	f010 f868 	bl	80127f2 <memcpy>
	g_accum_cnt += bufsize;
 8002722:	4b1b      	ldr	r3, [pc, #108]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	4a19      	ldr	r2, [pc, #100]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 800272c:	6013      	str	r3, [r2, #0]

	printf("[vendor] read %ldbyte data\n", g_accum_cnt);
 800272e:	4b18      	ldr	r3, [pc, #96]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4619      	mov	r1, r3
 8002734:	4819      	ldr	r0, [pc, #100]	@ (800279c <tud_vendor_rx_cb+0xb0>)
 8002736:	f00f fe7f 	bl	8012438 <iprintf>

	if (g_accum_cnt < VENPACK_SIZE) {
 800273a:	4b15      	ldr	r3, [pc, #84]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2bff      	cmp	r3, #255	@ 0xff
 8002740:	d922      	bls.n	8002788 <tud_vendor_rx_cb+0x9c>
	}
#endif // ASYNC
	// --------

	// 2. 패킷 완성! (256바이트)
	venpack_t *pkt = (venpack_t*) g_accum_buf;
 8002742:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <tud_vendor_rx_cb+0xac>)
 8002744:	617b      	str	r3, [r7, #20]

	print_venpack(pkt);
 8002746:	6978      	ldr	r0, [r7, #20]
 8002748:	f7ff ff56 	bl	80025f8 <print_venpack>

	SD_Write_DMA_Async(g_ven_header++, g_accum_buf, 1); // 채운 거 보내고
 800274c:	4b14      	ldr	r3, [pc, #80]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	1c5a      	adds	r2, r3, #1
 8002752:	4913      	ldr	r1, [pc, #76]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 8002754:	600a      	str	r2, [r1, #0]
 8002756:	2201      	movs	r2, #1
 8002758:	490f      	ldr	r1, [pc, #60]	@ (8002798 <tud_vendor_rx_cb+0xac>)
 800275a:	4618      	mov	r0, r3
 800275c:	f7ff f8a2 	bl	80018a4 <SD_Write_DMA_Async>
	printf("[vendor] saved sd addr: %ld\n-------------\n\n", g_ven_header - 1);
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	3b01      	subs	r3, #1
 8002766:	4619      	mov	r1, r3
 8002768:	480e      	ldr	r0, [pc, #56]	@ (80027a4 <tud_vendor_rx_cb+0xb8>)
 800276a:	f00f fe65 	bl	8012438 <iprintf>

	g_accum_cnt = 0;
 800276e:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <tud_vendor_rx_cb+0xa4>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]

	vendor_info_update(g_ven_header - g_vendor_start_address -1);
 8002774:	4b0a      	ldr	r3, [pc, #40]	@ (80027a0 <tud_vendor_rx_cb+0xb4>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4b0b      	ldr	r3, [pc, #44]	@ (80027a8 <tud_vendor_rx_cb+0xbc>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	3b01      	subs	r3, #1
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff ff63 	bl	800264c <vendor_info_update>
 8002786:	e000      	b.n	800278a <tud_vendor_rx_cb+0x9e>
		return;
 8002788:	bf00      	nop
}
 800278a:	3718      	adds	r7, #24
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	2000981c 	.word	0x2000981c
 8002794:	080134f0 	.word	0x080134f0
 8002798:	2000961c 	.word	0x2000961c
 800279c:	0801352c 	.word	0x0801352c
 80027a0:	20009820 	.word	0x20009820
 80027a4:	08013548 	.word	0x08013548
 80027a8:	200095cc 	.word	0x200095cc

080027ac <ven_send>:

void ven_send(void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
	// info check
	printf("-------------\n[vendor] info check\n");
 80027b2:	482d      	ldr	r0, [pc, #180]	@ (8002868 <ven_send+0xbc>)
 80027b4:	f00f fea8 	bl	8012508 <puts>
	SD_Read_DMA_Async(g_ven_info_addr, info_buf, 1);
 80027b8:	4b2c      	ldr	r3, [pc, #176]	@ (800286c <ven_send+0xc0>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	492c      	ldr	r1, [pc, #176]	@ (8002870 <ven_send+0xc4>)
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff f899 	bl	80018f8 <SD_Read_DMA_Async>

	venpack_t *init_pack = (venpack_t*) info_buf;
 80027c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002870 <ven_send+0xc4>)
 80027c8:	613b      	str	r3, [r7, #16]
	uint16_t send_cnt = init_pack->cmd_len;
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	795a      	ldrb	r2, [r3, #5]
 80027ce:	799b      	ldrb	r3, [r3, #6]
 80027d0:	021b      	lsls	r3, r3, #8
 80027d2:	4313      	orrs	r3, r2
 80027d4:	81fb      	strh	r3, [r7, #14]

	printf("cmd: %s send_cnt: %d\n", init_pack->command, send_cnt);
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	3307      	adds	r3, #7
 80027da:	89fa      	ldrh	r2, [r7, #14]
 80027dc:	4619      	mov	r1, r3
 80027de:	4825      	ldr	r0, [pc, #148]	@ (8002874 <ven_send+0xc8>)
 80027e0:	f00f fe2a 	bl	8012438 <iprintf>

	for (int i = 0; i < send_cnt; i++) {
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e030      	b.n	800284c <ven_send+0xa0>
		printf("read venpack: %ld\n", g_ven_info_addr+i+1);
 80027ea:	4b20      	ldr	r3, [pc, #128]	@ (800286c <ven_send+0xc0>)
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	4413      	add	r3, r2
 80027f2:	3301      	adds	r3, #1
 80027f4:	4619      	mov	r1, r3
 80027f6:	4820      	ldr	r0, [pc, #128]	@ (8002878 <ven_send+0xcc>)
 80027f8:	f00f fe1e 	bl	8012438 <iprintf>
		SD_Read_DMA_Async(g_ven_info_addr+i+1, g_accum_buf, 1);
 80027fc:	4b1b      	ldr	r3, [pc, #108]	@ (800286c <ven_send+0xc0>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	4413      	add	r3, r2
 8002804:	3301      	adds	r3, #1
 8002806:	2201      	movs	r2, #1
 8002808:	491c      	ldr	r1, [pc, #112]	@ (800287c <ven_send+0xd0>)
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff f874 	bl	80018f8 <SD_Read_DMA_Async>

		while (tud_vendor_write_available() <= VENPACK_SIZE) {
 8002810:	e005      	b.n	800281e <ven_send+0x72>
  tud_task_ext(UINT32_MAX, false);
 8002812:	2100      	movs	r1, #0
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f00a ff08 	bl	800d62c <tud_task_ext>
}
 800281c:	bf00      	nop
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 800281e:	2000      	movs	r0, #0
 8002820:	f009 fbe4 	bl	800bfec <tud_vendor_n_write_available>
 8002824:	4603      	mov	r3, r0
 8002826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800282a:	d9f2      	bls.n	8002812 <ven_send+0x66>
 800282c:	4b13      	ldr	r3, [pc, #76]	@ (800287c <ven_send+0xd0>)
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002834:	607b      	str	r3, [r7, #4]
  return tud_vendor_n_write(0, buffer, bufsize);
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68b9      	ldr	r1, [r7, #8]
 800283a:	2000      	movs	r0, #0
 800283c:	f009 fb90 	bl	800bf60 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8002840:	2000      	movs	r0, #0
 8002842:	f009 fbb1 	bl	800bfa8 <tud_vendor_n_write_flush>
	for (int i = 0; i < send_cnt; i++) {
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	3301      	adds	r3, #1
 800284a:	617b      	str	r3, [r7, #20]
 800284c:	89fb      	ldrh	r3, [r7, #14]
 800284e:	697a      	ldr	r2, [r7, #20]
 8002850:	429a      	cmp	r2, r3
 8002852:	dbca      	blt.n	80027ea <ven_send+0x3e>
		}
		tud_vendor_write(g_accum_buf, VENPACK_SIZE);
		tud_vendor_write_flush();
	}

	g_ven_header = g_vendor_start_address+1;
 8002854:	4b0a      	ldr	r3, [pc, #40]	@ (8002880 <ven_send+0xd4>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	3301      	adds	r3, #1
 800285a:	4a0a      	ldr	r2, [pc, #40]	@ (8002884 <ven_send+0xd8>)
 800285c:	6013      	str	r3, [r2, #0]
//	vendor_info_update(0);
}
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	08013574 	.word	0x08013574
 800286c:	20009a24 	.word	0x20009a24
 8002870:	20009824 	.word	0x20009824
 8002874:	08013598 	.word	0x08013598
 8002878:	080135b0 	.word	0x080135b0
 800287c:	2000961c 	.word	0x2000961c
 8002880:	200095cc 	.word	0x200095cc
 8002884:	20009820 	.word	0x20009820

08002888 <Reset_Handler>:
 8002888:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028c0 <LoopFillZerobss+0xe>
 800288c:	f7ff fca8 	bl	80021e0 <SystemInit>
 8002890:	480c      	ldr	r0, [pc, #48]	@ (80028c4 <LoopFillZerobss+0x12>)
 8002892:	490d      	ldr	r1, [pc, #52]	@ (80028c8 <LoopFillZerobss+0x16>)
 8002894:	4a0d      	ldr	r2, [pc, #52]	@ (80028cc <LoopFillZerobss+0x1a>)
 8002896:	2300      	movs	r3, #0
 8002898:	e002      	b.n	80028a0 <LoopCopyDataInit>

0800289a <CopyDataInit>:
 800289a:	58d4      	ldr	r4, [r2, r3]
 800289c:	50c4      	str	r4, [r0, r3]
 800289e:	3304      	adds	r3, #4

080028a0 <LoopCopyDataInit>:
 80028a0:	18c4      	adds	r4, r0, r3
 80028a2:	428c      	cmp	r4, r1
 80028a4:	d3f9      	bcc.n	800289a <CopyDataInit>
 80028a6:	4a0a      	ldr	r2, [pc, #40]	@ (80028d0 <LoopFillZerobss+0x1e>)
 80028a8:	4c0a      	ldr	r4, [pc, #40]	@ (80028d4 <LoopFillZerobss+0x22>)
 80028aa:	2300      	movs	r3, #0
 80028ac:	e001      	b.n	80028b2 <LoopFillZerobss>

080028ae <FillZerobss>:
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	3204      	adds	r2, #4

080028b2 <LoopFillZerobss>:
 80028b2:	42a2      	cmp	r2, r4
 80028b4:	d3fb      	bcc.n	80028ae <FillZerobss>
 80028b6:	f00f ff75 	bl	80127a4 <__libc_init_array>
 80028ba:	f7fe f829 	bl	8000910 <main>
 80028be:	4770      	bx	lr
 80028c0:	20020000 	.word	0x20020000
 80028c4:	20000000 	.word	0x20000000
 80028c8:	200000a4 	.word	0x200000a4
 80028cc:	080139fc 	.word	0x080139fc
 80028d0:	200000a4 	.word	0x200000a4
 80028d4:	200120f8 	.word	0x200120f8

080028d8 <ADC_IRQHandler>:
 80028d8:	e7fe      	b.n	80028d8 <ADC_IRQHandler>
	...

080028dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028e0:	4b0e      	ldr	r3, [pc, #56]	@ (800291c <HAL_Init+0x40>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a0d      	ldr	r2, [pc, #52]	@ (800291c <HAL_Init+0x40>)
 80028e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028ec:	4b0b      	ldr	r3, [pc, #44]	@ (800291c <HAL_Init+0x40>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0a      	ldr	r2, [pc, #40]	@ (800291c <HAL_Init+0x40>)
 80028f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f8:	4b08      	ldr	r3, [pc, #32]	@ (800291c <HAL_Init+0x40>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a07      	ldr	r2, [pc, #28]	@ (800291c <HAL_Init+0x40>)
 80028fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002902:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002904:	2003      	movs	r0, #3
 8002906:	f000 f94f 	bl	8002ba8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800290a:	200f      	movs	r0, #15
 800290c:	f000 f808 	bl	8002920 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002910:	f7ff f81c 	bl	800194c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40023c00 	.word	0x40023c00

08002920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002928:	4b12      	ldr	r3, [pc, #72]	@ (8002974 <HAL_InitTick+0x54>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	4b12      	ldr	r3, [pc, #72]	@ (8002978 <HAL_InitTick+0x58>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	4619      	mov	r1, r3
 8002932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002936:	fbb3 f3f1 	udiv	r3, r3, r1
 800293a:	fbb2 f3f3 	udiv	r3, r2, r3
 800293e:	4618      	mov	r0, r3
 8002940:	f000 f967 	bl	8002c12 <HAL_SYSTICK_Config>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e00e      	b.n	800296c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2b0f      	cmp	r3, #15
 8002952:	d80a      	bhi.n	800296a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002954:	2200      	movs	r2, #0
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	f04f 30ff 	mov.w	r0, #4294967295
 800295c:	f000 f92f 	bl	8002bbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002960:	4a06      	ldr	r2, [pc, #24]	@ (800297c <HAL_InitTick+0x5c>)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	e000      	b.n	800296c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
}
 800296c:	4618      	mov	r0, r3
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	20000010 	.word	0x20000010
 8002978:	20000028 	.word	0x20000028
 800297c:	20000024 	.word	0x20000024

08002980 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002984:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <HAL_IncTick+0x20>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	461a      	mov	r2, r3
 800298a:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <HAL_IncTick+0x24>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4413      	add	r3, r2
 8002990:	4a04      	ldr	r2, [pc, #16]	@ (80029a4 <HAL_IncTick+0x24>)
 8002992:	6013      	str	r3, [r2, #0]
}
 8002994:	bf00      	nop
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	20000028 	.word	0x20000028
 80029a4:	20009a28 	.word	0x20009a28

080029a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  return uwTick;
 80029ac:	4b03      	ldr	r3, [pc, #12]	@ (80029bc <HAL_GetTick+0x14>)
 80029ae:	681b      	ldr	r3, [r3, #0]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20009a28 	.word	0x20009a28

080029c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c8:	f7ff ffee 	bl	80029a8 <HAL_GetTick>
 80029cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029d8:	d005      	beq.n	80029e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029da:	4b0a      	ldr	r3, [pc, #40]	@ (8002a04 <HAL_Delay+0x44>)
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	461a      	mov	r2, r3
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4413      	add	r3, r2
 80029e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029e6:	bf00      	nop
 80029e8:	f7ff ffde 	bl	80029a8 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d8f7      	bhi.n	80029e8 <HAL_Delay+0x28>
  {
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000028 	.word	0x20000028

08002a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a18:	4b0c      	ldr	r3, [pc, #48]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a24:	4013      	ands	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a3a:	4a04      	ldr	r2, [pc, #16]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	60d3      	str	r3, [r2, #12]
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a54:	4b04      	ldr	r3, [pc, #16]	@ (8002a68 <__NVIC_GetPriorityGrouping+0x18>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	0a1b      	lsrs	r3, r3, #8
 8002a5a:	f003 0307 	and.w	r3, r3, #7
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	db0b      	blt.n	8002a96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	f003 021f 	and.w	r2, r3, #31
 8002a84:	4907      	ldr	r1, [pc, #28]	@ (8002aa4 <__NVIC_EnableIRQ+0x38>)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	095b      	lsrs	r3, r3, #5
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	e000e100 	.word	0xe000e100

08002aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	6039      	str	r1, [r7, #0]
 8002ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	db0a      	blt.n	8002ad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	490c      	ldr	r1, [pc, #48]	@ (8002af4 <__NVIC_SetPriority+0x4c>)
 8002ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac6:	0112      	lsls	r2, r2, #4
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	440b      	add	r3, r1
 8002acc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ad0:	e00a      	b.n	8002ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	4908      	ldr	r1, [pc, #32]	@ (8002af8 <__NVIC_SetPriority+0x50>)
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	3b04      	subs	r3, #4
 8002ae0:	0112      	lsls	r2, r2, #4
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	761a      	strb	r2, [r3, #24]
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000e100 	.word	0xe000e100
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b089      	sub	sp, #36	@ 0x24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f1c3 0307 	rsb	r3, r3, #7
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	bf28      	it	cs
 8002b1a:	2304      	movcs	r3, #4
 8002b1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	3304      	adds	r3, #4
 8002b22:	2b06      	cmp	r3, #6
 8002b24:	d902      	bls.n	8002b2c <NVIC_EncodePriority+0x30>
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3b03      	subs	r3, #3
 8002b2a:	e000      	b.n	8002b2e <NVIC_EncodePriority+0x32>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b30:	f04f 32ff 	mov.w	r2, #4294967295
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	401a      	ands	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b44:	f04f 31ff 	mov.w	r1, #4294967295
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4e:	43d9      	mvns	r1, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b54:	4313      	orrs	r3, r2
         );
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3724      	adds	r7, #36	@ 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
	...

08002b64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b74:	d301      	bcc.n	8002b7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00f      	b.n	8002b9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b82:	210f      	movs	r1, #15
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f7ff ff8e 	bl	8002aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b92:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b94:	2207      	movs	r2, #7
 8002b96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	e000e010 	.word	0xe000e010

08002ba8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff ff29 	bl	8002a08 <__NVIC_SetPriorityGrouping>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b086      	sub	sp, #24
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	60b9      	str	r1, [r7, #8]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd0:	f7ff ff3e 	bl	8002a50 <__NVIC_GetPriorityGrouping>
 8002bd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	6978      	ldr	r0, [r7, #20]
 8002bdc:	f7ff ff8e 	bl	8002afc <NVIC_EncodePriority>
 8002be0:	4602      	mov	r2, r0
 8002be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002be6:	4611      	mov	r1, r2
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff ff5d 	bl	8002aa8 <__NVIC_SetPriority>
}
 8002bee:	bf00      	nop
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff ff31 	bl	8002a6c <__NVIC_EnableIRQ>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b082      	sub	sp, #8
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ffa2 	bl	8002b64 <SysTick_Config>
 8002c20:	4603      	mov	r3, r0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c38:	f7ff feb6 	bl	80029a8 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e099      	b.n	8002d7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f022 0201 	bic.w	r2, r2, #1
 8002c66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c68:	e00f      	b.n	8002c8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c6a:	f7ff fe9d 	bl	80029a8 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b05      	cmp	r3, #5
 8002c76:	d908      	bls.n	8002c8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2220      	movs	r2, #32
 8002c7c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2203      	movs	r2, #3
 8002c82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e078      	b.n	8002d7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1e8      	bne.n	8002c6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4b38      	ldr	r3, [pc, #224]	@ (8002d84 <HAL_DMA_Init+0x158>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	699b      	ldr	r3, [r3, #24]
 8002cc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d107      	bne.n	8002cf4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cec:	4313      	orrs	r3, r2
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	695b      	ldr	r3, [r3, #20]
 8002d02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f023 0307 	bic.w	r3, r3, #7
 8002d0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	697a      	ldr	r2, [r7, #20]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d117      	bne.n	8002d4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00e      	beq.n	8002d4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f000 fb0d 	bl	8003350 <DMA_CheckFifoParam>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d008      	beq.n	8002d4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2240      	movs	r2, #64	@ 0x40
 8002d40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e016      	b.n	8002d7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fac4 	bl	80032e4 <DMA_CalcBaseAndBitshift>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d64:	223f      	movs	r2, #63	@ 0x3f
 8002d66:	409a      	lsls	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	f010803f 	.word	0xf010803f

08002d88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
 8002d94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d96:	2300      	movs	r3, #0
 8002d98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_DMA_Start_IT+0x26>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e040      	b.n	8002e30 <HAL_DMA_Start_IT+0xa8>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d12f      	bne.n	8002e22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fa56 	bl	8003288 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de0:	223f      	movs	r2, #63	@ 0x3f
 8002de2:	409a      	lsls	r2, r3
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0216 	orr.w	r2, r2, #22
 8002df6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d007      	beq.n	8002e10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0208 	orr.w	r2, r2, #8
 8002e0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f042 0201 	orr.w	r2, r2, #1
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	e005      	b.n	8002e2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3718      	adds	r7, #24
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e46:	f7ff fdaf 	bl	80029a8 <HAL_GetTick>
 8002e4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d008      	beq.n	8002e6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2280      	movs	r2, #128	@ 0x80
 8002e5c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2200      	movs	r2, #0
 8002e62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e052      	b.n	8002f10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0216 	bic.w	r2, r2, #22
 8002e78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d103      	bne.n	8002e9a <HAL_DMA_Abort+0x62>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f022 0208 	bic.w	r2, r2, #8
 8002ea8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 0201 	bic.w	r2, r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eba:	e013      	b.n	8002ee4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ebc:	f7ff fd74 	bl	80029a8 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b05      	cmp	r3, #5
 8002ec8:	d90c      	bls.n	8002ee4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e015      	b.n	8002f10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1e4      	bne.n	8002ebc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef6:	223f      	movs	r2, #63	@ 0x3f
 8002ef8:	409a      	lsls	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d004      	beq.n	8002f36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2280      	movs	r2, #128	@ 0x80
 8002f30:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e00c      	b.n	8002f50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2205      	movs	r2, #5
 8002f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0201 	bic.w	r2, r2, #1
 8002f4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f68:	4b8e      	ldr	r3, [pc, #568]	@ (80031a4 <HAL_DMA_IRQHandler+0x248>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a8e      	ldr	r2, [pc, #568]	@ (80031a8 <HAL_DMA_IRQHandler+0x24c>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	0a9b      	lsrs	r3, r3, #10
 8002f74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f86:	2208      	movs	r2, #8
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01a      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0304 	and.w	r3, r3, #4
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d013      	beq.n	8002fc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f022 0204 	bic.w	r2, r2, #4
 8002fae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb4:	2208      	movs	r2, #8
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc0:	f043 0201 	orr.w	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fcc:	2201      	movs	r2, #1
 8002fce:	409a      	lsls	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d012      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	695b      	ldr	r3, [r3, #20]
 8002fde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00b      	beq.n	8002ffe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fea:	2201      	movs	r2, #1
 8002fec:	409a      	lsls	r2, r3
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff6:	f043 0202 	orr.w	r2, r3, #2
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003002:	2204      	movs	r2, #4
 8003004:	409a      	lsls	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d012      	beq.n	8003034 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d00b      	beq.n	8003034 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	2204      	movs	r2, #4
 8003022:	409a      	lsls	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800302c:	f043 0204 	orr.w	r2, r3, #4
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003038:	2210      	movs	r2, #16
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d043      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b00      	cmp	r3, #0
 8003050:	d03c      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003056:	2210      	movs	r2, #16
 8003058:	409a      	lsls	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d018      	beq.n	800309e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d108      	bne.n	800308c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2b00      	cmp	r3, #0
 8003080:	d024      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	4798      	blx	r3
 800308a:	e01f      	b.n	80030cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003090:	2b00      	cmp	r3, #0
 8003092:	d01b      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	4798      	blx	r3
 800309c:	e016      	b.n	80030cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d107      	bne.n	80030bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f022 0208 	bic.w	r2, r2, #8
 80030ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d003      	beq.n	80030cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	2220      	movs	r2, #32
 80030d2:	409a      	lsls	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	4013      	ands	r3, r2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 808f 	beq.w	80031fc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0310 	and.w	r3, r3, #16
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	f000 8087 	beq.w	80031fc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f2:	2220      	movs	r2, #32
 80030f4:	409a      	lsls	r2, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b05      	cmp	r3, #5
 8003104:	d136      	bne.n	8003174 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0216 	bic.w	r2, r2, #22
 8003114:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695a      	ldr	r2, [r3, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003124:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	2b00      	cmp	r3, #0
 800312c:	d103      	bne.n	8003136 <HAL_DMA_IRQHandler+0x1da>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003132:	2b00      	cmp	r3, #0
 8003134:	d007      	beq.n	8003146 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0208 	bic.w	r2, r2, #8
 8003144:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800314a:	223f      	movs	r2, #63	@ 0x3f
 800314c:	409a      	lsls	r2, r3
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003166:	2b00      	cmp	r3, #0
 8003168:	d07e      	beq.n	8003268 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	4798      	blx	r3
        }
        return;
 8003172:	e079      	b.n	8003268 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800317e:	2b00      	cmp	r3, #0
 8003180:	d01d      	beq.n	80031be <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d10d      	bne.n	80031ac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003194:	2b00      	cmp	r3, #0
 8003196:	d031      	beq.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
 80031a0:	e02c      	b.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
 80031a2:	bf00      	nop
 80031a4:	20000010 	.word	0x20000010
 80031a8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d023      	beq.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	4798      	blx	r3
 80031bc:	e01e      	b.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10f      	bne.n	80031ec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0210 	bic.w	r2, r2, #16
 80031da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003200:	2b00      	cmp	r3, #0
 8003202:	d032      	beq.n	800326a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	d022      	beq.n	8003256 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2205      	movs	r2, #5
 8003214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0201 	bic.w	r2, r2, #1
 8003226:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	3301      	adds	r3, #1
 800322c:	60bb      	str	r3, [r7, #8]
 800322e:	697a      	ldr	r2, [r7, #20]
 8003230:	429a      	cmp	r2, r3
 8003232:	d307      	bcc.n	8003244 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0301 	and.w	r3, r3, #1
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f2      	bne.n	8003228 <HAL_DMA_IRQHandler+0x2cc>
 8003242:	e000      	b.n	8003246 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003244:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325a:	2b00      	cmp	r3, #0
 800325c:	d005      	beq.n	800326a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	4798      	blx	r3
 8003266:	e000      	b.n	800326a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003268:	bf00      	nop
    }
  }
}
 800326a:	3718      	adds	r7, #24
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800327c:	4618      	mov	r0, r3
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80032a4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b40      	cmp	r3, #64	@ 0x40
 80032b4:	d108      	bne.n	80032c8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68ba      	ldr	r2, [r7, #8]
 80032c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032c6:	e007      	b.n	80032d8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	60da      	str	r2, [r3, #12]
}
 80032d8:	bf00      	nop
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	3b10      	subs	r3, #16
 80032f4:	4a14      	ldr	r2, [pc, #80]	@ (8003348 <DMA_CalcBaseAndBitshift+0x64>)
 80032f6:	fba2 2303 	umull	r2, r3, r2, r3
 80032fa:	091b      	lsrs	r3, r3, #4
 80032fc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032fe:	4a13      	ldr	r2, [pc, #76]	@ (800334c <DMA_CalcBaseAndBitshift+0x68>)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4413      	add	r3, r2
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b03      	cmp	r3, #3
 8003310:	d909      	bls.n	8003326 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800331a:	f023 0303 	bic.w	r3, r3, #3
 800331e:	1d1a      	adds	r2, r3, #4
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	659a      	str	r2, [r3, #88]	@ 0x58
 8003324:	e007      	b.n	8003336 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800332e:	f023 0303 	bic.w	r3, r3, #3
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800333a:	4618      	mov	r0, r3
 800333c:	3714      	adds	r7, #20
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	aaaaaaab 	.word	0xaaaaaaab
 800334c:	08013900 	.word	0x08013900

08003350 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003358:	2300      	movs	r3, #0
 800335a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003360:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d11f      	bne.n	80033aa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	2b03      	cmp	r3, #3
 800336e:	d856      	bhi.n	800341e <DMA_CheckFifoParam+0xce>
 8003370:	a201      	add	r2, pc, #4	@ (adr r2, 8003378 <DMA_CheckFifoParam+0x28>)
 8003372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003376:	bf00      	nop
 8003378:	08003389 	.word	0x08003389
 800337c:	0800339b 	.word	0x0800339b
 8003380:	08003389 	.word	0x08003389
 8003384:	0800341f 	.word	0x0800341f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d046      	beq.n	8003422 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003398:	e043      	b.n	8003422 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033a2:	d140      	bne.n	8003426 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033a8:	e03d      	b.n	8003426 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033b2:	d121      	bne.n	80033f8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	2b03      	cmp	r3, #3
 80033b8:	d837      	bhi.n	800342a <DMA_CheckFifoParam+0xda>
 80033ba:	a201      	add	r2, pc, #4	@ (adr r2, 80033c0 <DMA_CheckFifoParam+0x70>)
 80033bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c0:	080033d1 	.word	0x080033d1
 80033c4:	080033d7 	.word	0x080033d7
 80033c8:	080033d1 	.word	0x080033d1
 80033cc:	080033e9 	.word	0x080033e9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	73fb      	strb	r3, [r7, #15]
      break;
 80033d4:	e030      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d025      	beq.n	800342e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033e6:	e022      	b.n	800342e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ec:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80033f0:	d11f      	bne.n	8003432 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80033f6:	e01c      	b.n	8003432 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d903      	bls.n	8003406 <DMA_CheckFifoParam+0xb6>
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	2b03      	cmp	r3, #3
 8003402:	d003      	beq.n	800340c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003404:	e018      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	73fb      	strb	r3, [r7, #15]
      break;
 800340a:	e015      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003410:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00e      	beq.n	8003436 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
      break;
 800341c:	e00b      	b.n	8003436 <DMA_CheckFifoParam+0xe6>
      break;
 800341e:	bf00      	nop
 8003420:	e00a      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 8003422:	bf00      	nop
 8003424:	e008      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 8003426:	bf00      	nop
 8003428:	e006      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 800342a:	bf00      	nop
 800342c:	e004      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 800342e:	bf00      	nop
 8003430:	e002      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;   
 8003432:	bf00      	nop
 8003434:	e000      	b.n	8003438 <DMA_CheckFifoParam+0xe8>
      break;
 8003436:	bf00      	nop
    }
  } 
  
  return status; 
 8003438:	7bfb      	ldrb	r3, [r7, #15]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3714      	adds	r7, #20
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop

08003448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003448:	b480      	push	{r7}
 800344a:	b089      	sub	sp, #36	@ 0x24
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003452:	2300      	movs	r3, #0
 8003454:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800345a:	2300      	movs	r3, #0
 800345c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800345e:	2300      	movs	r3, #0
 8003460:	61fb      	str	r3, [r7, #28]
 8003462:	e159      	b.n	8003718 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003464:	2201      	movs	r2, #1
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	697a      	ldr	r2, [r7, #20]
 8003474:	4013      	ands	r3, r2
 8003476:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003478:	693a      	ldr	r2, [r7, #16]
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	429a      	cmp	r2, r3
 800347e:	f040 8148 	bne.w	8003712 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	2b01      	cmp	r3, #1
 800348c:	d005      	beq.n	800349a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003496:	2b02      	cmp	r3, #2
 8003498:	d130      	bne.n	80034fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	2203      	movs	r2, #3
 80034a6:	fa02 f303 	lsl.w	r3, r2, r3
 80034aa:	43db      	mvns	r3, r3
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	4013      	ands	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	69ba      	ldr	r2, [r7, #24]
 80034c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034d0:	2201      	movs	r2, #1
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	091b      	lsrs	r3, r3, #4
 80034e6:	f003 0201 	and.w	r2, r3, #1
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f003 0303 	and.w	r3, r3, #3
 8003504:	2b03      	cmp	r3, #3
 8003506:	d017      	beq.n	8003538 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	2203      	movs	r2, #3
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	4013      	ands	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d123      	bne.n	800358c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	08da      	lsrs	r2, r3, #3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	3208      	adds	r2, #8
 800354c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003550:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	f003 0307 	and.w	r3, r3, #7
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	220f      	movs	r2, #15
 800355c:	fa02 f303 	lsl.w	r3, r2, r3
 8003560:	43db      	mvns	r3, r3
 8003562:	69ba      	ldr	r2, [r7, #24]
 8003564:	4013      	ands	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	691a      	ldr	r2, [r3, #16]
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	fa02 f303 	lsl.w	r3, r2, r3
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	4313      	orrs	r3, r2
 800357c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	08da      	lsrs	r2, r3, #3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	3208      	adds	r2, #8
 8003586:	69b9      	ldr	r1, [r7, #24]
 8003588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003592:	69fb      	ldr	r3, [r7, #28]
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	2203      	movs	r2, #3
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	4013      	ands	r3, r2
 80035a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 0203 	and.w	r2, r3, #3
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	69ba      	ldr	r2, [r7, #24]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 80a2 	beq.w	8003712 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	4b57      	ldr	r3, [pc, #348]	@ (8003730 <HAL_GPIO_Init+0x2e8>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d6:	4a56      	ldr	r2, [pc, #344]	@ (8003730 <HAL_GPIO_Init+0x2e8>)
 80035d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80035de:	4b54      	ldr	r3, [pc, #336]	@ (8003730 <HAL_GPIO_Init+0x2e8>)
 80035e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035ea:	4a52      	ldr	r2, [pc, #328]	@ (8003734 <HAL_GPIO_Init+0x2ec>)
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	089b      	lsrs	r3, r3, #2
 80035f0:	3302      	adds	r3, #2
 80035f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	f003 0303 	and.w	r3, r3, #3
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	220f      	movs	r2, #15
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4013      	ands	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	4a49      	ldr	r2, [pc, #292]	@ (8003738 <HAL_GPIO_Init+0x2f0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d019      	beq.n	800364a <HAL_GPIO_Init+0x202>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a48      	ldr	r2, [pc, #288]	@ (800373c <HAL_GPIO_Init+0x2f4>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d013      	beq.n	8003646 <HAL_GPIO_Init+0x1fe>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a47      	ldr	r2, [pc, #284]	@ (8003740 <HAL_GPIO_Init+0x2f8>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d00d      	beq.n	8003642 <HAL_GPIO_Init+0x1fa>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	4a46      	ldr	r2, [pc, #280]	@ (8003744 <HAL_GPIO_Init+0x2fc>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d007      	beq.n	800363e <HAL_GPIO_Init+0x1f6>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a45      	ldr	r2, [pc, #276]	@ (8003748 <HAL_GPIO_Init+0x300>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d101      	bne.n	800363a <HAL_GPIO_Init+0x1f2>
 8003636:	2304      	movs	r3, #4
 8003638:	e008      	b.n	800364c <HAL_GPIO_Init+0x204>
 800363a:	2307      	movs	r3, #7
 800363c:	e006      	b.n	800364c <HAL_GPIO_Init+0x204>
 800363e:	2303      	movs	r3, #3
 8003640:	e004      	b.n	800364c <HAL_GPIO_Init+0x204>
 8003642:	2302      	movs	r3, #2
 8003644:	e002      	b.n	800364c <HAL_GPIO_Init+0x204>
 8003646:	2301      	movs	r3, #1
 8003648:	e000      	b.n	800364c <HAL_GPIO_Init+0x204>
 800364a:	2300      	movs	r3, #0
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	f002 0203 	and.w	r2, r2, #3
 8003652:	0092      	lsls	r2, r2, #2
 8003654:	4093      	lsls	r3, r2
 8003656:	69ba      	ldr	r2, [r7, #24]
 8003658:	4313      	orrs	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800365c:	4935      	ldr	r1, [pc, #212]	@ (8003734 <HAL_GPIO_Init+0x2ec>)
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	3302      	adds	r3, #2
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800366a:	4b38      	ldr	r3, [pc, #224]	@ (800374c <HAL_GPIO_Init+0x304>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	43db      	mvns	r3, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4013      	ands	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	693b      	ldr	r3, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800368e:	4a2f      	ldr	r2, [pc, #188]	@ (800374c <HAL_GPIO_Init+0x304>)
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003694:	4b2d      	ldr	r3, [pc, #180]	@ (800374c <HAL_GPIO_Init+0x304>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	43db      	mvns	r3, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4013      	ands	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036b8:	4a24      	ldr	r2, [pc, #144]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036be:	4b23      	ldr	r3, [pc, #140]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036e2:	4a1a      	ldr	r2, [pc, #104]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036e8:	4b18      	ldr	r3, [pc, #96]	@ (800374c <HAL_GPIO_Init+0x304>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800370c:	4a0f      	ldr	r2, [pc, #60]	@ (800374c <HAL_GPIO_Init+0x304>)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	3301      	adds	r3, #1
 8003716:	61fb      	str	r3, [r7, #28]
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b0f      	cmp	r3, #15
 800371c:	f67f aea2 	bls.w	8003464 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003720:	bf00      	nop
 8003722:	bf00      	nop
 8003724:	3724      	adds	r7, #36	@ 0x24
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800
 8003734:	40013800 	.word	0x40013800
 8003738:	40020000 	.word	0x40020000
 800373c:	40020400 	.word	0x40020400
 8003740:	40020800 	.word	0x40020800
 8003744:	40020c00 	.word	0x40020c00
 8003748:	40021000 	.word	0x40021000
 800374c:	40013c00 	.word	0x40013c00

08003750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	807b      	strh	r3, [r7, #2]
 800375c:	4613      	mov	r3, r2
 800375e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003760:	787b      	ldrb	r3, [r7, #1]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003766:	887a      	ldrh	r2, [r7, #2]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800376c:	e003      	b.n	8003776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800376e:	887b      	ldrh	r3, [r7, #2]
 8003770:	041a      	lsls	r2, r3, #16
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	619a      	str	r2, [r3, #24]
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003782:	b480      	push	{r7}
 8003784:	b085      	sub	sp, #20
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
 800378a:	460b      	mov	r3, r1
 800378c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	695b      	ldr	r3, [r3, #20]
 8003792:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003794:	887a      	ldrh	r2, [r7, #2]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	4013      	ands	r3, r2
 800379a:	041a      	lsls	r2, r3, #16
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	43d9      	mvns	r1, r3
 80037a0:	887b      	ldrh	r3, [r7, #2]
 80037a2:	400b      	ands	r3, r1
 80037a4:	431a      	orrs	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	619a      	str	r2, [r3, #24]
}
 80037aa:	bf00      	nop
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	4603      	mov	r3, r0
 80037c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037c2:	4b08      	ldr	r3, [pc, #32]	@ (80037e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037c4:	695a      	ldr	r2, [r3, #20]
 80037c6:	88fb      	ldrh	r3, [r7, #6]
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d006      	beq.n	80037dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037ce:	4a05      	ldr	r2, [pc, #20]	@ (80037e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037d0:	88fb      	ldrh	r3, [r7, #6]
 80037d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037d4:	88fb      	ldrh	r3, [r7, #6]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fc ff3e 	bl	8000658 <HAL_GPIO_EXTI_Callback>
  }
}
 80037dc:	bf00      	nop
 80037de:	3708      	adds	r7, #8
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	40013c00 	.word	0x40013c00

080037e8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b086      	sub	sp, #24
 80037ec:	af02      	add	r7, sp, #8
 80037ee:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e101      	b.n	80039fe <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b00      	cmp	r3, #0
 800380a:	d106      	bne.n	800381a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7fe fb71 	bl	8001efc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2203      	movs	r2, #3
 800381e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003828:	d102      	bne.n	8003830 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4618      	mov	r0, r3
 8003836:	f005 fbf9 	bl	800902c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6818      	ldr	r0, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	7c1a      	ldrb	r2, [r3, #16]
 8003842:	f88d 2000 	strb.w	r2, [sp]
 8003846:	3304      	adds	r3, #4
 8003848:	cb0e      	ldmia	r3, {r1, r2, r3}
 800384a:	f005 fb8b 	bl	8008f64 <USB_CoreInit>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2202      	movs	r2, #2
 8003858:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0ce      	b.n	80039fe <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2100      	movs	r1, #0
 8003866:	4618      	mov	r0, r3
 8003868:	f005 fbf1 	bl	800904e <USB_SetCurrentMode>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d005      	beq.n	800387e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2202      	movs	r2, #2
 8003876:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e0bf      	b.n	80039fe <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800387e:	2300      	movs	r3, #0
 8003880:	73fb      	strb	r3, [r7, #15]
 8003882:	e04a      	b.n	800391a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003884:	7bfa      	ldrb	r2, [r7, #15]
 8003886:	6879      	ldr	r1, [r7, #4]
 8003888:	4613      	mov	r3, r2
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	4413      	add	r3, r2
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	440b      	add	r3, r1
 8003892:	3315      	adds	r3, #21
 8003894:	2201      	movs	r2, #1
 8003896:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003898:	7bfa      	ldrb	r2, [r7, #15]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	4413      	add	r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	3314      	adds	r3, #20
 80038a8:	7bfa      	ldrb	r2, [r7, #15]
 80038aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80038ac:	7bfa      	ldrb	r2, [r7, #15]
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	b298      	uxth	r0, r3
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	4613      	mov	r3, r2
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	4413      	add	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	332e      	adds	r3, #46	@ 0x2e
 80038c0:	4602      	mov	r2, r0
 80038c2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80038c4:	7bfa      	ldrb	r2, [r7, #15]
 80038c6:	6879      	ldr	r1, [r7, #4]
 80038c8:	4613      	mov	r3, r2
 80038ca:	00db      	lsls	r3, r3, #3
 80038cc:	4413      	add	r3, r2
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	3318      	adds	r3, #24
 80038d4:	2200      	movs	r2, #0
 80038d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80038d8:	7bfa      	ldrb	r2, [r7, #15]
 80038da:	6879      	ldr	r1, [r7, #4]
 80038dc:	4613      	mov	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4413      	add	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	440b      	add	r3, r1
 80038e6:	331c      	adds	r3, #28
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80038ec:	7bfa      	ldrb	r2, [r7, #15]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	00db      	lsls	r3, r3, #3
 80038f4:	4413      	add	r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	3320      	adds	r3, #32
 80038fc:	2200      	movs	r2, #0
 80038fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003900:	7bfa      	ldrb	r2, [r7, #15]
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	4613      	mov	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	4413      	add	r3, r2
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	440b      	add	r3, r1
 800390e:	3324      	adds	r3, #36	@ 0x24
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003914:	7bfb      	ldrb	r3, [r7, #15]
 8003916:	3301      	adds	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	791b      	ldrb	r3, [r3, #4]
 800391e:	7bfa      	ldrb	r2, [r7, #15]
 8003920:	429a      	cmp	r2, r3
 8003922:	d3af      	bcc.n	8003884 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003924:	2300      	movs	r3, #0
 8003926:	73fb      	strb	r3, [r7, #15]
 8003928:	e044      	b.n	80039b4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800392a:	7bfa      	ldrb	r2, [r7, #15]
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	4413      	add	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003940:	7bfa      	ldrb	r2, [r7, #15]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4413      	add	r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003952:	7bfa      	ldrb	r2, [r7, #15]
 8003954:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003956:	7bfa      	ldrb	r2, [r7, #15]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	4413      	add	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003968:	2200      	movs	r2, #0
 800396a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800396c:	7bfa      	ldrb	r2, [r7, #15]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4413      	add	r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003982:	7bfa      	ldrb	r2, [r7, #15]
 8003984:	6879      	ldr	r1, [r7, #4]
 8003986:	4613      	mov	r3, r2
 8003988:	00db      	lsls	r3, r3, #3
 800398a:	4413      	add	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	440b      	add	r3, r1
 8003990:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003994:	2200      	movs	r2, #0
 8003996:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003998:	7bfa      	ldrb	r2, [r7, #15]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039aa:	2200      	movs	r2, #0
 80039ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039ae:	7bfb      	ldrb	r3, [r7, #15]
 80039b0:	3301      	adds	r3, #1
 80039b2:	73fb      	strb	r3, [r7, #15]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	791b      	ldrb	r3, [r3, #4]
 80039b8:	7bfa      	ldrb	r2, [r7, #15]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d3b5      	bcc.n	800392a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6818      	ldr	r0, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	7c1a      	ldrb	r2, [r3, #16]
 80039c6:	f88d 2000 	strb.w	r2, [sp]
 80039ca:	3304      	adds	r3, #4
 80039cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80039ce:	f005 fb8b 	bl	80090e8 <USB_DevInit>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d005      	beq.n	80039e4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2202      	movs	r2, #2
 80039dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e00c      	b.n	80039fe <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f005 fd53 	bl	80094a2 <USB_DevDisconnect>

  return HAL_OK;
 80039fc:	2300      	movs	r3, #0
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3710      	adds	r7, #16
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e267      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d075      	beq.n	8003b12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a26:	4b88      	ldr	r3, [pc, #544]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f003 030c 	and.w	r3, r3, #12
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d00c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a32:	4b85      	ldr	r3, [pc, #532]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d112      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a3e:	4b82      	ldr	r3, [pc, #520]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a4a:	d10b      	bne.n	8003a64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d05b      	beq.n	8003b10 <HAL_RCC_OscConfig+0x108>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d157      	bne.n	8003b10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	e242      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a6c:	d106      	bne.n	8003a7c <HAL_RCC_OscConfig+0x74>
 8003a6e:	4b76      	ldr	r3, [pc, #472]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a75      	ldr	r2, [pc, #468]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	e01d      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a84:	d10c      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x98>
 8003a86:	4b70      	ldr	r3, [pc, #448]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a6f      	ldr	r2, [pc, #444]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	4b6d      	ldr	r3, [pc, #436]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a6c      	ldr	r2, [pc, #432]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a9c:	6013      	str	r3, [r2, #0]
 8003a9e:	e00b      	b.n	8003ab8 <HAL_RCC_OscConfig+0xb0>
 8003aa0:	4b69      	ldr	r3, [pc, #420]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a68      	ldr	r2, [pc, #416]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aaa:	6013      	str	r3, [r2, #0]
 8003aac:	4b66      	ldr	r3, [pc, #408]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a65      	ldr	r2, [pc, #404]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003ab2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ab6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d013      	beq.n	8003ae8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe ff72 	bl	80029a8 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ac8:	f7fe ff6e 	bl	80029a8 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b64      	cmp	r3, #100	@ 0x64
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e207      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ada:	4b5b      	ldr	r3, [pc, #364]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0xc0>
 8003ae6:	e014      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae8:	f7fe ff5e 	bl	80029a8 <HAL_GetTick>
 8003aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aee:	e008      	b.n	8003b02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003af0:	f7fe ff5a 	bl	80029a8 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b64      	cmp	r3, #100	@ 0x64
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e1f3      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b02:	4b51      	ldr	r3, [pc, #324]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f0      	bne.n	8003af0 <HAL_RCC_OscConfig+0xe8>
 8003b0e:	e000      	b.n	8003b12 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d063      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b1e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 030c 	and.w	r3, r3, #12
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2a:	4b47      	ldr	r3, [pc, #284]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d11c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b36:	4b44      	ldr	r3, [pc, #272]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d116      	bne.n	8003b70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b42:	4b41      	ldr	r3, [pc, #260]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d001      	beq.n	8003b5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e1c7      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4937      	ldr	r1, [pc, #220]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	e03a      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b78:	4b34      	ldr	r3, [pc, #208]	@ (8003c4c <HAL_RCC_OscConfig+0x244>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7e:	f7fe ff13 	bl	80029a8 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe ff0f 	bl	80029a8 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1a8      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b98:	4b2b      	ldr	r3, [pc, #172]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b28      	ldr	r3, [pc, #160]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4925      	ldr	r1, [pc, #148]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
 8003bb8:	e015      	b.n	8003be6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bba:	4b24      	ldr	r3, [pc, #144]	@ (8003c4c <HAL_RCC_OscConfig+0x244>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fef2 	bl	80029a8 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bc8:	f7fe feee 	bl	80029a8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e187      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bda:	4b1b      	ldr	r3, [pc, #108]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d036      	beq.n	8003c60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfa:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <HAL_RCC_OscConfig+0x248>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe fed2 	bl	80029a8 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe fece 	bl	80029a8 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e167      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <HAL_RCC_OscConfig+0x240>)
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x200>
 8003c26:	e01b      	b.n	8003c60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c28:	4b09      	ldr	r3, [pc, #36]	@ (8003c50 <HAL_RCC_OscConfig+0x248>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c2e:	f7fe febb 	bl	80029a8 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	e00e      	b.n	8003c54 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c36:	f7fe feb7 	bl	80029a8 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d907      	bls.n	8003c54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e150      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	42470000 	.word	0x42470000
 8003c50:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c54:	4b88      	ldr	r3, [pc, #544]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ea      	bne.n	8003c36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8097 	beq.w	8003d9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c72:	4b81      	ldr	r3, [pc, #516]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10f      	bne.n	8003c9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	4b7d      	ldr	r3, [pc, #500]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c86:	4a7c      	ldr	r2, [pc, #496]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9e:	4b77      	ldr	r3, [pc, #476]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d118      	bne.n	8003cdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003caa:	4b74      	ldr	r3, [pc, #464]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a73      	ldr	r2, [pc, #460]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb6:	f7fe fe77 	bl	80029a8 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbe:	f7fe fe73 	bl	80029a8 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e10c      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e7c <HAL_RCC_OscConfig+0x474>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x2ea>
 8003ce4:	4b64      	ldr	r3, [pc, #400]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce8:	4a63      	ldr	r2, [pc, #396]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cf0:	e01c      	b.n	8003d2c <HAL_RCC_OscConfig+0x324>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x30c>
 8003cfa:	4b5f      	ldr	r3, [pc, #380]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfe:	4a5e      	ldr	r2, [pc, #376]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d00:	f043 0304 	orr.w	r3, r3, #4
 8003d04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d06:	4b5c      	ldr	r3, [pc, #368]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d0a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d12:	e00b      	b.n	8003d2c <HAL_RCC_OscConfig+0x324>
 8003d14:	4b58      	ldr	r3, [pc, #352]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d18:	4a57      	ldr	r2, [pc, #348]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d1a:	f023 0301 	bic.w	r3, r3, #1
 8003d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d20:	4b55      	ldr	r3, [pc, #340]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d24:	4a54      	ldr	r2, [pc, #336]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d26:	f023 0304 	bic.w	r3, r3, #4
 8003d2a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d015      	beq.n	8003d60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d34:	f7fe fe38 	bl	80029a8 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d3c:	f7fe fe34 	bl	80029a8 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e0cb      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	4b49      	ldr	r3, [pc, #292]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0ee      	beq.n	8003d3c <HAL_RCC_OscConfig+0x334>
 8003d5e:	e014      	b.n	8003d8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d60:	f7fe fe22 	bl	80029a8 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fe fe1e 	bl	80029a8 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0b5      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ee      	bne.n	8003d68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b39      	ldr	r3, [pc, #228]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d94:	4a38      	ldr	r2, [pc, #224]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80a1 	beq.w	8003ee8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003da6:	4b34      	ldr	r3, [pc, #208]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d05c      	beq.n	8003e6c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d141      	bne.n	8003e3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b31      	ldr	r3, [pc, #196]	@ (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe fdf2 	bl	80029a8 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fe fdee 	bl	80029a8 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e087      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dda:	4b27      	ldr	r3, [pc, #156]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69da      	ldr	r2, [r3, #28]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	019b      	lsls	r3, r3, #6
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	041b      	lsls	r3, r3, #16
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	491b      	ldr	r1, [pc, #108]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e10:	4b1b      	ldr	r3, [pc, #108]	@ (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e16:	f7fe fdc7 	bl	80029a8 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e1e:	f7fe fdc3 	bl	80029a8 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e05c      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e30:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d0f0      	beq.n	8003e1e <HAL_RCC_OscConfig+0x416>
 8003e3c:	e054      	b.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e3e:	4b10      	ldr	r3, [pc, #64]	@ (8003e80 <HAL_RCC_OscConfig+0x478>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e44:	f7fe fdb0 	bl	80029a8 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e4c:	f7fe fdac 	bl	80029a8 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e045      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e5e:	4b06      	ldr	r3, [pc, #24]	@ (8003e78 <HAL_RCC_OscConfig+0x470>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f0      	bne.n	8003e4c <HAL_RCC_OscConfig+0x444>
 8003e6a:	e03d      	b.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	699b      	ldr	r3, [r3, #24]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e038      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	40007000 	.word	0x40007000
 8003e80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <HAL_RCC_OscConfig+0x4ec>)
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d028      	beq.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d121      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d11a      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003eba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d111      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eca:	085b      	lsrs	r3, r3, #1
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d107      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ede:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d001      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3718      	adds	r7, #24
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40023800 	.word	0x40023800

08003ef8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e0cc      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f0c:	4b68      	ldr	r3, [pc, #416]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d90c      	bls.n	8003f34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f1a:	4b65      	ldr	r3, [pc, #404]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	b2d2      	uxtb	r2, r2
 8003f20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	4b63      	ldr	r3, [pc, #396]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d001      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e0b8      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d020      	beq.n	8003f82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d005      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f4c:	4b59      	ldr	r3, [pc, #356]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	4a58      	ldr	r2, [pc, #352]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003f56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f64:	4b53      	ldr	r3, [pc, #332]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4a52      	ldr	r2, [pc, #328]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f70:	4b50      	ldr	r3, [pc, #320]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	494d      	ldr	r1, [pc, #308]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d044      	beq.n	8004018 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f96:	4b47      	ldr	r3, [pc, #284]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d119      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e07f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d003      	beq.n	8003fb6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d107      	bne.n	8003fc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fb6:	4b3f      	ldr	r3, [pc, #252]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d109      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e06f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc6:	4b3b      	ldr	r3, [pc, #236]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d101      	bne.n	8003fd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e067      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fd6:	4b37      	ldr	r3, [pc, #220]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f023 0203 	bic.w	r2, r3, #3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	4934      	ldr	r1, [pc, #208]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fe8:	f7fe fcde 	bl	80029a8 <HAL_GetTick>
 8003fec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fee:	e00a      	b.n	8004006 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ff0:	f7fe fcda 	bl	80029a8 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e04f      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	4b2b      	ldr	r3, [pc, #172]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f003 020c 	and.w	r2, r3, #12
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	429a      	cmp	r2, r3
 8004016:	d1eb      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004018:	4b25      	ldr	r3, [pc, #148]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	429a      	cmp	r2, r3
 8004024:	d20c      	bcs.n	8004040 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004026:	4b22      	ldr	r3, [pc, #136]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	b2d2      	uxtb	r2, r2
 800402c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800402e:	4b20      	ldr	r3, [pc, #128]	@ (80040b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0307 	and.w	r3, r3, #7
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e032      	b.n	80040a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	d008      	beq.n	800405e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800404c:	4b19      	ldr	r3, [pc, #100]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4916      	ldr	r1, [pc, #88]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0308 	and.w	r3, r3, #8
 8004066:	2b00      	cmp	r3, #0
 8004068:	d009      	beq.n	800407e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800406a:	4b12      	ldr	r3, [pc, #72]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	00db      	lsls	r3, r3, #3
 8004078:	490e      	ldr	r1, [pc, #56]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800407e:	f000 f821 	bl	80040c4 <HAL_RCC_GetSysClockFreq>
 8004082:	4602      	mov	r2, r0
 8004084:	4b0b      	ldr	r3, [pc, #44]	@ (80040b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	091b      	lsrs	r3, r3, #4
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	490a      	ldr	r1, [pc, #40]	@ (80040b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004090:	5ccb      	ldrb	r3, [r1, r3]
 8004092:	fa22 f303 	lsr.w	r3, r2, r3
 8004096:	4a09      	ldr	r2, [pc, #36]	@ (80040bc <HAL_RCC_ClockConfig+0x1c4>)
 8004098:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800409a:	4b09      	ldr	r3, [pc, #36]	@ (80040c0 <HAL_RCC_ClockConfig+0x1c8>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fc3e 	bl	8002920 <HAL_InitTick>

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40023c00 	.word	0x40023c00
 80040b4:	40023800 	.word	0x40023800
 80040b8:	080137a4 	.word	0x080137a4
 80040bc:	20000010 	.word	0x20000010
 80040c0:	20000024 	.word	0x20000024

080040c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040c8:	b090      	sub	sp, #64	@ 0x40
 80040ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040dc:	4b59      	ldr	r3, [pc, #356]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 030c 	and.w	r3, r3, #12
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d00d      	beq.n	8004104 <HAL_RCC_GetSysClockFreq+0x40>
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	f200 80a1 	bhi.w	8004230 <HAL_RCC_GetSysClockFreq+0x16c>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d002      	beq.n	80040f8 <HAL_RCC_GetSysClockFreq+0x34>
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d003      	beq.n	80040fe <HAL_RCC_GetSysClockFreq+0x3a>
 80040f6:	e09b      	b.n	8004230 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040f8:	4b53      	ldr	r3, [pc, #332]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x184>)
 80040fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80040fc:	e09b      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040fe:	4b53      	ldr	r3, [pc, #332]	@ (800424c <HAL_RCC_GetSysClockFreq+0x188>)
 8004100:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004102:	e098      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004104:	4b4f      	ldr	r3, [pc, #316]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800410c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800410e:	4b4d      	ldr	r3, [pc, #308]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d028      	beq.n	800416c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800411a:	4b4a      	ldr	r3, [pc, #296]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	099b      	lsrs	r3, r3, #6
 8004120:	2200      	movs	r2, #0
 8004122:	623b      	str	r3, [r7, #32]
 8004124:	627a      	str	r2, [r7, #36]	@ 0x24
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800412c:	2100      	movs	r1, #0
 800412e:	4b47      	ldr	r3, [pc, #284]	@ (800424c <HAL_RCC_GetSysClockFreq+0x188>)
 8004130:	fb03 f201 	mul.w	r2, r3, r1
 8004134:	2300      	movs	r3, #0
 8004136:	fb00 f303 	mul.w	r3, r0, r3
 800413a:	4413      	add	r3, r2
 800413c:	4a43      	ldr	r2, [pc, #268]	@ (800424c <HAL_RCC_GetSysClockFreq+0x188>)
 800413e:	fba0 1202 	umull	r1, r2, r0, r2
 8004142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004144:	460a      	mov	r2, r1
 8004146:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004148:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800414a:	4413      	add	r3, r2
 800414c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800414e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004150:	2200      	movs	r2, #0
 8004152:	61bb      	str	r3, [r7, #24]
 8004154:	61fa      	str	r2, [r7, #28]
 8004156:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800415a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800415e:	f7fc f897 	bl	8000290 <__aeabi_uldivmod>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	4613      	mov	r3, r2
 8004168:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800416a:	e053      	b.n	8004214 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800416c:	4b35      	ldr	r3, [pc, #212]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	099b      	lsrs	r3, r3, #6
 8004172:	2200      	movs	r2, #0
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	617a      	str	r2, [r7, #20]
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800417e:	f04f 0b00 	mov.w	fp, #0
 8004182:	4652      	mov	r2, sl
 8004184:	465b      	mov	r3, fp
 8004186:	f04f 0000 	mov.w	r0, #0
 800418a:	f04f 0100 	mov.w	r1, #0
 800418e:	0159      	lsls	r1, r3, #5
 8004190:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004194:	0150      	lsls	r0, r2, #5
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	ebb2 080a 	subs.w	r8, r2, sl
 800419e:	eb63 090b 	sbc.w	r9, r3, fp
 80041a2:	f04f 0200 	mov.w	r2, #0
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041b6:	ebb2 0408 	subs.w	r4, r2, r8
 80041ba:	eb63 0509 	sbc.w	r5, r3, r9
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	00eb      	lsls	r3, r5, #3
 80041c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041cc:	00e2      	lsls	r2, r4, #3
 80041ce:	4614      	mov	r4, r2
 80041d0:	461d      	mov	r5, r3
 80041d2:	eb14 030a 	adds.w	r3, r4, sl
 80041d6:	603b      	str	r3, [r7, #0]
 80041d8:	eb45 030b 	adc.w	r3, r5, fp
 80041dc:	607b      	str	r3, [r7, #4]
 80041de:	f04f 0200 	mov.w	r2, #0
 80041e2:	f04f 0300 	mov.w	r3, #0
 80041e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041ea:	4629      	mov	r1, r5
 80041ec:	028b      	lsls	r3, r1, #10
 80041ee:	4621      	mov	r1, r4
 80041f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041f4:	4621      	mov	r1, r4
 80041f6:	028a      	lsls	r2, r1, #10
 80041f8:	4610      	mov	r0, r2
 80041fa:	4619      	mov	r1, r3
 80041fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fe:	2200      	movs	r2, #0
 8004200:	60bb      	str	r3, [r7, #8]
 8004202:	60fa      	str	r2, [r7, #12]
 8004204:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004208:	f7fc f842 	bl	8000290 <__aeabi_uldivmod>
 800420c:	4602      	mov	r2, r0
 800420e:	460b      	mov	r3, r1
 8004210:	4613      	mov	r3, r2
 8004212:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004214:	4b0b      	ldr	r3, [pc, #44]	@ (8004244 <HAL_RCC_GetSysClockFreq+0x180>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	0c1b      	lsrs	r3, r3, #16
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	3301      	adds	r3, #1
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004224:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800422e:	e002      	b.n	8004236 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004230:	4b05      	ldr	r3, [pc, #20]	@ (8004248 <HAL_RCC_GetSysClockFreq+0x184>)
 8004232:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004234:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004238:	4618      	mov	r0, r3
 800423a:	3740      	adds	r7, #64	@ 0x40
 800423c:	46bd      	mov	sp, r7
 800423e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004242:	bf00      	nop
 8004244:	40023800 	.word	0x40023800
 8004248:	00f42400 	.word	0x00f42400
 800424c:	017d7840 	.word	0x017d7840

08004250 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004250:	b480      	push	{r7}
 8004252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004254:	4b03      	ldr	r3, [pc, #12]	@ (8004264 <HAL_RCC_GetHCLKFreq+0x14>)
 8004256:	681b      	ldr	r3, [r3, #0]
}
 8004258:	4618      	mov	r0, r3
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
 8004262:	bf00      	nop
 8004264:	20000010 	.word	0x20000010

08004268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800426c:	f7ff fff0 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 8004270:	4602      	mov	r2, r0
 8004272:	4b05      	ldr	r3, [pc, #20]	@ (8004288 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	0a9b      	lsrs	r3, r3, #10
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	4903      	ldr	r1, [pc, #12]	@ (800428c <HAL_RCC_GetPCLK1Freq+0x24>)
 800427e:	5ccb      	ldrb	r3, [r1, r3]
 8004280:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004284:	4618      	mov	r0, r3
 8004286:	bd80      	pop	{r7, pc}
 8004288:	40023800 	.word	0x40023800
 800428c:	080137b4 	.word	0x080137b4

08004290 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004294:	f7ff ffdc 	bl	8004250 <HAL_RCC_GetHCLKFreq>
 8004298:	4602      	mov	r2, r0
 800429a:	4b05      	ldr	r3, [pc, #20]	@ (80042b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	0b5b      	lsrs	r3, r3, #13
 80042a0:	f003 0307 	and.w	r3, r3, #7
 80042a4:	4903      	ldr	r1, [pc, #12]	@ (80042b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042a6:	5ccb      	ldrb	r3, [r1, r3]
 80042a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40023800 	.word	0x40023800
 80042b4:	080137b4 	.word	0x080137b4

080042b8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e022      	b.n	8004310 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d105      	bne.n	80042e2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f7fd fb5d 	bl	800199c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2203      	movs	r2, #3
 80042e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f814 	bl	8004318 <HAL_SD_InitCard>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e00a      	b.n	8004310 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800430e:	2300      	movs	r3, #0
}
 8004310:	4618      	mov	r0, r3
 8004312:	3708      	adds	r7, #8
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}

08004318 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004318:	b5b0      	push	{r4, r5, r7, lr}
 800431a:	b08e      	sub	sp, #56	@ 0x38
 800431c:	af04      	add	r7, sp, #16
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004320:	2300      	movs	r3, #0
 8004322:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004328:	2300      	movs	r3, #0
 800432a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800432c:	2300      	movs	r3, #0
 800432e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004330:	2300      	movs	r3, #0
 8004332:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004334:	2376      	movs	r3, #118	@ 0x76
 8004336:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681d      	ldr	r5, [r3, #0]
 800433c:	466c      	mov	r4, sp
 800433e:	f107 0318 	add.w	r3, r7, #24
 8004342:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004346:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800434a:	f107 030c 	add.w	r3, r7, #12
 800434e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004350:	4628      	mov	r0, r5
 8004352:	f004 f893 	bl	800847c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004356:	4b2a      	ldr	r3, [pc, #168]	@ (8004400 <HAL_SD_InitCard+0xe8>)
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4618      	mov	r0, r3
 8004362:	f004 f8d4 	bl	800850e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004366:	4b26      	ldr	r3, [pc, #152]	@ (8004400 <HAL_SD_InitCard+0xe8>)
 8004368:	2201      	movs	r2, #1
 800436a:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800436c:	2002      	movs	r0, #2
 800436e:	f7fe fb27 	bl	80029c0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f001 f806 	bl	8005384 <SD_PowerON>
 8004378:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00b      	beq.n	8004398 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800438c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e02e      	b.n	80043f6 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 ff25 	bl	80051e8 <SD_InitCard>
 800439e:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00b      	beq.n	80043be <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b4:	431a      	orrs	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e01b      	b.n	80043f6 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80043c6:	4618      	mov	r0, r3
 80043c8:	f004 f933 	bl	8008632 <SDMMC_CmdBlockLength>
 80043cc:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00f      	beq.n	80043f4 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004404 <HAL_SD_InitCard+0xec>)
 80043da:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e000      	b.n	80043f6 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3728      	adds	r7, #40	@ 0x28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bdb0      	pop	{r4, r5, r7, pc}
 80043fe:	bf00      	nop
 8004400:	422580a0 	.word	0x422580a0
 8004404:	004005ff 	.word	0x004005ff

08004408 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b08c      	sub	sp, #48	@ 0x30
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d107      	bne.n	8004430 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004424:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0c0      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	f040 80b9 	bne.w	80045b0 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2200      	movs	r2, #0
 8004442:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004444:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	441a      	add	r2, r3
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444e:	429a      	cmp	r2, r3
 8004450:	d907      	bls.n	8004462 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004456:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e0a7      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2203      	movs	r2, #3
 8004466:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2200      	movs	r2, #0
 8004470:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8004480:	f043 0302 	orr.w	r3, r3, #2
 8004484:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	4a4c      	ldr	r2, [pc, #304]	@ (80045bc <HAL_SD_ReadBlocks_DMA+0x1b4>)
 800448c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004492:	4a4b      	ldr	r2, [pc, #300]	@ (80045c0 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8004494:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	2200      	movs	r2, #0
 800449c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	689a      	ldr	r2, [r3, #8]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	3380      	adds	r3, #128	@ 0x80
 80044cc:	4619      	mov	r1, r3
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	025b      	lsls	r3, r3, #9
 80044d4:	089b      	lsrs	r3, r3, #2
 80044d6:	f7fe fc57 	bl	8002d88 <HAL_DMA_Start_IT>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d017      	beq.n	8004510 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 80044ee:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a33      	ldr	r2, [pc, #204]	@ (80045c4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80044f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e050      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004510:	4b2d      	ldr	r3, [pc, #180]	@ (80045c8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8004512:	2201      	movs	r2, #1
 8004514:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	2b01      	cmp	r3, #1
 800451c:	d002      	beq.n	8004524 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 800451e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004520:	025b      	lsls	r3, r3, #9
 8004522:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004524:	f04f 33ff 	mov.w	r3, #4294967295
 8004528:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	025b      	lsls	r3, r3, #9
 800452e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004530:	2390      	movs	r3, #144	@ 0x90
 8004532:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004534:	2302      	movs	r3, #2
 8004536:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004538:	2300      	movs	r3, #0
 800453a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800453c:	2301      	movs	r3, #1
 800453e:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f107 0210 	add.w	r2, r7, #16
 8004548:	4611      	mov	r1, r2
 800454a:	4618      	mov	r0, r3
 800454c:	f004 f845 	bl	80085da <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d90a      	bls.n	800456c <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2282      	movs	r2, #130	@ 0x82
 800455a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004562:	4618      	mov	r0, r3
 8004564:	f004 f8a9 	bl	80086ba <SDMMC_CmdReadMultiBlock>
 8004568:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800456a:	e009      	b.n	8004580 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2281      	movs	r2, #129	@ 0x81
 8004570:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004578:	4618      	mov	r0, r3
 800457a:	f004 f87c 	bl	8008676 <SDMMC_CmdReadSingleBlock>
 800457e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8004580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004582:	2b00      	cmp	r3, #0
 8004584:	d012      	beq.n	80045ac <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a0e      	ldr	r2, [pc, #56]	@ (80045c4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800458c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004594:	431a      	orrs	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80045a8:	2301      	movs	r3, #1
 80045aa:	e002      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3730      	adds	r7, #48	@ 0x30
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	08004ff7 	.word	0x08004ff7
 80045c0:	08005069 	.word	0x08005069
 80045c4:	004005ff 	.word	0x004005ff
 80045c8:	4225858c 	.word	0x4225858c

080045cc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08c      	sub	sp, #48	@ 0x30
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d107      	bne.n	80045f4 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	e0c5      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	f040 80be 	bne.w	800477e <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004608:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	441a      	add	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004612:	429a      	cmp	r2, r3
 8004614:	d907      	bls.n	8004626 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e0ac      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2203      	movs	r2, #3
 800462a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2200      	movs	r2, #0
 8004634:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	6812      	ldr	r2, [r2, #0]
 8004640:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8004644:	f043 0302 	orr.w	r3, r3, #2
 8004648:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464e:	4a4e      	ldr	r2, [pc, #312]	@ (8004788 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004650:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004656:	4a4d      	ldr	r2, [pc, #308]	@ (800478c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004658:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800465e:	2200      	movs	r2, #0
 8004660:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004666:	2b01      	cmp	r3, #1
 8004668:	d002      	beq.n	8004670 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800466a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466c:	025b      	lsls	r3, r3, #9
 800466e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d90a      	bls.n	800468c <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	22a0      	movs	r2, #160	@ 0xa0
 800467a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004682:	4618      	mov	r0, r3
 8004684:	f004 f85d 	bl	8008742 <SDMMC_CmdWriteMultiBlock>
 8004688:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800468a:	e009      	b.n	80046a0 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2290      	movs	r2, #144	@ 0x90
 8004690:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004698:	4618      	mov	r0, r3
 800469a:	f004 f830 	bl	80086fe <SDMMC_CmdWriteSingleBlock>
 800469e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80046a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d012      	beq.n	80046cc <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a39      	ldr	r2, [pc, #228]	@ (8004790 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80046ac:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80046b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b4:	431a      	orrs	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e059      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80046cc:	4b31      	ldr	r3, [pc, #196]	@ (8004794 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80046ce:	2201      	movs	r2, #1
 80046d0:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d6:	2240      	movs	r2, #64	@ 0x40
 80046d8:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3380      	adds	r3, #128	@ 0x80
 8004702:	461a      	mov	r2, r3
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	025b      	lsls	r3, r3, #9
 8004708:	089b      	lsrs	r3, r3, #2
 800470a:	f7fe fb3d 	bl	8002d88 <HAL_DMA_Start_IT>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d01c      	beq.n	800474e <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	6812      	ldr	r2, [r2, #0]
 800471e:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8004722:	f023 0302 	bic.w	r3, r3, #2
 8004726:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a18      	ldr	r2, [pc, #96]	@ (8004790 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800472e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2200      	movs	r2, #0
 8004748:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e018      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800474e:	f04f 33ff 	mov.w	r3, #4294967295
 8004752:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	025b      	lsls	r3, r3, #9
 8004758:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800475a:	2390      	movs	r3, #144	@ 0x90
 800475c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800475e:	2300      	movs	r3, #0
 8004760:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004762:	2300      	movs	r3, #0
 8004764:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004766:	2301      	movs	r3, #1
 8004768:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f107 0210 	add.w	r2, r7, #16
 8004772:	4611      	mov	r1, r2
 8004774:	4618      	mov	r0, r3
 8004776:	f003 ff30 	bl	80085da <SDIO_ConfigData>

      return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e000      	b.n	8004780 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 800477e:	2302      	movs	r3, #2
  }
}
 8004780:	4618      	mov	r0, r3
 8004782:	3730      	adds	r7, #48	@ 0x30
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	08004fcd 	.word	0x08004fcd
 800478c:	08005069 	.word	0x08005069
 8004790:	004005ff 	.word	0x004005ff
 8004794:	4225858c 	.word	0x4225858c

08004798 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d008      	beq.n	80047c6 <HAL_SD_IRQHandler+0x2e>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 0308 	and.w	r3, r3, #8
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f001 f806 	bl	80057d0 <SD_Read_IT>
 80047c4:	e165      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f000 808f 	beq.w	80048f4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80047de:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6812      	ldr	r2, [r2, #0]
 80047ea:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 80047ee:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 80047f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0201 	bic.w	r2, r2, #1
 8004802:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d039      	beq.n	8004882 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d104      	bne.n	8004822 <HAL_SD_IRQHandler+0x8a>
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f003 0320 	and.w	r3, r3, #32
 800481e:	2b00      	cmp	r3, #0
 8004820:	d011      	beq.n	8004846 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f003 ffae 	bl	8008788 <SDMMC_CmdStopTransfer>
 800482c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d008      	beq.n	8004846 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7fc ffd3 	bl	80017ec <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800484e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	2b00      	cmp	r3, #0
 8004866:	d104      	bne.n	8004872 <HAL_SD_IRQHandler+0xda>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d003      	beq.n	800487a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fc ffaa 	bl	80017cc <HAL_SD_RxCpltCallback>
 8004878:	e10b      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7fc ff96 	bl	80017ac <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004880:	e107      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8102 	beq.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f003 0320 	and.w	r3, r3, #32
 8004894:	2b00      	cmp	r3, #0
 8004896:	d011      	beq.n	80048bc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4618      	mov	r0, r3
 800489e:	f003 ff73 	bl	8008788 <SDMMC_CmdStopTransfer>
 80048a2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d008      	beq.n	80048bc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ae:	68bb      	ldr	r3, [r7, #8]
 80048b0:	431a      	orrs	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f7fc ff98 	bl	80017ec <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 0301 	and.w	r3, r3, #1
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f040 80e5 	bne.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f040 80df 	bne.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 0208 	bic.w	r2, r2, #8
 80048e2:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f7fc ff5d 	bl	80017ac <HAL_SD_TxCpltCallback>
}
 80048f2:	e0ce      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d008      	beq.n	8004914 <HAL_SD_IRQHandler+0x17c>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f003 0308 	and.w	r3, r3, #8
 8004908:	2b00      	cmp	r3, #0
 800490a:	d003      	beq.n	8004914 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 ffb0 	bl	8005872 <SD_Write_IT>
 8004912:	e0be      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800491a:	f240 233a 	movw	r3, #570	@ 0x23a
 800491e:	4013      	ands	r3, r2
 8004920:	2b00      	cmp	r3, #0
 8004922:	f000 80b6 	beq.w	8004a92 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d005      	beq.n	8004940 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004938:	f043 0202 	orr.w	r2, r3, #2
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004952:	f043 0208 	orr.w	r2, r3, #8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004960:	f003 0320 	and.w	r3, r3, #32
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800496c:	f043 0220 	orr.w	r2, r3, #32
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497a:	f003 0310 	and.w	r3, r3, #16
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004986:	f043 0210 	orr.w	r2, r3, #16
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004994:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004998:	2b00      	cmp	r3, #0
 800499a:	d005      	beq.n	80049a8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a0:	f043 0208 	orr.w	r2, r3, #8
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f240 723a 	movw	r2, #1850	@ 0x73a
 80049b0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6812      	ldr	r2, [r2, #0]
 80049bc:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 80049c0:	f023 0302 	bic.w	r3, r3, #2
 80049c4:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f003 fedc 	bl	8008788 <SDMMC_CmdStopTransfer>
 80049d0:	4602      	mov	r2, r0
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	431a      	orrs	r2, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 0308 	and.w	r3, r3, #8
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00a      	beq.n	80049fc <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7fc fef9 	bl	80017ec <HAL_SD_ErrorCallback>
}
 80049fa:	e04a      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d045      	beq.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f003 0310 	and.w	r3, r3, #16
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d104      	bne.n	8004a1a <HAL_SD_IRQHandler+0x282>
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d011      	beq.n	8004a3e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8004a9c <HAL_SD_IRQHandler+0x304>)
 8004a20:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fe fa76 	bl	8002f18 <HAL_DMA_Abort_IT>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d02f      	beq.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fb68 	bl	800510c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004a3c:	e029      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d104      	bne.n	8004a52 <HAL_SD_IRQHandler+0x2ba>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d011      	beq.n	8004a76 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	4a12      	ldr	r2, [pc, #72]	@ (8004aa0 <HAL_SD_IRQHandler+0x308>)
 8004a58:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fe fa5a 	bl	8002f18 <HAL_DMA_Abort_IT>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d013      	beq.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fb83 	bl	800517a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004a74:	e00d      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f80a 	bl	8004aa4 <HAL_SD_AbortCallback>
}
 8004a90:	e7ff      	b.n	8004a92 <HAL_SD_IRQHandler+0x2fa>
 8004a92:	bf00      	nop
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	0800510d 	.word	0x0800510d
 8004aa0:	0800517b 	.word	0x0800517b

08004aa4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr

08004ab8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b083      	sub	sp, #12
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ac6:	0f9b      	lsrs	r3, r3, #30
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ad2:	0e9b      	lsrs	r3, r3, #26
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	b2da      	uxtb	r2, r3
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ae4:	0e1b      	lsrs	r3, r3, #24
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	f003 0303 	and.w	r3, r3, #3
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004af6:	0c1b      	lsrs	r3, r3, #16
 8004af8:	b2da      	uxtb	r2, r3
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b02:	0a1b      	lsrs	r3, r3, #8
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b18:	0d1b      	lsrs	r3, r3, #20
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b24:	0c1b      	lsrs	r3, r3, #16
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f003 030f 	and.w	r3, r3, #15
 8004b2c:	b2da      	uxtb	r2, r3
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b36:	0bdb      	lsrs	r3, r3, #15
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b48:	0b9b      	lsrs	r3, r3, #14
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b5a:	0b5b      	lsrs	r3, r3, #13
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	b2da      	uxtb	r2, r3
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b6c:	0b1b      	lsrs	r3, r3, #12
 8004b6e:	b2db      	uxtb	r3, r3
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	b2da      	uxtb	r2, r3
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d163      	bne.n	8004c50 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b8c:	009a      	lsls	r2, r3, #2
 8004b8e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004b92:	4013      	ands	r3, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004b98:	0f92      	lsrs	r2, r2, #30
 8004b9a:	431a      	orrs	r2, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ba4:	0edb      	lsrs	r3, r3, #27
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	f003 0307 	and.w	r3, r3, #7
 8004bac:	b2da      	uxtb	r2, r3
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bb6:	0e1b      	lsrs	r3, r3, #24
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bc8:	0d5b      	lsrs	r3, r3, #21
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	b2da      	uxtb	r2, r3
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bda:	0c9b      	lsrs	r3, r3, #18
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	f003 0307 	and.w	r3, r3, #7
 8004be2:	b2da      	uxtb	r2, r3
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bec:	0bdb      	lsrs	r3, r3, #15
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	b2da      	uxtb	r2, r3
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	7e1b      	ldrb	r3, [r3, #24]
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	f003 0307 	and.w	r3, r3, #7
 8004c0e:	3302      	adds	r3, #2
 8004c10:	2201      	movs	r2, #1
 8004c12:	fa02 f303 	lsl.w	r3, r2, r3
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004c1a:	fb03 f202 	mul.w	r2, r3, r2
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	7a1b      	ldrb	r3, [r3, #8]
 8004c26:	b2db      	uxtb	r3, r3
 8004c28:	f003 030f 	and.w	r3, r3, #15
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004c3c:	0a52      	lsrs	r2, r2, #9
 8004c3e:	fb03 f202 	mul.w	r2, r3, r2
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c4c:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c4e:	e031      	b.n	8004cb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d11d      	bne.n	8004c94 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c5c:	041b      	lsls	r3, r3, #16
 8004c5e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c66:	0c1b      	lsrs	r3, r3, #16
 8004c68:	431a      	orrs	r2, r3
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	3301      	adds	r3, #1
 8004c74:	029a      	lsls	r2, r3, #10
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c88:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c92:	e00f      	b.n	8004cb4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a58      	ldr	r2, [pc, #352]	@ (8004dfc <HAL_SD_GetCardCSD+0x344>)
 8004c9a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e09d      	b.n	8004df0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb8:	0b9b      	lsrs	r3, r3, #14
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	b2da      	uxtb	r2, r3
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cca:	09db      	lsrs	r3, r3, #7
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cd2:	b2da      	uxtb	r2, r3
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ce2:	b2da      	uxtb	r2, r3
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cec:	0fdb      	lsrs	r3, r3, #31
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf8:	0f5b      	lsrs	r3, r3, #29
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0a:	0e9b      	lsrs	r3, r3, #26
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	f003 0307 	and.w	r3, r3, #7
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1c:	0d9b      	lsrs	r3, r3, #22
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	f003 030f 	and.w	r3, r3, #15
 8004d24:	b2da      	uxtb	r2, r3
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d2e:	0d5b      	lsrs	r3, r3, #21
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d4a:	0c1b      	lsrs	r3, r3, #16
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d5e:	0bdb      	lsrs	r3, r3, #15
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d72:	0b9b      	lsrs	r3, r3, #14
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d86:	0b5b      	lsrs	r3, r3, #13
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d9a:	0b1b      	lsrs	r3, r3, #12
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	b2da      	uxtb	r2, r3
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dae:	0a9b      	lsrs	r3, r3, #10
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	f003 0303 	and.w	r3, r3, #3
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dc2:	0a1b      	lsrs	r3, r3, #8
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	f003 0303 	and.w	r3, r3, #3
 8004dca:	b2da      	uxtb	r2, r3
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd6:	085b      	lsrs	r3, r3, #1
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr
 8004dfc:	004005ff 	.word	0x004005ff

08004e00 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004e58:	b5b0      	push	{r4, r5, r7, lr}
 8004e5a:	b08e      	sub	sp, #56	@ 0x38
 8004e5c:	af04      	add	r7, sp, #16
 8004e5e:	6078      	str	r0, [r7, #4]
 8004e60:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004e62:	2300      	movs	r3, #0
 8004e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2203      	movs	r2, #3
 8004e6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d02e      	beq.n	8004ed6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e7e:	d106      	bne.n	8004e8e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e84:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	639a      	str	r2, [r3, #56]	@ 0x38
 8004e8c:	e029      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e94:	d10a      	bne.n	8004eac <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fb2a 	bl	80054f0 <SD_WideBus_Enable>
 8004e9c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ea2:	6a3b      	ldr	r3, [r7, #32]
 8004ea4:	431a      	orrs	r2, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	639a      	str	r2, [r3, #56]	@ 0x38
 8004eaa:	e01a      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10a      	bne.n	8004ec8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 fb67 	bl	8005586 <SD_WideBus_Disable>
 8004eb8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ebe:	6a3b      	ldr	r3, [r7, #32]
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ec6:	e00c      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ecc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	639a      	str	r2, [r3, #56]	@ 0x38
 8004ed4:	e005      	b.n	8004ee2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eda:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00b      	beq.n	8004f02 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a26      	ldr	r2, [pc, #152]	@ (8004f88 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004ef0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004f00:	e01f      	b.n	8004f42 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	689b      	ldr	r3, [r3, #8]
 8004f0c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	695b      	ldr	r3, [r3, #20]
 8004f1c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681d      	ldr	r5, [r3, #0]
 8004f28:	466c      	mov	r4, sp
 8004f2a:	f107 0314 	add.w	r3, r7, #20
 8004f2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004f32:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f36:	f107 0308 	add.w	r3, r7, #8
 8004f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f3c:	4628      	mov	r0, r5
 8004f3e:	f003 fa9d 	bl	800847c <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f003 fb71 	bl	8008632 <SDMMC_CmdBlockLength>
 8004f50:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00c      	beq.n	8004f72 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a0a      	ldr	r2, [pc, #40]	@ (8004f88 <HAL_SD_ConfigWideBusOperation+0x130>)
 8004f5e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	431a      	orrs	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8004f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3728      	adds	r7, #40	@ 0x28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bdb0      	pop	{r4, r5, r7, pc}
 8004f86:	bf00      	nop
 8004f88:	004005ff 	.word	0x004005ff

08004f8c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004f94:	2300      	movs	r3, #0
 8004f96:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004f98:	f107 030c 	add.w	r3, r7, #12
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 fa7e 	bl	80054a0 <SD_SendStatus>
 8004fa4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d005      	beq.n	8004fb8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	0a5b      	lsrs	r3, r3, #9
 8004fbc:	f003 030f 	and.w	r3, r3, #15
 8004fc0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004fc2:	693b      	ldr	r3, [r7, #16]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3718      	adds	r7, #24
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004fe8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004fea:	bf00      	nop
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005002:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005008:	2b82      	cmp	r3, #130	@ 0x82
 800500a:	d111      	bne.n	8005030 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f003 fbb9 	bl	8008788 <SDMMC_CmdStopTransfer>
 8005016:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d008      	beq.n	8005030 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	431a      	orrs	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f7fc fbde 	bl	80017ec <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0208 	bic.w	r2, r2, #8
 800503e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005048:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f7fc fbb7 	bl	80017cc <HAL_SD_RxCpltCallback>
#endif
}
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
	...

08005068 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b086      	sub	sp, #24
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005074:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fe f8fa 	bl	8003270 <HAL_DMA_GetError>
 800507c:	4603      	mov	r3, r0
 800507e:	2b02      	cmp	r3, #2
 8005080:	d03e      	beq.n	8005100 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005088:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800508e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005090:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d002      	beq.n	800509e <SD_DMAError+0x36>
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d12d      	bne.n	80050fa <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a19      	ldr	r2, [pc, #100]	@ (8005108 <SD_DMAError+0xa0>)
 80050a4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80050b4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ba:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80050c2:	6978      	ldr	r0, [r7, #20]
 80050c4:	f7ff ff62 	bl	8004f8c <HAL_SD_GetCardState>
 80050c8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2b06      	cmp	r3, #6
 80050ce:	d002      	beq.n	80050d6 <SD_DMAError+0x6e>
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	2b05      	cmp	r3, #5
 80050d4:	d10a      	bne.n	80050ec <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4618      	mov	r0, r3
 80050dc:	f003 fb54 	bl	8008788 <SDMMC_CmdStopTransfer>
 80050e0:	4602      	mov	r2, r0
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	431a      	orrs	r2, r3
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	2200      	movs	r2, #0
 80050f8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80050fa:	6978      	ldr	r0, [r7, #20]
 80050fc:	f7fc fb76 	bl	80017ec <HAL_SD_ErrorCallback>
#endif
  }
}
 8005100:	bf00      	nop
 8005102:	3718      	adds	r7, #24
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	004005ff 	.word	0x004005ff

0800510c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005118:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005122:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f7ff ff31 	bl	8004f8c <HAL_SD_GetCardState>
 800512a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b06      	cmp	r3, #6
 800513e:	d002      	beq.n	8005146 <SD_DMATxAbort+0x3a>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b05      	cmp	r3, #5
 8005144:	d10a      	bne.n	800515c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4618      	mov	r0, r3
 800514c:	f003 fb1c 	bl	8008788 <SDMMC_CmdStopTransfer>
 8005150:	4602      	mov	r2, r0
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005156:	431a      	orrs	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005160:	2b00      	cmp	r3, #0
 8005162:	d103      	bne.n	800516c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f7ff fc9d 	bl	8004aa4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800516a:	e002      	b.n	8005172 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f7fc fb3d 	bl	80017ec <HAL_SD_ErrorCallback>
}
 8005172:	bf00      	nop
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b084      	sub	sp, #16
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005186:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005190:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f7ff fefa 	bl	8004f8c <HAL_SD_GetCardState>
 8005198:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	2b06      	cmp	r3, #6
 80051ac:	d002      	beq.n	80051b4 <SD_DMARxAbort+0x3a>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b05      	cmp	r3, #5
 80051b2:	d10a      	bne.n	80051ca <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f003 fae5 	bl	8008788 <SDMMC_CmdStopTransfer>
 80051be:	4602      	mov	r2, r0
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c4:	431a      	orrs	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d103      	bne.n	80051da <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80051d2:	68f8      	ldr	r0, [r7, #12]
 80051d4:	f7ff fc66 	bl	8004aa4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80051d8:	e002      	b.n	80051e0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f7fc fb06 	bl	80017ec <HAL_SD_ErrorCallback>
}
 80051e0:	bf00      	nop
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80051e8:	b5b0      	push	{r4, r5, r7, lr}
 80051ea:	b094      	sub	sp, #80	@ 0x50
 80051ec:	af04      	add	r7, sp, #16
 80051ee:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80051f0:	2301      	movs	r3, #1
 80051f2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f003 f996 	bl	800852a <SDIO_GetPowerState>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d102      	bne.n	800520a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005204:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005208:	e0b8      	b.n	800537c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520e:	2b03      	cmp	r3, #3
 8005210:	d02f      	beq.n	8005272 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4618      	mov	r0, r3
 8005218:	f003 fbc0 	bl	800899c <SDMMC_CmdSendCID>
 800521c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800521e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <SD_InitCard+0x40>
    {
      return errorstate;
 8005224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005226:	e0a9      	b.n	800537c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2100      	movs	r1, #0
 800522e:	4618      	mov	r0, r3
 8005230:	f003 f9c0 	bl	80085b4 <SDIO_GetResponse>
 8005234:	4602      	mov	r2, r0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2104      	movs	r1, #4
 8005240:	4618      	mov	r0, r3
 8005242:	f003 f9b7 	bl	80085b4 <SDIO_GetResponse>
 8005246:	4602      	mov	r2, r0
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2108      	movs	r1, #8
 8005252:	4618      	mov	r0, r3
 8005254:	f003 f9ae 	bl	80085b4 <SDIO_GetResponse>
 8005258:	4602      	mov	r2, r0
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	210c      	movs	r1, #12
 8005264:	4618      	mov	r0, r3
 8005266:	f003 f9a5 	bl	80085b4 <SDIO_GetResponse>
 800526a:	4602      	mov	r2, r0
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005276:	2b03      	cmp	r3, #3
 8005278:	d00d      	beq.n	8005296 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f107 020e 	add.w	r2, r7, #14
 8005282:	4611      	mov	r1, r2
 8005284:	4618      	mov	r0, r3
 8005286:	f003 fbc6 	bl	8008a16 <SDMMC_CmdSetRelAdd>
 800528a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800528c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <SD_InitCard+0xae>
    {
      return errorstate;
 8005292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005294:	e072      	b.n	800537c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800529a:	2b03      	cmp	r3, #3
 800529c:	d036      	beq.n	800530c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800529e:	89fb      	ldrh	r3, [r7, #14]
 80052a0:	461a      	mov	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ae:	041b      	lsls	r3, r3, #16
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f003 fb90 	bl	80089d8 <SDMMC_CmdSendCSD>
 80052b8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80052ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80052c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052c2:	e05b      	b.n	800537c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2100      	movs	r1, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f003 f972 	bl	80085b4 <SDIO_GetResponse>
 80052d0:	4602      	mov	r2, r0
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2104      	movs	r1, #4
 80052dc:	4618      	mov	r0, r3
 80052de:	f003 f969 	bl	80085b4 <SDIO_GetResponse>
 80052e2:	4602      	mov	r2, r0
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2108      	movs	r1, #8
 80052ee:	4618      	mov	r0, r3
 80052f0:	f003 f960 	bl	80085b4 <SDIO_GetResponse>
 80052f4:	4602      	mov	r2, r0
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	210c      	movs	r1, #12
 8005300:	4618      	mov	r0, r3
 8005302:	f003 f957 	bl	80085b4 <SDIO_GetResponse>
 8005306:	4602      	mov	r2, r0
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	2104      	movs	r1, #4
 8005312:	4618      	mov	r0, r3
 8005314:	f003 f94e 	bl	80085b4 <SDIO_GetResponse>
 8005318:	4603      	mov	r3, r0
 800531a:	0d1a      	lsrs	r2, r3, #20
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005320:	f107 0310 	add.w	r3, r7, #16
 8005324:	4619      	mov	r1, r3
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7ff fbc6 	bl	8004ab8 <HAL_SD_GetCardCSD>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005332:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005336:	e021      	b.n	800537c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6819      	ldr	r1, [r3, #0]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005340:	041b      	lsls	r3, r3, #16
 8005342:	2200      	movs	r2, #0
 8005344:	461c      	mov	r4, r3
 8005346:	4615      	mov	r5, r2
 8005348:	4622      	mov	r2, r4
 800534a:	462b      	mov	r3, r5
 800534c:	4608      	mov	r0, r1
 800534e:	f003 fa3d 	bl	80087cc <SDMMC_CmdSelDesel>
 8005352:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005356:	2b00      	cmp	r3, #0
 8005358:	d001      	beq.n	800535e <SD_InitCard+0x176>
  {
    return errorstate;
 800535a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800535c:	e00e      	b.n	800537c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681d      	ldr	r5, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	466c      	mov	r4, sp
 8005366:	f103 0210 	add.w	r2, r3, #16
 800536a:	ca07      	ldmia	r2, {r0, r1, r2}
 800536c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005370:	3304      	adds	r3, #4
 8005372:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005374:	4628      	mov	r0, r5
 8005376:	f003 f881 	bl	800847c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3740      	adds	r7, #64	@ 0x40
 8005380:	46bd      	mov	sp, r7
 8005382:	bdb0      	pop	{r4, r5, r7, pc}

08005384 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	617b      	str	r3, [r7, #20]
 8005394:	2300      	movs	r3, #0
 8005396:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f003 fa38 	bl	8008812 <SDMMC_CmdGoIdleState>
 80053a2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <SD_PowerON+0x2a>
  {
    return errorstate;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	e072      	b.n	8005494 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f003 fa4b 	bl	800884e <SDMMC_CmdOperCond>
 80053b8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d00d      	beq.n	80053dc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f003 fa21 	bl	8008812 <SDMMC_CmdGoIdleState>
 80053d0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d004      	beq.n	80053e2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	e05b      	b.n	8005494 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2201      	movs	r2, #1
 80053e0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d137      	bne.n	800545a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2100      	movs	r1, #0
 80053f0:	4618      	mov	r0, r3
 80053f2:	f003 fa4b 	bl	800888c <SDMMC_CmdAppCommand>
 80053f6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d02d      	beq.n	800545a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80053fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005402:	e047      	b.n	8005494 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f003 fa3e 	bl	800888c <SDMMC_CmdAppCommand>
 8005410:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <SD_PowerON+0x98>
    {
      return errorstate;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	e03b      	b.n	8005494 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	491e      	ldr	r1, [pc, #120]	@ (800549c <SD_PowerON+0x118>)
 8005422:	4618      	mov	r0, r3
 8005424:	f003 fa54 	bl	80088d0 <SDMMC_CmdAppOperCommand>
 8005428:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005430:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005434:	e02e      	b.n	8005494 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2100      	movs	r1, #0
 800543c:	4618      	mov	r0, r3
 800543e:	f003 f8b9 	bl	80085b4 <SDIO_GetResponse>
 8005442:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	0fdb      	lsrs	r3, r3, #31
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <SD_PowerON+0xcc>
 800544c:	2301      	movs	r3, #1
 800544e:	e000      	b.n	8005452 <SD_PowerON+0xce>
 8005450:	2300      	movs	r3, #0
 8005452:	613b      	str	r3, [r7, #16]

    count++;
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	3301      	adds	r3, #1
 8005458:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005460:	4293      	cmp	r3, r2
 8005462:	d802      	bhi.n	800546a <SD_PowerON+0xe6>
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d0cc      	beq.n	8005404 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005470:	4293      	cmp	r3, r2
 8005472:	d902      	bls.n	800547a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005474:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005478:	e00c      	b.n	8005494 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
 800548a:	e002      	b.n	8005492 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	c1100000 	.word	0xc1100000

080054a0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d102      	bne.n	80054b6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80054b0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80054b4:	e018      	b.n	80054e8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	4619      	mov	r1, r3
 80054c2:	4610      	mov	r0, r2
 80054c4:	f003 fac8 	bl	8008a58 <SDMMC_CmdSendStatus>
 80054c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	e009      	b.n	80054e8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2100      	movs	r1, #0
 80054da:	4618      	mov	r0, r3
 80054dc:	f003 f86a 	bl	80085b4 <SDIO_GetResponse>
 80054e0:	4602      	mov	r2, r0
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80054e6:	2300      	movs	r3, #0
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3710      	adds	r7, #16
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	2300      	movs	r3, #0
 80054fe:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2100      	movs	r1, #0
 8005506:	4618      	mov	r0, r3
 8005508:	f003 f854 	bl	80085b4 <SDIO_GetResponse>
 800550c:	4603      	mov	r3, r0
 800550e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005512:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005516:	d102      	bne.n	800551e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005518:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800551c:	e02f      	b.n	800557e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800551e:	f107 030c 	add.w	r3, r7, #12
 8005522:	4619      	mov	r1, r3
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f879 	bl	800561c <SD_FindSCR>
 800552a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	e023      	b.n	800557e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01c      	beq.n	800557a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005548:	041b      	lsls	r3, r3, #16
 800554a:	4619      	mov	r1, r3
 800554c:	4610      	mov	r0, r2
 800554e:	f003 f99d 	bl	800888c <SDMMC_CmdAppCommand>
 8005552:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	e00f      	b.n	800557e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2102      	movs	r1, #2
 8005564:	4618      	mov	r0, r3
 8005566:	f003 f9d6 	bl	8008916 <SDMMC_CmdBusWidth>
 800556a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	e003      	b.n	800557e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005576:	2300      	movs	r3, #0
 8005578:	e001      	b.n	800557e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800557a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800557e:	4618      	mov	r0, r3
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b086      	sub	sp, #24
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800558e:	2300      	movs	r3, #0
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	2300      	movs	r3, #0
 8005594:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2100      	movs	r1, #0
 800559c:	4618      	mov	r0, r3
 800559e:	f003 f809 	bl	80085b4 <SDIO_GetResponse>
 80055a2:	4603      	mov	r3, r0
 80055a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055ac:	d102      	bne.n	80055b4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80055ae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80055b2:	e02f      	b.n	8005614 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80055b4:	f107 030c 	add.w	r3, r7, #12
 80055b8:	4619      	mov	r1, r3
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 f82e 	bl	800561c <SD_FindSCR>
 80055c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d001      	beq.n	80055cc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	e023      	b.n	8005614 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d01c      	beq.n	8005610 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055de:	041b      	lsls	r3, r3, #16
 80055e0:	4619      	mov	r1, r3
 80055e2:	4610      	mov	r0, r2
 80055e4:	f003 f952 	bl	800888c <SDMMC_CmdAppCommand>
 80055e8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	e00f      	b.n	8005614 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2100      	movs	r1, #0
 80055fa:	4618      	mov	r0, r3
 80055fc:	f003 f98b 	bl	8008916 <SDMMC_CmdBusWidth>
 8005600:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	e003      	b.n	8005614 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800560c:	2300      	movs	r3, #0
 800560e:	e001      	b.n	8005614 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005610:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005614:	4618      	mov	r0, r3
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800561c:	b590      	push	{r4, r7, lr}
 800561e:	b08f      	sub	sp, #60	@ 0x3c
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005626:	f7fd f9bf 	bl	80029a8 <HAL_GetTick>
 800562a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005630:	2300      	movs	r3, #0
 8005632:	60bb      	str	r3, [r7, #8]
 8005634:	2300      	movs	r3, #0
 8005636:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2108      	movs	r1, #8
 8005642:	4618      	mov	r0, r3
 8005644:	f002 fff5 	bl	8008632 <SDMMC_CmdBlockLength>
 8005648:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	e0b9      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800565c:	041b      	lsls	r3, r3, #16
 800565e:	4619      	mov	r1, r3
 8005660:	4610      	mov	r0, r2
 8005662:	f003 f913 	bl	800888c <SDMMC_CmdAppCommand>
 8005666:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <SD_FindSCR+0x56>
  {
    return errorstate;
 800566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005670:	e0aa      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005672:	f04f 33ff 	mov.w	r3, #4294967295
 8005676:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005678:	2308      	movs	r3, #8
 800567a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800567c:	2330      	movs	r3, #48	@ 0x30
 800567e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005680:	2302      	movs	r3, #2
 8005682:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005684:	2300      	movs	r3, #0
 8005686:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005688:	2301      	movs	r3, #1
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f107 0210 	add.w	r2, r7, #16
 8005694:	4611      	mov	r1, r2
 8005696:	4618      	mov	r0, r3
 8005698:	f002 ff9f 	bl	80085da <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4618      	mov	r0, r3
 80056a2:	f003 f95a 	bl	800895a <SDMMC_CmdSendSCR>
 80056a6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d02a      	beq.n	8005704 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80056ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b0:	e08a      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00f      	beq.n	80056e0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6819      	ldr	r1, [r3, #0]
 80056c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	f107 0208 	add.w	r2, r7, #8
 80056cc:	18d4      	adds	r4, r2, r3
 80056ce:	4608      	mov	r0, r1
 80056d0:	f002 feff 	bl	80084d2 <SDIO_ReadFIFO>
 80056d4:	4603      	mov	r3, r0
 80056d6:	6023      	str	r3, [r4, #0]
      index++;
 80056d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056da:	3301      	adds	r3, #1
 80056dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80056de:	e006      	b.n	80056ee <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d012      	beq.n	8005714 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80056ee:	f7fd f95b 	bl	80029a8 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fc:	d102      	bne.n	8005704 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80056fe:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005702:	e061      	b.n	80057c8 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800570e:	2b00      	cmp	r3, #0
 8005710:	d0cf      	beq.n	80056b2 <SD_FindSCR+0x96>
 8005712:	e000      	b.n	8005716 <SD_FindSCR+0xfa>
      break;
 8005714:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800571c:	f003 0308 	and.w	r3, r3, #8
 8005720:	2b00      	cmp	r3, #0
 8005722:	d106      	bne.n	8005732 <SD_FindSCR+0x116>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800572a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800572e:	2b00      	cmp	r3, #0
 8005730:	d005      	beq.n	800573e <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2208      	movs	r2, #8
 8005738:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800573a:	2308      	movs	r3, #8
 800573c:	e044      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005744:	f003 0302 	and.w	r3, r3, #2
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2202      	movs	r2, #2
 8005752:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005754:	2302      	movs	r3, #2
 8005756:	e037      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b00      	cmp	r3, #0
 8005764:	d005      	beq.n	8005772 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2220      	movs	r2, #32
 800576c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800576e:	2320      	movs	r3, #32
 8005770:	e02a      	b.n	80057c8 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f240 523a 	movw	r2, #1338	@ 0x53a
 800577a:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	061a      	lsls	r2, r3, #24
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	021b      	lsls	r3, r3, #8
 8005784:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005788:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	0a1b      	lsrs	r3, r3, #8
 800578e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005792:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	0e1b      	lsrs	r3, r3, #24
 8005798:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800579a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579c:	601a      	str	r2, [r3, #0]
    scr++;
 800579e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a0:	3304      	adds	r3, #4
 80057a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	061a      	lsls	r2, r3, #24
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	021b      	lsls	r3, r3, #8
 80057ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80057b0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	0a1b      	lsrs	r3, r3, #8
 80057b6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057ba:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	0e1b      	lsrs	r3, r3, #24
 80057c0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80057c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	373c      	adds	r7, #60	@ 0x3c
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd90      	pop	{r4, r7, pc}

080057d0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057dc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d03f      	beq.n	800586a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80057ea:	2300      	movs	r3, #0
 80057ec:	617b      	str	r3, [r7, #20]
 80057ee:	e033      	b.n	8005858 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f002 fe6c 	bl	80084d2 <SDIO_ReadFIFO>
 80057fa:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	3301      	adds	r3, #1
 8005808:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	3b01      	subs	r3, #1
 800580e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	0a1b      	lsrs	r3, r3, #8
 8005814:	b2da      	uxtb	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	701a      	strb	r2, [r3, #0]
      tmp++;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3301      	adds	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	3b01      	subs	r3, #1
 8005824:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	0c1b      	lsrs	r3, r3, #16
 800582a:	b2da      	uxtb	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3301      	adds	r3, #1
 8005834:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	3b01      	subs	r3, #1
 800583a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	0e1b      	lsrs	r3, r3, #24
 8005840:	b2da      	uxtb	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	3301      	adds	r3, #1
 800584a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	3b01      	subs	r3, #1
 8005850:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	3301      	adds	r3, #1
 8005856:	617b      	str	r3, [r7, #20]
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	2b07      	cmp	r3, #7
 800585c:	d9c8      	bls.n	80057f0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	693a      	ldr	r2, [r7, #16]
 8005868:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800586a:	bf00      	nop
 800586c:	3718      	adds	r7, #24
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b086      	sub	sp, #24
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005884:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d043      	beq.n	8005914 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800588c:	2300      	movs	r3, #0
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	e037      	b.n	8005902 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	781b      	ldrb	r3, [r3, #0]
 8005896:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	3301      	adds	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	021a      	lsls	r2, r3, #8
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	3301      	adds	r3, #1
 80058b4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	3b01      	subs	r3, #1
 80058ba:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	781b      	ldrb	r3, [r3, #0]
 80058c0:	041a      	lsls	r2, r3, #16
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	3301      	adds	r3, #1
 80058cc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	3b01      	subs	r3, #1
 80058d2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	061a      	lsls	r2, r3, #24
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	4313      	orrs	r3, r2
 80058de:	60bb      	str	r3, [r7, #8]
      tmp++;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	3301      	adds	r3, #1
 80058e4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	3b01      	subs	r3, #1
 80058ea:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f107 0208 	add.w	r2, r7, #8
 80058f4:	4611      	mov	r1, r2
 80058f6:	4618      	mov	r0, r3
 80058f8:	f002 fdf8 	bl	80084ec <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	3301      	adds	r3, #1
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	2b07      	cmp	r3, #7
 8005906:	d9c4      	bls.n	8005892 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005914:	bf00      	nop
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}

0800591c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b082      	sub	sp, #8
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d101      	bne.n	800592e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e07b      	b.n	8005a26 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005932:	2b00      	cmp	r3, #0
 8005934:	d108      	bne.n	8005948 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800593e:	d009      	beq.n	8005954 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	61da      	str	r2, [r3, #28]
 8005946:	e005      	b.n	8005954 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d106      	bne.n	8005974 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2200      	movs	r2, #0
 800596a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7fc f904 	bl	8001b7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2202      	movs	r2, #2
 8005978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800598a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800599c:	431a      	orrs	r2, r3
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	691b      	ldr	r3, [r3, #16]
 80059ac:	f003 0302 	and.w	r3, r3, #2
 80059b0:	431a      	orrs	r2, r3
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	f003 0301 	and.w	r3, r3, #1
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059c4:	431a      	orrs	r2, r3
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80059ce:	431a      	orrs	r2, r3
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d8:	ea42 0103 	orr.w	r1, r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	0c1b      	lsrs	r3, r3, #16
 80059f2:	f003 0104 	and.w	r1, r3, #4
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	f003 0210 	and.w	r2, r3, #16
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	430a      	orrs	r2, r1
 8005a04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b088      	sub	sp, #32
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a3e:	f7fc ffb3 	bl	80029a8 <HAL_GetTick>
 8005a42:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005a44:	88fb      	ldrh	r3, [r7, #6]
 8005a46:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d001      	beq.n	8005a58 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005a54:	2302      	movs	r3, #2
 8005a56:	e12a      	b.n	8005cae <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <HAL_SPI_Transmit+0x36>
 8005a5e:	88fb      	ldrh	r3, [r7, #6]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d101      	bne.n	8005a68 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e122      	b.n	8005cae <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d101      	bne.n	8005a76 <HAL_SPI_Transmit+0x48>
 8005a72:	2302      	movs	r3, #2
 8005a74:	e11b      	b.n	8005cae <HAL_SPI_Transmit+0x280>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2203      	movs	r2, #3
 8005a82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	68ba      	ldr	r2, [r7, #8]
 8005a90:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	88fa      	ldrh	r2, [r7, #6]
 8005a96:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	88fa      	ldrh	r2, [r7, #6]
 8005a9c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ac4:	d10f      	bne.n	8005ae6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ad4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ae4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af0:	2b40      	cmp	r3, #64	@ 0x40
 8005af2:	d007      	beq.n	8005b04 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	68db      	ldr	r3, [r3, #12]
 8005b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b0c:	d152      	bne.n	8005bb4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_SPI_Transmit+0xee>
 8005b16:	8b7b      	ldrh	r3, [r7, #26]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d145      	bne.n	8005ba8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b20:	881a      	ldrh	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2c:	1c9a      	adds	r2, r3, #2
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005b40:	e032      	b.n	8005ba8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d112      	bne.n	8005b76 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b54:	881a      	ldrh	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b60:	1c9a      	adds	r2, r3, #2
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b6a:	b29b      	uxth	r3, r3
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	b29a      	uxth	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005b74:	e018      	b.n	8005ba8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b76:	f7fc ff17 	bl	80029a8 <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d803      	bhi.n	8005b8e <HAL_SPI_Transmit+0x160>
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b8c:	d102      	bne.n	8005b94 <HAL_SPI_Transmit+0x166>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d109      	bne.n	8005ba8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005ba4:	2303      	movs	r3, #3
 8005ba6:	e082      	b.n	8005cae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1c7      	bne.n	8005b42 <HAL_SPI_Transmit+0x114>
 8005bb2:	e053      	b.n	8005c5c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d002      	beq.n	8005bc2 <HAL_SPI_Transmit+0x194>
 8005bbc:	8b7b      	ldrh	r3, [r7, #26]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d147      	bne.n	8005c52 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	330c      	adds	r3, #12
 8005bcc:	7812      	ldrb	r2, [r2, #0]
 8005bce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005be8:	e033      	b.n	8005c52 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f003 0302 	and.w	r3, r3, #2
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d113      	bne.n	8005c20 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	330c      	adds	r3, #12
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c1e:	e018      	b.n	8005c52 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c20:	f7fc fec2 	bl	80029a8 <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d803      	bhi.n	8005c38 <HAL_SPI_Transmit+0x20a>
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c36:	d102      	bne.n	8005c3e <HAL_SPI_Transmit+0x210>
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d109      	bne.n	8005c52 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e02d      	b.n	8005cae <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1c6      	bne.n	8005bea <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c5c:	69fa      	ldr	r2, [r7, #28]
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 f9cf 	bl	8006004 <SPI_EndRxTxTransaction>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10a      	bne.n	8005c90 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	617b      	str	r3, [r7, #20]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	617b      	str	r3, [r7, #20]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	617b      	str	r3, [r7, #20]
 8005c8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005cac:	2300      	movs	r3, #0
  }
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3720      	adds	r7, #32
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
	...

08005cb8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b088      	sub	sp, #32
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	099b      	lsrs	r3, r3, #6
 8005cd4:	f003 0301 	and.w	r3, r3, #1
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10f      	bne.n	8005cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	099b      	lsrs	r3, r3, #6
 8005cea:	f003 0301 	and.w	r3, r3, #1
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d004      	beq.n	8005cfc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	4798      	blx	r3
    return;
 8005cfa:	e0d7      	b.n	8005eac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	085b      	lsrs	r3, r3, #1
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d00a      	beq.n	8005d1e <HAL_SPI_IRQHandler+0x66>
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	09db      	lsrs	r3, r3, #7
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d004      	beq.n	8005d1e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	4798      	blx	r3
    return;
 8005d1c:	e0c6      	b.n	8005eac <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	095b      	lsrs	r3, r3, #5
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10c      	bne.n	8005d44 <HAL_SPI_IRQHandler+0x8c>
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	099b      	lsrs	r3, r3, #6
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d106      	bne.n	8005d44 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	0a1b      	lsrs	r3, r3, #8
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 80b4 	beq.w	8005eac <HAL_SPI_IRQHandler+0x1f4>
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	095b      	lsrs	r3, r3, #5
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f000 80ad 	beq.w	8005eac <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	099b      	lsrs	r3, r3, #6
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d023      	beq.n	8005da6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	d011      	beq.n	8005d8e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d6e:	f043 0204 	orr.w	r2, r3, #4
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d76:	2300      	movs	r3, #0
 8005d78:	617b      	str	r3, [r7, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	617b      	str	r3, [r7, #20]
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	e00b      	b.n	8005da6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d8e:	2300      	movs	r3, #0
 8005d90:	613b      	str	r3, [r7, #16]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	613b      	str	r3, [r7, #16]
 8005da2:	693b      	ldr	r3, [r7, #16]
        return;
 8005da4:	e082      	b.n	8005eac <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	095b      	lsrs	r3, r3, #5
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d014      	beq.n	8005ddc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db6:	f043 0201 	orr.w	r2, r3, #1
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	60fb      	str	r3, [r7, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	60fb      	str	r3, [r7, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00c      	beq.n	8005e02 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dec:	f043 0208 	orr.w	r2, r3, #8
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005df4:	2300      	movs	r3, #0
 8005df6:	60bb      	str	r3, [r7, #8]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	60bb      	str	r3, [r7, #8]
 8005e00:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d04f      	beq.n	8005eaa <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e18:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005e22:	69fb      	ldr	r3, [r7, #28]
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d104      	bne.n	8005e36 <HAL_SPI_IRQHandler+0x17e>
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d034      	beq.n	8005ea0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 0203 	bic.w	r2, r2, #3
 8005e44:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d011      	beq.n	8005e72 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e52:	4a18      	ldr	r2, [pc, #96]	@ (8005eb4 <HAL_SPI_IRQHandler+0x1fc>)
 8005e54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fd f85c 	bl	8002f18 <HAL_DMA_Abort_IT>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d005      	beq.n	8005e72 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d016      	beq.n	8005ea8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e7e:	4a0d      	ldr	r2, [pc, #52]	@ (8005eb4 <HAL_SPI_IRQHandler+0x1fc>)
 8005e80:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fd f846 	bl	8002f18 <HAL_DMA_Abort_IT>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00a      	beq.n	8005ea8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005e9e:	e003      	b.n	8005ea8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f809 	bl	8005eb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005ea6:	e000      	b.n	8005eaa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005ea8:	bf00      	nop
    return;
 8005eaa:	bf00      	nop
  }
}
 8005eac:	3720      	adds	r7, #32
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
 8005eb2:	bf00      	nop
 8005eb4:	08005ecd 	.word	0x08005ecd

08005eb8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ed8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f7ff ffe6 	bl	8005eb8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005eec:	bf00      	nop
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b088      	sub	sp, #32
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	603b      	str	r3, [r7, #0]
 8005f00:	4613      	mov	r3, r2
 8005f02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f04:	f7fc fd50 	bl	80029a8 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f0c:	1a9b      	subs	r3, r3, r2
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	4413      	add	r3, r2
 8005f12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f14:	f7fc fd48 	bl	80029a8 <HAL_GetTick>
 8005f18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f1a:	4b39      	ldr	r3, [pc, #228]	@ (8006000 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	015b      	lsls	r3, r3, #5
 8005f20:	0d1b      	lsrs	r3, r3, #20
 8005f22:	69fa      	ldr	r2, [r7, #28]
 8005f24:	fb02 f303 	mul.w	r3, r2, r3
 8005f28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f2a:	e055      	b.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f32:	d051      	beq.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f34:	f7fc fd38 	bl	80029a8 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	69fa      	ldr	r2, [r7, #28]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d902      	bls.n	8005f4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d13d      	bne.n	8005fc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f62:	d111      	bne.n	8005f88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f6c:	d004      	beq.n	8005f78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f76:	d107      	bne.n	8005f88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f90:	d10f      	bne.n	8005fb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e018      	b.n	8005ff8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d102      	bne.n	8005fd2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61fb      	str	r3, [r7, #28]
 8005fd0:	e002      	b.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689a      	ldr	r2, [r3, #8]
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	68ba      	ldr	r2, [r7, #8]
 8005fe4:	429a      	cmp	r2, r3
 8005fe6:	bf0c      	ite	eq
 8005fe8:	2301      	moveq	r3, #1
 8005fea:	2300      	movne	r3, #0
 8005fec:	b2db      	uxtb	r3, r3
 8005fee:	461a      	mov	r2, r3
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	429a      	cmp	r2, r3
 8005ff4:	d19a      	bne.n	8005f2c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3720      	adds	r7, #32
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	20000010 	.word	0x20000010

08006004 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b088      	sub	sp, #32
 8006008:	af02      	add	r7, sp, #8
 800600a:	60f8      	str	r0, [r7, #12]
 800600c:	60b9      	str	r1, [r7, #8]
 800600e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	9300      	str	r3, [sp, #0]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	2201      	movs	r2, #1
 8006018:	2102      	movs	r1, #2
 800601a:	68f8      	ldr	r0, [r7, #12]
 800601c:	f7ff ff6a 	bl	8005ef4 <SPI_WaitFlagStateUntilTimeout>
 8006020:	4603      	mov	r3, r0
 8006022:	2b00      	cmp	r3, #0
 8006024:	d007      	beq.n	8006036 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800602a:	f043 0220 	orr.w	r2, r3, #32
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e032      	b.n	800609c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006036:	4b1b      	ldr	r3, [pc, #108]	@ (80060a4 <SPI_EndRxTxTransaction+0xa0>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a1b      	ldr	r2, [pc, #108]	@ (80060a8 <SPI_EndRxTxTransaction+0xa4>)
 800603c:	fba2 2303 	umull	r2, r3, r2, r3
 8006040:	0d5b      	lsrs	r3, r3, #21
 8006042:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006046:	fb02 f303 	mul.w	r3, r2, r3
 800604a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006054:	d112      	bne.n	800607c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	9300      	str	r3, [sp, #0]
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2200      	movs	r2, #0
 800605e:	2180      	movs	r1, #128	@ 0x80
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f7ff ff47 	bl	8005ef4 <SPI_WaitFlagStateUntilTimeout>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d016      	beq.n	800609a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e00f      	b.n	800609c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	3b01      	subs	r3, #1
 8006086:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	689b      	ldr	r3, [r3, #8]
 800608e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006092:	2b80      	cmp	r3, #128	@ 0x80
 8006094:	d0f2      	beq.n	800607c <SPI_EndRxTxTransaction+0x78>
 8006096:	e000      	b.n	800609a <SPI_EndRxTxTransaction+0x96>
        break;
 8006098:	bf00      	nop
  }

  return HAL_OK;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	20000010 	.word	0x20000010
 80060a8:	165e9f81 	.word	0x165e9f81

080060ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d101      	bne.n	80060be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e041      	b.n	8006142 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d106      	bne.n	80060d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fb fe52 	bl	8001d7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2202      	movs	r2, #2
 80060dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	3304      	adds	r3, #4
 80060e8:	4619      	mov	r1, r3
 80060ea:	4610      	mov	r0, r2
 80060ec:	f000 fcd2 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2201      	movs	r2, #1
 80060f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3708      	adds	r7, #8
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}

0800614a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800614a:	b580      	push	{r7, lr}
 800614c:	b082      	sub	sp, #8
 800614e:	af00      	add	r7, sp, #0
 8006150:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d101      	bne.n	800615c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e041      	b.n	80061e0 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006162:	b2db      	uxtb	r3, r3
 8006164:	2b00      	cmp	r3, #0
 8006166:	d106      	bne.n	8006176 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7fb fdcb 	bl	8001d0c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2202      	movs	r2, #2
 800617a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	3304      	adds	r3, #4
 8006186:	4619      	mov	r1, r3
 8006188:	4610      	mov	r0, r2
 800618a:	f000 fc83 	bl	8006a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2201      	movs	r2, #1
 8006192:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2201      	movs	r2, #1
 80061aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80061de:	2300      	movs	r3, #0
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3708      	adds	r7, #8
 80061e4:	46bd      	mov	sp, r7
 80061e6:	bd80      	pop	{r7, pc}

080061e8 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b084      	sub	sp, #16
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d109      	bne.n	800620c <HAL_TIM_OC_Start+0x24>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	2b01      	cmp	r3, #1
 8006202:	bf14      	ite	ne
 8006204:	2301      	movne	r3, #1
 8006206:	2300      	moveq	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	e022      	b.n	8006252 <HAL_TIM_OC_Start+0x6a>
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2b04      	cmp	r3, #4
 8006210:	d109      	bne.n	8006226 <HAL_TIM_OC_Start+0x3e>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b01      	cmp	r3, #1
 800621c:	bf14      	ite	ne
 800621e:	2301      	movne	r3, #1
 8006220:	2300      	moveq	r3, #0
 8006222:	b2db      	uxtb	r3, r3
 8006224:	e015      	b.n	8006252 <HAL_TIM_OC_Start+0x6a>
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	2b08      	cmp	r3, #8
 800622a:	d109      	bne.n	8006240 <HAL_TIM_OC_Start+0x58>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006232:	b2db      	uxtb	r3, r3
 8006234:	2b01      	cmp	r3, #1
 8006236:	bf14      	ite	ne
 8006238:	2301      	movne	r3, #1
 800623a:	2300      	moveq	r3, #0
 800623c:	b2db      	uxtb	r3, r3
 800623e:	e008      	b.n	8006252 <HAL_TIM_OC_Start+0x6a>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006246:	b2db      	uxtb	r3, r3
 8006248:	2b01      	cmp	r3, #1
 800624a:	bf14      	ite	ne
 800624c:	2301      	movne	r3, #1
 800624e:	2300      	moveq	r3, #0
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e068      	b.n	800632c <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d104      	bne.n	800626a <HAL_TIM_OC_Start+0x82>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006268:	e013      	b.n	8006292 <HAL_TIM_OC_Start+0xaa>
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	2b04      	cmp	r3, #4
 800626e:	d104      	bne.n	800627a <HAL_TIM_OC_Start+0x92>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006278:	e00b      	b.n	8006292 <HAL_TIM_OC_Start+0xaa>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	2b08      	cmp	r3, #8
 800627e:	d104      	bne.n	800628a <HAL_TIM_OC_Start+0xa2>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2202      	movs	r2, #2
 8006284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006288:	e003      	b.n	8006292 <HAL_TIM_OC_Start+0xaa>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2202      	movs	r2, #2
 800628e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2201      	movs	r2, #1
 8006298:	6839      	ldr	r1, [r7, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f000 fe0c 	bl	8006eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a23      	ldr	r2, [pc, #140]	@ (8006334 <HAL_TIM_OC_Start+0x14c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d107      	bne.n	80062ba <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062b8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1d      	ldr	r2, [pc, #116]	@ (8006334 <HAL_TIM_OC_Start+0x14c>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d018      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062cc:	d013      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a19      	ldr	r2, [pc, #100]	@ (8006338 <HAL_TIM_OC_Start+0x150>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d00e      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a17      	ldr	r2, [pc, #92]	@ (800633c <HAL_TIM_OC_Start+0x154>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d009      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a16      	ldr	r2, [pc, #88]	@ (8006340 <HAL_TIM_OC_Start+0x158>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d004      	beq.n	80062f6 <HAL_TIM_OC_Start+0x10e>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a14      	ldr	r2, [pc, #80]	@ (8006344 <HAL_TIM_OC_Start+0x15c>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d111      	bne.n	800631a <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f003 0307 	and.w	r3, r3, #7
 8006300:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2b06      	cmp	r3, #6
 8006306:	d010      	beq.n	800632a <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f042 0201 	orr.w	r2, r2, #1
 8006316:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006318:	e007      	b.n	800632a <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f042 0201 	orr.w	r2, r2, #1
 8006328:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800632a:	2300      	movs	r3, #0
}
 800632c:	4618      	mov	r0, r3
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	40010000 	.word	0x40010000
 8006338:	40000400 	.word	0x40000400
 800633c:	40000800 	.word	0x40000800
 8006340:	40000c00 	.word	0x40000c00
 8006344:	40014000 	.word	0x40014000

08006348 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006352:	2300      	movs	r3, #0
 8006354:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d109      	bne.n	8006370 <HAL_TIM_OC_Start_IT+0x28>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b01      	cmp	r3, #1
 8006366:	bf14      	ite	ne
 8006368:	2301      	movne	r3, #1
 800636a:	2300      	moveq	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	e022      	b.n	80063b6 <HAL_TIM_OC_Start_IT+0x6e>
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	2b04      	cmp	r3, #4
 8006374:	d109      	bne.n	800638a <HAL_TIM_OC_Start_IT+0x42>
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	bf14      	ite	ne
 8006382:	2301      	movne	r3, #1
 8006384:	2300      	moveq	r3, #0
 8006386:	b2db      	uxtb	r3, r3
 8006388:	e015      	b.n	80063b6 <HAL_TIM_OC_Start_IT+0x6e>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d109      	bne.n	80063a4 <HAL_TIM_OC_Start_IT+0x5c>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b01      	cmp	r3, #1
 800639a:	bf14      	ite	ne
 800639c:	2301      	movne	r3, #1
 800639e:	2300      	moveq	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	e008      	b.n	80063b6 <HAL_TIM_OC_Start_IT+0x6e>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	bf14      	ite	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	2300      	moveq	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e0b3      	b.n	8006526 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d104      	bne.n	80063ce <HAL_TIM_OC_Start_IT+0x86>
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063cc:	e013      	b.n	80063f6 <HAL_TIM_OC_Start_IT+0xae>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d104      	bne.n	80063de <HAL_TIM_OC_Start_IT+0x96>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063dc:	e00b      	b.n	80063f6 <HAL_TIM_OC_Start_IT+0xae>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d104      	bne.n	80063ee <HAL_TIM_OC_Start_IT+0xa6>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063ec:	e003      	b.n	80063f6 <HAL_TIM_OC_Start_IT+0xae>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2202      	movs	r2, #2
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b0c      	cmp	r3, #12
 80063fa:	d841      	bhi.n	8006480 <HAL_TIM_OC_Start_IT+0x138>
 80063fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006404 <HAL_TIM_OC_Start_IT+0xbc>)
 80063fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006402:	bf00      	nop
 8006404:	08006439 	.word	0x08006439
 8006408:	08006481 	.word	0x08006481
 800640c:	08006481 	.word	0x08006481
 8006410:	08006481 	.word	0x08006481
 8006414:	0800644b 	.word	0x0800644b
 8006418:	08006481 	.word	0x08006481
 800641c:	08006481 	.word	0x08006481
 8006420:	08006481 	.word	0x08006481
 8006424:	0800645d 	.word	0x0800645d
 8006428:	08006481 	.word	0x08006481
 800642c:	08006481 	.word	0x08006481
 8006430:	08006481 	.word	0x08006481
 8006434:	0800646f 	.word	0x0800646f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0202 	orr.w	r2, r2, #2
 8006446:	60da      	str	r2, [r3, #12]
      break;
 8006448:	e01d      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68da      	ldr	r2, [r3, #12]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f042 0204 	orr.w	r2, r2, #4
 8006458:	60da      	str	r2, [r3, #12]
      break;
 800645a:	e014      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68da      	ldr	r2, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f042 0208 	orr.w	r2, r2, #8
 800646a:	60da      	str	r2, [r3, #12]
      break;
 800646c:	e00b      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68da      	ldr	r2, [r3, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0210 	orr.w	r2, r2, #16
 800647c:	60da      	str	r2, [r3, #12]
      break;
 800647e:	e002      	b.n	8006486 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	73fb      	strb	r3, [r7, #15]
      break;
 8006484:	bf00      	nop
  }

  if (status == HAL_OK)
 8006486:	7bfb      	ldrb	r3, [r7, #15]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d14b      	bne.n	8006524 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	2201      	movs	r2, #1
 8006492:	6839      	ldr	r1, [r7, #0]
 8006494:	4618      	mov	r0, r3
 8006496:	f000 fd0f 	bl	8006eb8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a24      	ldr	r2, [pc, #144]	@ (8006530 <HAL_TIM_OC_Start_IT+0x1e8>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d107      	bne.n	80064b4 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064b2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006530 <HAL_TIM_OC_Start_IT+0x1e8>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d018      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064c6:	d013      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a19      	ldr	r2, [pc, #100]	@ (8006534 <HAL_TIM_OC_Start_IT+0x1ec>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d00e      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a18      	ldr	r2, [pc, #96]	@ (8006538 <HAL_TIM_OC_Start_IT+0x1f0>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d009      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4a16      	ldr	r2, [pc, #88]	@ (800653c <HAL_TIM_OC_Start_IT+0x1f4>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d004      	beq.n	80064f0 <HAL_TIM_OC_Start_IT+0x1a8>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a15      	ldr	r2, [pc, #84]	@ (8006540 <HAL_TIM_OC_Start_IT+0x1f8>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d111      	bne.n	8006514 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0307 	and.w	r3, r3, #7
 80064fa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b06      	cmp	r3, #6
 8006500:	d010      	beq.n	8006524 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f042 0201 	orr.w	r2, r2, #1
 8006510:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006512:	e007      	b.n	8006524 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f042 0201 	orr.w	r2, r2, #1
 8006522:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006524:	7bfb      	ldrb	r3, [r7, #15]
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40010000 	.word	0x40010000
 8006534:	40000400 	.word	0x40000400
 8006538:	40000800 	.word	0x40000800
 800653c:	40000c00 	.word	0x40000c00
 8006540:	40014000 	.word	0x40014000

08006544 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b086      	sub	sp, #24
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006554:	2301      	movs	r3, #1
 8006556:	e097      	b.n	8006688 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b00      	cmp	r3, #0
 8006562:	d106      	bne.n	8006572 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7fb fb87 	bl	8001c80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2202      	movs	r2, #2
 8006576:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	6812      	ldr	r2, [r2, #0]
 8006584:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006588:	f023 0307 	bic.w	r3, r3, #7
 800658c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	3304      	adds	r3, #4
 8006596:	4619      	mov	r1, r3
 8006598:	4610      	mov	r0, r2
 800659a:	f000 fa7b 	bl	8006a94 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	4313      	orrs	r3, r2
 80065be:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065c6:	f023 0303 	bic.w	r3, r3, #3
 80065ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	689a      	ldr	r2, [r3, #8]
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	021b      	lsls	r3, r3, #8
 80065d6:	4313      	orrs	r3, r2
 80065d8:	693a      	ldr	r2, [r7, #16]
 80065da:	4313      	orrs	r3, r2
 80065dc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80065e4:	f023 030c 	bic.w	r3, r3, #12
 80065e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80065ea:	693b      	ldr	r3, [r7, #16]
 80065ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80065f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	69db      	ldr	r3, [r3, #28]
 80065fe:	021b      	lsls	r3, r3, #8
 8006600:	4313      	orrs	r3, r2
 8006602:	693a      	ldr	r2, [r7, #16]
 8006604:	4313      	orrs	r3, r2
 8006606:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	691b      	ldr	r3, [r3, #16]
 800660c:	011a      	lsls	r2, r3, #4
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	6a1b      	ldr	r3, [r3, #32]
 8006612:	031b      	lsls	r3, r3, #12
 8006614:	4313      	orrs	r3, r2
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	4313      	orrs	r3, r2
 800661a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006622:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800662a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	685a      	ldr	r2, [r3, #4]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	695b      	ldr	r3, [r3, #20]
 8006634:	011b      	lsls	r3, r3, #4
 8006636:	4313      	orrs	r3, r2
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	4313      	orrs	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2201      	movs	r2, #1
 800665a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3718      	adds	r7, #24
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80066a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80066a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80066b8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d110      	bne.n	80066e2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d102      	bne.n	80066cc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80066c6:	7b7b      	ldrb	r3, [r7, #13]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d001      	beq.n	80066d0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e069      	b.n	80067a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066e0:	e031      	b.n	8006746 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	d110      	bne.n	800670a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80066e8:	7bbb      	ldrb	r3, [r7, #14]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d102      	bne.n	80066f4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80066ee:	7b3b      	ldrb	r3, [r7, #12]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d001      	beq.n	80066f8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e055      	b.n	80067a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2202      	movs	r2, #2
 8006704:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006708:	e01d      	b.n	8006746 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d108      	bne.n	8006722 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006710:	7bbb      	ldrb	r3, [r7, #14]
 8006712:	2b01      	cmp	r3, #1
 8006714:	d105      	bne.n	8006722 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006716:	7b7b      	ldrb	r3, [r7, #13]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d102      	bne.n	8006722 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800671c:	7b3b      	ldrb	r3, [r7, #12]
 800671e:	2b01      	cmp	r3, #1
 8006720:	d001      	beq.n	8006726 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e03e      	b.n	80067a4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2202      	movs	r2, #2
 800672a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2202      	movs	r2, #2
 8006732:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2202      	movs	r2, #2
 800673a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2202      	movs	r2, #2
 8006742:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <HAL_TIM_Encoder_Start+0xc4>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b04      	cmp	r3, #4
 8006750:	d008      	beq.n	8006764 <HAL_TIM_Encoder_Start+0xd4>
 8006752:	e00f      	b.n	8006774 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2201      	movs	r2, #1
 800675a:	2100      	movs	r1, #0
 800675c:	4618      	mov	r0, r3
 800675e:	f000 fbab 	bl	8006eb8 <TIM_CCxChannelCmd>
      break;
 8006762:	e016      	b.n	8006792 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2201      	movs	r2, #1
 800676a:	2104      	movs	r1, #4
 800676c:	4618      	mov	r0, r3
 800676e:	f000 fba3 	bl	8006eb8 <TIM_CCxChannelCmd>
      break;
 8006772:	e00e      	b.n	8006792 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	2201      	movs	r2, #1
 800677a:	2100      	movs	r1, #0
 800677c:	4618      	mov	r0, r3
 800677e:	f000 fb9b 	bl	8006eb8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2201      	movs	r2, #1
 8006788:	2104      	movs	r1, #4
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fb94 	bl	8006eb8 <TIM_CCxChannelCmd>
      break;
 8006790:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f042 0201 	orr.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3710      	adds	r7, #16
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68db      	ldr	r3, [r3, #12]
 80067ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d020      	beq.n	8006810 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d01b      	beq.n	8006810 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f06f 0202 	mvn.w	r2, #2
 80067e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2201      	movs	r2, #1
 80067e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	f003 0303 	and.w	r3, r3, #3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f92e 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 80067fc:	e005      	b.n	800680a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7f9 ff14 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 f931 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f003 0304 	and.w	r3, r3, #4
 8006816:	2b00      	cmp	r3, #0
 8006818:	d020      	beq.n	800685c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f003 0304 	and.w	r3, r3, #4
 8006820:	2b00      	cmp	r3, #0
 8006822:	d01b      	beq.n	800685c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f06f 0204 	mvn.w	r2, #4
 800682c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2202      	movs	r2, #2
 8006832:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800683e:	2b00      	cmp	r3, #0
 8006840:	d003      	beq.n	800684a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f908 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 8006848:	e005      	b.n	8006856 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7f9 feee 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 f90b 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	f003 0308 	and.w	r3, r3, #8
 8006862:	2b00      	cmp	r3, #0
 8006864:	d020      	beq.n	80068a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f003 0308 	and.w	r3, r3, #8
 800686c:	2b00      	cmp	r3, #0
 800686e:	d01b      	beq.n	80068a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f06f 0208 	mvn.w	r2, #8
 8006878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2204      	movs	r2, #4
 800687e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f8e2 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 8006894:	e005      	b.n	80068a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7f9 fec8 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f8e5 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	f003 0310 	and.w	r3, r3, #16
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d020      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f003 0310 	and.w	r3, r3, #16
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d01b      	beq.n	80068f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f06f 0210 	mvn.w	r2, #16
 80068c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2208      	movs	r2, #8
 80068ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f8bc 	bl	8006a58 <HAL_TIM_IC_CaptureCallback>
 80068e0:	e005      	b.n	80068ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f7f9 fea2 	bl	800062c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f8bf 	bl	8006a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 0301 	and.w	r3, r3, #1
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00c      	beq.n	8006918 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 0301 	and.w	r3, r3, #1
 8006904:	2b00      	cmp	r3, #0
 8006906:	d007      	beq.n	8006918 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0201 	mvn.w	r2, #1
 8006910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f896 	bl	8006a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00c      	beq.n	800693c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006928:	2b00      	cmp	r3, #0
 800692a:	d007      	beq.n	800693c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fb5c 	bl	8006ff4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006942:	2b00      	cmp	r3, #0
 8006944:	d00c      	beq.n	8006960 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694c:	2b00      	cmp	r3, #0
 800694e:	d007      	beq.n	8006960 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f890 	bl	8006a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00c      	beq.n	8006984 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f003 0320 	and.w	r3, r3, #32
 8006970:	2b00      	cmp	r3, #0
 8006972:	d007      	beq.n	8006984 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f06f 0220 	mvn.w	r2, #32
 800697c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 fb2e 	bl	8006fe0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006984:	bf00      	nop
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b086      	sub	sp, #24
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006998:	2300      	movs	r3, #0
 800699a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d101      	bne.n	80069aa <HAL_TIM_OC_ConfigChannel+0x1e>
 80069a6:	2302      	movs	r3, #2
 80069a8:	e048      	b.n	8006a3c <HAL_TIM_OC_ConfigChannel+0xb0>
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b0c      	cmp	r3, #12
 80069b6:	d839      	bhi.n	8006a2c <HAL_TIM_OC_ConfigChannel+0xa0>
 80069b8:	a201      	add	r2, pc, #4	@ (adr r2, 80069c0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80069ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069be:	bf00      	nop
 80069c0:	080069f5 	.word	0x080069f5
 80069c4:	08006a2d 	.word	0x08006a2d
 80069c8:	08006a2d 	.word	0x08006a2d
 80069cc:	08006a2d 	.word	0x08006a2d
 80069d0:	08006a03 	.word	0x08006a03
 80069d4:	08006a2d 	.word	0x08006a2d
 80069d8:	08006a2d 	.word	0x08006a2d
 80069dc:	08006a2d 	.word	0x08006a2d
 80069e0:	08006a11 	.word	0x08006a11
 80069e4:	08006a2d 	.word	0x08006a2d
 80069e8:	08006a2d 	.word	0x08006a2d
 80069ec:	08006a2d 	.word	0x08006a2d
 80069f0:	08006a1f 	.word	0x08006a1f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68b9      	ldr	r1, [r7, #8]
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 f8d0 	bl	8006ba0 <TIM_OC1_SetConfig>
      break;
 8006a00:	e017      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68b9      	ldr	r1, [r7, #8]
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f000 f92f 	bl	8006c6c <TIM_OC2_SetConfig>
      break;
 8006a0e:	e010      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68b9      	ldr	r1, [r7, #8]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f000 f994 	bl	8006d44 <TIM_OC3_SetConfig>
      break;
 8006a1c:	e009      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68b9      	ldr	r1, [r7, #8]
 8006a24:	4618      	mov	r0, r3
 8006a26:	f000 f9f7 	bl	8006e18 <TIM_OC4_SetConfig>
      break;
 8006a2a:	e002      	b.n	8006a32 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a30:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a60:	bf00      	nop
 8006a62:	370c      	adds	r7, #12
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b085      	sub	sp, #20
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a37      	ldr	r2, [pc, #220]	@ (8006b84 <TIM_Base_SetConfig+0xf0>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d00f      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ab2:	d00b      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a34      	ldr	r2, [pc, #208]	@ (8006b88 <TIM_Base_SetConfig+0xf4>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d007      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a33      	ldr	r2, [pc, #204]	@ (8006b8c <TIM_Base_SetConfig+0xf8>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d003      	beq.n	8006acc <TIM_Base_SetConfig+0x38>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a32      	ldr	r2, [pc, #200]	@ (8006b90 <TIM_Base_SetConfig+0xfc>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d108      	bne.n	8006ade <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a28      	ldr	r2, [pc, #160]	@ (8006b84 <TIM_Base_SetConfig+0xf0>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d01b      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aec:	d017      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a25      	ldr	r2, [pc, #148]	@ (8006b88 <TIM_Base_SetConfig+0xf4>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d013      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a24      	ldr	r2, [pc, #144]	@ (8006b8c <TIM_Base_SetConfig+0xf8>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d00f      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a23      	ldr	r2, [pc, #140]	@ (8006b90 <TIM_Base_SetConfig+0xfc>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00b      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a22      	ldr	r2, [pc, #136]	@ (8006b94 <TIM_Base_SetConfig+0x100>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d007      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a21      	ldr	r2, [pc, #132]	@ (8006b98 <TIM_Base_SetConfig+0x104>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d003      	beq.n	8006b1e <TIM_Base_SetConfig+0x8a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a20      	ldr	r2, [pc, #128]	@ (8006b9c <TIM_Base_SetConfig+0x108>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d108      	bne.n	8006b30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	68db      	ldr	r3, [r3, #12]
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	695b      	ldr	r3, [r3, #20]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	689a      	ldr	r2, [r3, #8]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a0c      	ldr	r2, [pc, #48]	@ (8006b84 <TIM_Base_SetConfig+0xf0>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d103      	bne.n	8006b5e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	691a      	ldr	r2, [r3, #16]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f043 0204 	orr.w	r2, r3, #4
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	601a      	str	r2, [r3, #0]
}
 8006b76:	bf00      	nop
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	40010000 	.word	0x40010000
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40000800 	.word	0x40000800
 8006b90:	40000c00 	.word	0x40000c00
 8006b94:	40014000 	.word	0x40014000
 8006b98:	40014400 	.word	0x40014400
 8006b9c:	40014800 	.word	0x40014800

08006ba0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f023 0201 	bic.w	r2, r3, #1
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 0303 	bic.w	r3, r3, #3
 8006bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f023 0302 	bic.w	r3, r3, #2
 8006be8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	697a      	ldr	r2, [r7, #20]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a1c      	ldr	r2, [pc, #112]	@ (8006c68 <TIM_OC1_SetConfig+0xc8>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d10c      	bne.n	8006c16 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	f023 0308 	bic.w	r3, r3, #8
 8006c02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f023 0304 	bic.w	r3, r3, #4
 8006c14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a13      	ldr	r2, [pc, #76]	@ (8006c68 <TIM_OC1_SetConfig+0xc8>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d111      	bne.n	8006c42 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	695b      	ldr	r3, [r3, #20]
 8006c32:	693a      	ldr	r2, [r7, #16]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	699b      	ldr	r3, [r3, #24]
 8006c3c:	693a      	ldr	r2, [r7, #16]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	697a      	ldr	r2, [r7, #20]
 8006c5a:	621a      	str	r2, [r3, #32]
}
 8006c5c:	bf00      	nop
 8006c5e:	371c      	adds	r7, #28
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr
 8006c68:	40010000 	.word	0x40010000

08006c6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a1b      	ldr	r3, [r3, #32]
 8006c80:	f023 0210 	bic.w	r2, r3, #16
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	021b      	lsls	r3, r3, #8
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	f023 0320 	bic.w	r3, r3, #32
 8006cb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8006d40 <TIM_OC2_SetConfig+0xd4>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d10d      	bne.n	8006ce8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	011b      	lsls	r3, r3, #4
 8006cda:	697a      	ldr	r2, [r7, #20]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ce6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a15      	ldr	r2, [pc, #84]	@ (8006d40 <TIM_OC2_SetConfig+0xd4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d113      	bne.n	8006d18 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cf6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cfe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	685a      	ldr	r2, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	621a      	str	r2, [r3, #32]
}
 8006d32:	bf00      	nop
 8006d34:	371c      	adds	r7, #28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3c:	4770      	bx	lr
 8006d3e:	bf00      	nop
 8006d40:	40010000 	.word	0x40010000

08006d44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	69db      	ldr	r3, [r3, #28]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f023 0303 	bic.w	r3, r3, #3
 8006d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	021b      	lsls	r3, r3, #8
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a1d      	ldr	r2, [pc, #116]	@ (8006e14 <TIM_OC3_SetConfig+0xd0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d10d      	bne.n	8006dbe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006da8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	021b      	lsls	r3, r3, #8
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006dbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	4a14      	ldr	r2, [pc, #80]	@ (8006e14 <TIM_OC3_SetConfig+0xd0>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d113      	bne.n	8006dee <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	011b      	lsls	r3, r3, #4
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	699b      	ldr	r3, [r3, #24]
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	693a      	ldr	r2, [r7, #16]
 8006df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	685a      	ldr	r2, [r3, #4]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	621a      	str	r2, [r3, #32]
}
 8006e08:	bf00      	nop
 8006e0a:	371c      	adds	r7, #28
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr
 8006e14:	40010000 	.word	0x40010000

08006e18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b087      	sub	sp, #28
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a1b      	ldr	r3, [r3, #32]
 8006e2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	69db      	ldr	r3, [r3, #28]
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	021b      	lsls	r3, r3, #8
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	031b      	lsls	r3, r3, #12
 8006e6a:	693a      	ldr	r2, [r7, #16]
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a10      	ldr	r2, [pc, #64]	@ (8006eb4 <TIM_OC4_SetConfig+0x9c>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d109      	bne.n	8006e8c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	019b      	lsls	r3, r3, #6
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	621a      	str	r2, [r3, #32]
}
 8006ea6:	bf00      	nop
 8006ea8:	371c      	adds	r7, #28
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40010000 	.word	0x40010000

08006eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	f003 031f 	and.w	r3, r3, #31
 8006eca:	2201      	movs	r2, #1
 8006ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6a1a      	ldr	r2, [r3, #32]
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	401a      	ands	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6a1a      	ldr	r2, [r3, #32]
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	f003 031f 	and.w	r3, r3, #31
 8006eea:	6879      	ldr	r1, [r7, #4]
 8006eec:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef0:	431a      	orrs	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	621a      	str	r2, [r3, #32]
}
 8006ef6:	bf00      	nop
 8006ef8:	371c      	adds	r7, #28
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
	...

08006f04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b085      	sub	sp, #20
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d101      	bne.n	8006f1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	e050      	b.n	8006fbe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2202      	movs	r2, #2
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8006fcc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d018      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f68:	d013      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	4a18      	ldr	r2, [pc, #96]	@ (8006fd0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d00e      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a16      	ldr	r2, [pc, #88]	@ (8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d009      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a15      	ldr	r2, [pc, #84]	@ (8006fd8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d004      	beq.n	8006f92 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a13      	ldr	r2, [pc, #76]	@ (8006fdc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d10c      	bne.n	8006fac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40014000 	.word	0x40014000

08006fe0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ffc:	bf00      	nop
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b082      	sub	sp, #8
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e042      	b.n	80070a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007020:	b2db      	uxtb	r3, r3
 8007022:	2b00      	cmp	r3, #0
 8007024:	d106      	bne.n	8007034 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f7fa fee2 	bl	8001df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2224      	movs	r2, #36	@ 0x24
 8007038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68da      	ldr	r2, [r3, #12]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800704a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 ffa1 	bl	8007f94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	691a      	ldr	r2, [r3, #16]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007060:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	695a      	ldr	r2, [r3, #20]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007070:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68da      	ldr	r2, [r3, #12]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007080:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2220      	movs	r2, #32
 800708c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2220      	movs	r2, #32
 8007094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3708      	adds	r7, #8
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08a      	sub	sp, #40	@ 0x28
 80070ac:	af02      	add	r7, sp, #8
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	603b      	str	r3, [r7, #0]
 80070b4:	4613      	mov	r3, r2
 80070b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b20      	cmp	r3, #32
 80070c6:	d175      	bne.n	80071b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d002      	beq.n	80070d4 <HAL_UART_Transmit+0x2c>
 80070ce:	88fb      	ldrh	r3, [r7, #6]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d101      	bne.n	80070d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e06e      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2221      	movs	r2, #33	@ 0x21
 80070e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070e6:	f7fb fc5f 	bl	80029a8 <HAL_GetTick>
 80070ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	88fa      	ldrh	r2, [r7, #6]
 80070f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	88fa      	ldrh	r2, [r7, #6]
 80070f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007100:	d108      	bne.n	8007114 <HAL_UART_Transmit+0x6c>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d104      	bne.n	8007114 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800710a:	2300      	movs	r3, #0
 800710c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	61bb      	str	r3, [r7, #24]
 8007112:	e003      	b.n	800711c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007118:	2300      	movs	r3, #0
 800711a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800711c:	e02e      	b.n	800717c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	9300      	str	r3, [sp, #0]
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	2200      	movs	r2, #0
 8007126:	2180      	movs	r1, #128	@ 0x80
 8007128:	68f8      	ldr	r0, [r7, #12]
 800712a:	f000 fc71 	bl	8007a10 <UART_WaitOnFlagUntilTimeout>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d005      	beq.n	8007140 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2220      	movs	r2, #32
 8007138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800713c:	2303      	movs	r3, #3
 800713e:	e03a      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10b      	bne.n	800715e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	881b      	ldrh	r3, [r3, #0]
 800714a:	461a      	mov	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007154:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	3302      	adds	r3, #2
 800715a:	61bb      	str	r3, [r7, #24]
 800715c:	e007      	b.n	800716e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800715e:	69fb      	ldr	r3, [r7, #28]
 8007160:	781a      	ldrb	r2, [r3, #0]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	3301      	adds	r3, #1
 800716c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007172:	b29b      	uxth	r3, r3
 8007174:	3b01      	subs	r3, #1
 8007176:	b29a      	uxth	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007180:	b29b      	uxth	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1cb      	bne.n	800711e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	9300      	str	r3, [sp, #0]
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2200      	movs	r2, #0
 800718e:	2140      	movs	r1, #64	@ 0x40
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f000 fc3d 	bl	8007a10 <UART_WaitOnFlagUntilTimeout>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d005      	beq.n	80071a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2220      	movs	r2, #32
 80071a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	e006      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e000      	b.n	80071b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80071b4:	2302      	movs	r3, #2
  }
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3720      	adds	r7, #32
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}

080071be <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071be:	b580      	push	{r7, lr}
 80071c0:	b08c      	sub	sp, #48	@ 0x30
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	60f8      	str	r0, [r7, #12]
 80071c6:	60b9      	str	r1, [r7, #8]
 80071c8:	4613      	mov	r3, r2
 80071ca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	2b20      	cmp	r3, #32
 80071d6:	d146      	bne.n	8007266 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d002      	beq.n	80071e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80071de:	88fb      	ldrh	r3, [r7, #6]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d101      	bne.n	80071e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e03f      	b.n	8007268 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2201      	movs	r2, #1
 80071ec:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2200      	movs	r2, #0
 80071f2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80071f4:	88fb      	ldrh	r3, [r7, #6]
 80071f6:	461a      	mov	r2, r3
 80071f8:	68b9      	ldr	r1, [r7, #8]
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f000 fc62 	bl	8007ac4 <UART_Start_Receive_DMA>
 8007200:	4603      	mov	r3, r0
 8007202:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800720a:	2b01      	cmp	r3, #1
 800720c:	d125      	bne.n	800725a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800720e:	2300      	movs	r3, #0
 8007210:	613b      	str	r3, [r7, #16]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	613b      	str	r3, [r7, #16]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	613b      	str	r3, [r7, #16]
 8007222:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	330c      	adds	r3, #12
 800722a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	e853 3f00 	ldrex	r3, [r3]
 8007232:	617b      	str	r3, [r7, #20]
   return(result);
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	f043 0310 	orr.w	r3, r3, #16
 800723a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	330c      	adds	r3, #12
 8007242:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007244:	627a      	str	r2, [r7, #36]	@ 0x24
 8007246:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007248:	6a39      	ldr	r1, [r7, #32]
 800724a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800724c:	e841 2300 	strex	r3, r2, [r1]
 8007250:	61fb      	str	r3, [r7, #28]
   return(result);
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e5      	bne.n	8007224 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8007258:	e002      	b.n	8007260 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8007260:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007264:	e000      	b.n	8007268 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8007266:	2302      	movs	r3, #2
  }
}
 8007268:	4618      	mov	r0, r3
 800726a:	3730      	adds	r7, #48	@ 0x30
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b0ba      	sub	sp, #232	@ 0xe8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	695b      	ldr	r3, [r3, #20]
 8007292:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007296:	2300      	movs	r3, #0
 8007298:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800729c:	2300      	movs	r3, #0
 800729e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072a6:	f003 030f 	and.w	r3, r3, #15
 80072aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80072ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10f      	bne.n	80072d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ba:	f003 0320 	and.w	r3, r3, #32
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d009      	beq.n	80072d6 <HAL_UART_IRQHandler+0x66>
 80072c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072c6:	f003 0320 	and.w	r3, r3, #32
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d003      	beq.n	80072d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fda2 	bl	8007e18 <UART_Receive_IT>
      return;
 80072d4:	e273      	b.n	80077be <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 80de 	beq.w	800749c <HAL_UART_IRQHandler+0x22c>
 80072e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072e4:	f003 0301 	and.w	r3, r3, #1
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d106      	bne.n	80072fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80072ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 80d1 	beq.w	800749c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80072fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00b      	beq.n	800731e <HAL_UART_IRQHandler+0xae>
 8007306:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800730a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007316:	f043 0201 	orr.w	r2, r3, #1
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800731e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007322:	f003 0304 	and.w	r3, r3, #4
 8007326:	2b00      	cmp	r3, #0
 8007328:	d00b      	beq.n	8007342 <HAL_UART_IRQHandler+0xd2>
 800732a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b00      	cmp	r3, #0
 8007334:	d005      	beq.n	8007342 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800733a:	f043 0202 	orr.w	r2, r3, #2
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007346:	f003 0302 	and.w	r3, r3, #2
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00b      	beq.n	8007366 <HAL_UART_IRQHandler+0xf6>
 800734e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007352:	f003 0301 	and.w	r3, r3, #1
 8007356:	2b00      	cmp	r3, #0
 8007358:	d005      	beq.n	8007366 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800735e:	f043 0204 	orr.w	r2, r3, #4
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800736a:	f003 0308 	and.w	r3, r3, #8
 800736e:	2b00      	cmp	r3, #0
 8007370:	d011      	beq.n	8007396 <HAL_UART_IRQHandler+0x126>
 8007372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007376:	f003 0320 	and.w	r3, r3, #32
 800737a:	2b00      	cmp	r3, #0
 800737c:	d105      	bne.n	800738a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800737e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d005      	beq.n	8007396 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800738e:	f043 0208 	orr.w	r2, r3, #8
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 820a 	beq.w	80077b4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a4:	f003 0320 	and.w	r3, r3, #32
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d008      	beq.n	80073be <HAL_UART_IRQHandler+0x14e>
 80073ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b0:	f003 0320 	and.w	r3, r3, #32
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d002      	beq.n	80073be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 fd2d 	bl	8007e18 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	695b      	ldr	r3, [r3, #20]
 80073c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c8:	2b40      	cmp	r3, #64	@ 0x40
 80073ca:	bf0c      	ite	eq
 80073cc:	2301      	moveq	r3, #1
 80073ce:	2300      	movne	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073da:	f003 0308 	and.w	r3, r3, #8
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d103      	bne.n	80073ea <HAL_UART_IRQHandler+0x17a>
 80073e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d04f      	beq.n	800748a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 fc38 	bl	8007c60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	695b      	ldr	r3, [r3, #20]
 80073f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073fa:	2b40      	cmp	r3, #64	@ 0x40
 80073fc:	d141      	bne.n	8007482 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	3314      	adds	r3, #20
 8007404:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007408:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007414:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007418:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800741c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	3314      	adds	r3, #20
 8007426:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800742a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800742e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007432:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007436:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800743a:	e841 2300 	strex	r3, r2, [r1]
 800743e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007442:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1d9      	bne.n	80073fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800744e:	2b00      	cmp	r3, #0
 8007450:	d013      	beq.n	800747a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007456:	4a8a      	ldr	r2, [pc, #552]	@ (8007680 <HAL_UART_IRQHandler+0x410>)
 8007458:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745e:	4618      	mov	r0, r3
 8007460:	f7fb fd5a 	bl	8002f18 <HAL_DMA_Abort_IT>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d016      	beq.n	8007498 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800746e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007474:	4610      	mov	r0, r2
 8007476:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007478:	e00e      	b.n	8007498 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f9c0 	bl	8007800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007480:	e00a      	b.n	8007498 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 f9bc 	bl	8007800 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007488:	e006      	b.n	8007498 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f9b8 	bl	8007800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007496:	e18d      	b.n	80077b4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007498:	bf00      	nop
    return;
 800749a:	e18b      	b.n	80077b4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	f040 8167 	bne.w	8007774 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074aa:	f003 0310 	and.w	r3, r3, #16
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f000 8160 	beq.w	8007774 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80074b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074b8:	f003 0310 	and.w	r3, r3, #16
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f000 8159 	beq.w	8007774 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074c2:	2300      	movs	r3, #0
 80074c4:	60bb      	str	r3, [r7, #8]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	60bb      	str	r3, [r7, #8]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	60bb      	str	r3, [r7, #8]
 80074d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	695b      	ldr	r3, [r3, #20]
 80074de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074e2:	2b40      	cmp	r3, #64	@ 0x40
 80074e4:	f040 80ce 	bne.w	8007684 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80a9 	beq.w	8007650 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007502:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007506:	429a      	cmp	r2, r3
 8007508:	f080 80a2 	bcs.w	8007650 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007512:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007518:	69db      	ldr	r3, [r3, #28]
 800751a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800751e:	f000 8088 	beq.w	8007632 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	330c      	adds	r3, #12
 8007528:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007530:	e853 3f00 	ldrex	r3, [r3]
 8007534:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007538:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800753c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007540:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	330c      	adds	r3, #12
 800754a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800754e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007552:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007556:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800755a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800755e:	e841 2300 	strex	r3, r2, [r1]
 8007562:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007566:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1d9      	bne.n	8007522 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3314      	adds	r3, #20
 8007574:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007576:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007578:	e853 3f00 	ldrex	r3, [r3]
 800757c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800757e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007580:	f023 0301 	bic.w	r3, r3, #1
 8007584:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	3314      	adds	r3, #20
 800758e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007592:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007596:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007598:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800759a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800759e:	e841 2300 	strex	r3, r2, [r1]
 80075a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1e1      	bne.n	800756e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	3314      	adds	r3, #20
 80075b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	3314      	adds	r3, #20
 80075ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075d6:	e841 2300 	strex	r3, r2, [r1]
 80075da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1e3      	bne.n	80075aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2220      	movs	r2, #32
 80075e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	330c      	adds	r3, #12
 80075f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075fa:	e853 3f00 	ldrex	r3, [r3]
 80075fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007602:	f023 0310 	bic.w	r3, r3, #16
 8007606:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	330c      	adds	r3, #12
 8007610:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007614:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007616:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007618:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800761a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800761c:	e841 2300 	strex	r3, r2, [r1]
 8007620:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007624:	2b00      	cmp	r3, #0
 8007626:	d1e3      	bne.n	80075f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800762c:	4618      	mov	r0, r3
 800762e:	f7fb fc03 	bl	8002e38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	2202      	movs	r2, #2
 8007636:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007640:	b29b      	uxth	r3, r3
 8007642:	1ad3      	subs	r3, r2, r3
 8007644:	b29b      	uxth	r3, r3
 8007646:	4619      	mov	r1, r3
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7f9 f8a1 	bl	8000790 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800764e:	e0b3      	b.n	80077b8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007654:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007658:	429a      	cmp	r2, r3
 800765a:	f040 80ad 	bne.w	80077b8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007662:	69db      	ldr	r3, [r3, #28]
 8007664:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007668:	f040 80a6 	bne.w	80077b8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007676:	4619      	mov	r1, r3
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f7f9 f889 	bl	8000790 <HAL_UARTEx_RxEventCallback>
      return;
 800767e:	e09b      	b.n	80077b8 <HAL_UART_IRQHandler+0x548>
 8007680:	08007d27 	.word	0x08007d27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800768c:	b29b      	uxth	r3, r3
 800768e:	1ad3      	subs	r3, r2, r3
 8007690:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007698:	b29b      	uxth	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	f000 808e 	beq.w	80077bc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80076a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	f000 8089 	beq.w	80077bc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	330c      	adds	r3, #12
 80076b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b4:	e853 3f00 	ldrex	r3, [r3]
 80076b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	330c      	adds	r3, #12
 80076ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80076ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80076d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076d6:	e841 2300 	strex	r3, r2, [r1]
 80076da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1e3      	bne.n	80076aa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3314      	adds	r3, #20
 80076e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	623b      	str	r3, [r7, #32]
   return(result);
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	f023 0301 	bic.w	r3, r3, #1
 80076f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	3314      	adds	r3, #20
 8007702:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007706:	633a      	str	r2, [r7, #48]	@ 0x30
 8007708:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800770c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800770e:	e841 2300 	strex	r3, r2, [r1]
 8007712:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1e3      	bne.n	80076e2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2220      	movs	r2, #32
 800771e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	330c      	adds	r3, #12
 800772e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	e853 3f00 	ldrex	r3, [r3]
 8007736:	60fb      	str	r3, [r7, #12]
   return(result);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	f023 0310 	bic.w	r3, r3, #16
 800773e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	330c      	adds	r3, #12
 8007748:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800774c:	61fa      	str	r2, [r7, #28]
 800774e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	69b9      	ldr	r1, [r7, #24]
 8007752:	69fa      	ldr	r2, [r7, #28]
 8007754:	e841 2300 	strex	r3, r2, [r1]
 8007758:	617b      	str	r3, [r7, #20]
   return(result);
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e3      	bne.n	8007728 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2202      	movs	r2, #2
 8007764:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007766:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800776a:	4619      	mov	r1, r3
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f7f9 f80f 	bl	8000790 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007772:	e023      	b.n	80077bc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800777c:	2b00      	cmp	r3, #0
 800777e:	d009      	beq.n	8007794 <HAL_UART_IRQHandler+0x524>
 8007780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007788:	2b00      	cmp	r3, #0
 800778a:	d003      	beq.n	8007794 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 fadb 	bl	8007d48 <UART_Transmit_IT>
    return;
 8007792:	e014      	b.n	80077be <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800779c:	2b00      	cmp	r3, #0
 800779e:	d00e      	beq.n	80077be <HAL_UART_IRQHandler+0x54e>
 80077a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d008      	beq.n	80077be <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fb1b 	bl	8007de8 <UART_EndTransmit_IT>
    return;
 80077b2:	e004      	b.n	80077be <HAL_UART_IRQHandler+0x54e>
    return;
 80077b4:	bf00      	nop
 80077b6:	e002      	b.n	80077be <HAL_UART_IRQHandler+0x54e>
      return;
 80077b8:	bf00      	nop
 80077ba:	e000      	b.n	80077be <HAL_UART_IRQHandler+0x54e>
      return;
 80077bc:	bf00      	nop
  }
}
 80077be:	37e8      	adds	r7, #232	@ 0xe8
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b09c      	sub	sp, #112	@ 0x70
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007820:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800782c:	2b00      	cmp	r3, #0
 800782e:	d172      	bne.n	8007916 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007832:	2200      	movs	r2, #0
 8007834:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007836:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	330c      	adds	r3, #12
 800783c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800783e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007840:	e853 3f00 	ldrex	r3, [r3]
 8007844:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007846:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800784c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800784e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	330c      	adds	r3, #12
 8007854:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007856:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007858:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800785a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800785c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800785e:	e841 2300 	strex	r3, r2, [r1]
 8007862:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007864:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007866:	2b00      	cmp	r3, #0
 8007868:	d1e5      	bne.n	8007836 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800786a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	3314      	adds	r3, #20
 8007870:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007874:	e853 3f00 	ldrex	r3, [r3]
 8007878:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800787a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800787c:	f023 0301 	bic.w	r3, r3, #1
 8007880:	667b      	str	r3, [r7, #100]	@ 0x64
 8007882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3314      	adds	r3, #20
 8007888:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800788a:	647a      	str	r2, [r7, #68]	@ 0x44
 800788c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007890:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007892:	e841 2300 	strex	r3, r2, [r1]
 8007896:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789a:	2b00      	cmp	r3, #0
 800789c:	d1e5      	bne.n	800786a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800789e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	3314      	adds	r3, #20
 80078a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a8:	e853 3f00 	ldrex	r3, [r3]
 80078ac:	623b      	str	r3, [r7, #32]
   return(result);
 80078ae:	6a3b      	ldr	r3, [r7, #32]
 80078b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80078b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	3314      	adds	r3, #20
 80078bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80078be:	633a      	str	r2, [r7, #48]	@ 0x30
 80078c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078c6:	e841 2300 	strex	r3, r2, [r1]
 80078ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d1e5      	bne.n	800789e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80078d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078d4:	2220      	movs	r2, #32
 80078d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d119      	bne.n	8007916 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	330c      	adds	r3, #12
 80078e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	e853 3f00 	ldrex	r3, [r3]
 80078f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f023 0310 	bic.w	r3, r3, #16
 80078f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	330c      	adds	r3, #12
 8007900:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007902:	61fa      	str	r2, [r7, #28]
 8007904:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	69b9      	ldr	r1, [r7, #24]
 8007908:	69fa      	ldr	r2, [r7, #28]
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	617b      	str	r3, [r7, #20]
   return(result);
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e5      	bne.n	80078e2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007916:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007918:	2200      	movs	r2, #0
 800791a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800791c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800791e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007920:	2b01      	cmp	r3, #1
 8007922:	d106      	bne.n	8007932 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007924:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007926:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007928:	4619      	mov	r1, r3
 800792a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800792c:	f7f8 ff30 	bl	8000790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007930:	e002      	b.n	8007938 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007932:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007934:	f7ff ff50 	bl	80077d8 <HAL_UART_RxCpltCallback>
}
 8007938:	bf00      	nop
 800793a:	3770      	adds	r7, #112	@ 0x70
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800794c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2201      	movs	r2, #1
 8007952:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007958:	2b01      	cmp	r3, #1
 800795a:	d108      	bne.n	800796e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007960:	085b      	lsrs	r3, r3, #1
 8007962:	b29b      	uxth	r3, r3
 8007964:	4619      	mov	r1, r3
 8007966:	68f8      	ldr	r0, [r7, #12]
 8007968:	f7f8 ff12 	bl	8000790 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800796c:	e002      	b.n	8007974 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800796e:	68f8      	ldr	r0, [r7, #12]
 8007970:	f7ff ff3c 	bl	80077ec <HAL_UART_RxHalfCpltCallback>
}
 8007974:	bf00      	nop
 8007976:	3710      	adds	r7, #16
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007984:	2300      	movs	r3, #0
 8007986:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800798c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	695b      	ldr	r3, [r3, #20]
 8007994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007998:	2b80      	cmp	r3, #128	@ 0x80
 800799a:	bf0c      	ite	eq
 800799c:	2301      	moveq	r3, #1
 800799e:	2300      	movne	r3, #0
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b21      	cmp	r3, #33	@ 0x21
 80079ae:	d108      	bne.n	80079c2 <UART_DMAError+0x46>
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d005      	beq.n	80079c2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	2200      	movs	r2, #0
 80079ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80079bc:	68b8      	ldr	r0, [r7, #8]
 80079be:	f000 f927 	bl	8007c10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	695b      	ldr	r3, [r3, #20]
 80079c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079cc:	2b40      	cmp	r3, #64	@ 0x40
 80079ce:	bf0c      	ite	eq
 80079d0:	2301      	moveq	r3, #1
 80079d2:	2300      	movne	r3, #0
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	2b22      	cmp	r3, #34	@ 0x22
 80079e2:	d108      	bne.n	80079f6 <UART_DMAError+0x7a>
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d005      	beq.n	80079f6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	2200      	movs	r2, #0
 80079ee:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80079f0:	68b8      	ldr	r0, [r7, #8]
 80079f2:	f000 f935 	bl	8007c60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079fa:	f043 0210 	orr.w	r2, r3, #16
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a02:	68b8      	ldr	r0, [r7, #8]
 8007a04:	f7ff fefc 	bl	8007800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a08:	bf00      	nop
 8007a0a:	3710      	adds	r7, #16
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	60b9      	str	r1, [r7, #8]
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a20:	e03b      	b.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a22:	6a3b      	ldr	r3, [r7, #32]
 8007a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a28:	d037      	beq.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a2a:	f7fa ffbd 	bl	80029a8 <HAL_GetTick>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	6a3a      	ldr	r2, [r7, #32]
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d302      	bcc.n	8007a40 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d101      	bne.n	8007a44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a40:	2303      	movs	r3, #3
 8007a42:	e03a      	b.n	8007aba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	f003 0304 	and.w	r3, r3, #4
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d023      	beq.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	2b80      	cmp	r3, #128	@ 0x80
 8007a56:	d020      	beq.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	2b40      	cmp	r3, #64	@ 0x40
 8007a5c:	d01d      	beq.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0308 	and.w	r3, r3, #8
 8007a68:	2b08      	cmp	r3, #8
 8007a6a:	d116      	bne.n	8007a9a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	617b      	str	r3, [r7, #20]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	617b      	str	r3, [r7, #20]
 8007a80:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a82:	68f8      	ldr	r0, [r7, #12]
 8007a84:	f000 f8ec 	bl	8007c60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2208      	movs	r2, #8
 8007a8c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e00f      	b.n	8007aba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	4013      	ands	r3, r2
 8007aa4:	68ba      	ldr	r2, [r7, #8]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	bf0c      	ite	eq
 8007aaa:	2301      	moveq	r3, #1
 8007aac:	2300      	movne	r3, #0
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	79fb      	ldrb	r3, [r7, #7]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d0b4      	beq.n	8007a22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3718      	adds	r7, #24
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
	...

08007ac4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b098      	sub	sp, #96	@ 0x60
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	4613      	mov	r3, r2
 8007ad0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	88fa      	ldrh	r2, [r7, #6]
 8007adc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2222      	movs	r2, #34	@ 0x22
 8007ae8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af0:	4a44      	ldr	r2, [pc, #272]	@ (8007c04 <UART_Start_Receive_DMA+0x140>)
 8007af2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af8:	4a43      	ldr	r2, [pc, #268]	@ (8007c08 <UART_Start_Receive_DMA+0x144>)
 8007afa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b00:	4a42      	ldr	r2, [pc, #264]	@ (8007c0c <UART_Start_Receive_DMA+0x148>)
 8007b02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b08:	2200      	movs	r2, #0
 8007b0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007b0c:	f107 0308 	add.w	r3, r7, #8
 8007b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	3304      	adds	r3, #4
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	88fb      	ldrh	r3, [r7, #6]
 8007b24:	f7fb f930 	bl	8002d88 <HAL_DMA_Start_IT>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d008      	beq.n	8007b40 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	2210      	movs	r2, #16
 8007b32:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e05d      	b.n	8007bfc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007b40:	2300      	movs	r3, #0
 8007b42:	613b      	str	r3, [r7, #16]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	613b      	str	r3, [r7, #16]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	685b      	ldr	r3, [r3, #4]
 8007b52:	613b      	str	r3, [r7, #16]
 8007b54:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	691b      	ldr	r3, [r3, #16]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d019      	beq.n	8007b92 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	330c      	adds	r3, #12
 8007b64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b68:	e853 3f00 	ldrex	r3, [r3]
 8007b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	330c      	adds	r3, #12
 8007b7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007b7e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007b80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b82:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007b84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007b86:	e841 2300 	strex	r3, r2, [r1]
 8007b8a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d1e5      	bne.n	8007b5e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	3314      	adds	r3, #20
 8007b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b9c:	e853 3f00 	ldrex	r3, [r3]
 8007ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba4:	f043 0301 	orr.w	r3, r3, #1
 8007ba8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	3314      	adds	r3, #20
 8007bb0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007bb2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007bb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007bb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007bba:	e841 2300 	strex	r3, r2, [r1]
 8007bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d1e5      	bne.n	8007b92 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	3314      	adds	r3, #20
 8007bcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	e853 3f00 	ldrex	r3, [r3]
 8007bd4:	617b      	str	r3, [r7, #20]
   return(result);
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	3314      	adds	r3, #20
 8007be4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007be6:	627a      	str	r2, [r7, #36]	@ 0x24
 8007be8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bea:	6a39      	ldr	r1, [r7, #32]
 8007bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bee:	e841 2300 	strex	r3, r2, [r1]
 8007bf2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d1e5      	bne.n	8007bc6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3760      	adds	r7, #96	@ 0x60
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}
 8007c04:	08007815 	.word	0x08007815
 8007c08:	08007941 	.word	0x08007941
 8007c0c:	0800797d 	.word	0x0800797d

08007c10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b089      	sub	sp, #36	@ 0x24
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	330c      	adds	r3, #12
 8007c1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	e853 3f00 	ldrex	r3, [r3]
 8007c26:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007c2e:	61fb      	str	r3, [r7, #28]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	330c      	adds	r3, #12
 8007c36:	69fa      	ldr	r2, [r7, #28]
 8007c38:	61ba      	str	r2, [r7, #24]
 8007c3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3c:	6979      	ldr	r1, [r7, #20]
 8007c3e:	69ba      	ldr	r2, [r7, #24]
 8007c40:	e841 2300 	strex	r3, r2, [r1]
 8007c44:	613b      	str	r3, [r7, #16]
   return(result);
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1e5      	bne.n	8007c18 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2220      	movs	r2, #32
 8007c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007c54:	bf00      	nop
 8007c56:	3724      	adds	r7, #36	@ 0x24
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b095      	sub	sp, #84	@ 0x54
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	330c      	adds	r3, #12
 8007c6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	330c      	adds	r3, #12
 8007c86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c88:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c90:	e841 2300 	strex	r3, r2, [r1]
 8007c94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1e5      	bne.n	8007c68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	3314      	adds	r3, #20
 8007ca2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca4:	6a3b      	ldr	r3, [r7, #32]
 8007ca6:	e853 3f00 	ldrex	r3, [r3]
 8007caa:	61fb      	str	r3, [r7, #28]
   return(result);
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	f023 0301 	bic.w	r3, r3, #1
 8007cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	3314      	adds	r3, #20
 8007cba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007cbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cc4:	e841 2300 	strex	r3, r2, [r1]
 8007cc8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1e5      	bne.n	8007c9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d119      	bne.n	8007d0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	330c      	adds	r3, #12
 8007cde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	e853 3f00 	ldrex	r3, [r3]
 8007ce6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	f023 0310 	bic.w	r3, r3, #16
 8007cee:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	330c      	adds	r3, #12
 8007cf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cf8:	61ba      	str	r2, [r7, #24]
 8007cfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cfc:	6979      	ldr	r1, [r7, #20]
 8007cfe:	69ba      	ldr	r2, [r7, #24]
 8007d00:	e841 2300 	strex	r3, r2, [r1]
 8007d04:	613b      	str	r3, [r7, #16]
   return(result);
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d1e5      	bne.n	8007cd8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007d1a:	bf00      	nop
 8007d1c:	3754      	adds	r7, #84	@ 0x54
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr

08007d26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d26:	b580      	push	{r7, lr}
 8007d28:	b084      	sub	sp, #16
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d3a:	68f8      	ldr	r0, [r7, #12]
 8007d3c:	f7ff fd60 	bl	8007800 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d40:	bf00      	nop
 8007d42:	3710      	adds	r7, #16
 8007d44:	46bd      	mov	sp, r7
 8007d46:	bd80      	pop	{r7, pc}

08007d48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b085      	sub	sp, #20
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	2b21      	cmp	r3, #33	@ 0x21
 8007d5a:	d13e      	bne.n	8007dda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d64:	d114      	bne.n	8007d90 <UART_Transmit_IT+0x48>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d110      	bne.n	8007d90 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6a1b      	ldr	r3, [r3, #32]
 8007d72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	881b      	ldrh	r3, [r3, #0]
 8007d78:	461a      	mov	r2, r3
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a1b      	ldr	r3, [r3, #32]
 8007d88:	1c9a      	adds	r2, r3, #2
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	621a      	str	r2, [r3, #32]
 8007d8e:	e008      	b.n	8007da2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	1c59      	adds	r1, r3, #1
 8007d96:	687a      	ldr	r2, [r7, #4]
 8007d98:	6211      	str	r1, [r2, #32]
 8007d9a:	781a      	ldrb	r2, [r3, #0]
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	3b01      	subs	r3, #1
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	4619      	mov	r1, r3
 8007db0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10f      	bne.n	8007dd6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68da      	ldr	r2, [r3, #12]
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007dc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68da      	ldr	r2, [r3, #12]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007dd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	e000      	b.n	8007ddc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007dda:	2302      	movs	r3, #2
  }
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	68da      	ldr	r2, [r3, #12]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007dfe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2220      	movs	r2, #32
 8007e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f7ff fcdb 	bl	80077c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007e0e:	2300      	movs	r3, #0
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3708      	adds	r7, #8
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}

08007e18 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b08c      	sub	sp, #48	@ 0x30
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007e20:	2300      	movs	r3, #0
 8007e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007e24:	2300      	movs	r3, #0
 8007e26:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b22      	cmp	r3, #34	@ 0x22
 8007e32:	f040 80aa 	bne.w	8007f8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e3e:	d115      	bne.n	8007e6c <UART_Receive_IT+0x54>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d111      	bne.n	8007e6c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e5a:	b29a      	uxth	r2, r3
 8007e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e64:	1c9a      	adds	r2, r3, #2
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8007e6a:	e024      	b.n	8007eb6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e7a:	d007      	beq.n	8007e8c <UART_Receive_IT+0x74>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d10a      	bne.n	8007e9a <UART_Receive_IT+0x82>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d106      	bne.n	8007e9a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e96:	701a      	strb	r2, [r3, #0]
 8007e98:	e008      	b.n	8007eac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eaa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb0:	1c5a      	adds	r2, r3, #1
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	3b01      	subs	r3, #1
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d15d      	bne.n	8007f86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68da      	ldr	r2, [r3, #12]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f022 0220 	bic.w	r2, r2, #32
 8007ed8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68da      	ldr	r2, [r3, #12]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ee8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	695a      	ldr	r2, [r3, #20]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f022 0201 	bic.w	r2, r2, #1
 8007ef8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2220      	movs	r2, #32
 8007efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d135      	bne.n	8007f7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2200      	movs	r2, #0
 8007f14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	e853 3f00 	ldrex	r3, [r3]
 8007f24:	613b      	str	r3, [r7, #16]
   return(result);
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	f023 0310 	bic.w	r3, r3, #16
 8007f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	330c      	adds	r3, #12
 8007f34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f36:	623a      	str	r2, [r7, #32]
 8007f38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3a:	69f9      	ldr	r1, [r7, #28]
 8007f3c:	6a3a      	ldr	r2, [r7, #32]
 8007f3e:	e841 2300 	strex	r3, r2, [r1]
 8007f42:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f44:	69bb      	ldr	r3, [r7, #24]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d1e5      	bne.n	8007f16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f003 0310 	and.w	r3, r3, #16
 8007f54:	2b10      	cmp	r3, #16
 8007f56:	d10a      	bne.n	8007f6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f58:	2300      	movs	r3, #0
 8007f5a:	60fb      	str	r3, [r7, #12]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	60fb      	str	r3, [r7, #12]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	60fb      	str	r3, [r7, #12]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f72:	4619      	mov	r1, r3
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f7f8 fc0b 	bl	8000790 <HAL_UARTEx_RxEventCallback>
 8007f7a:	e002      	b.n	8007f82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7ff fc2b 	bl	80077d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007f82:	2300      	movs	r3, #0
 8007f84:	e002      	b.n	8007f8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007f86:	2300      	movs	r3, #0
 8007f88:	e000      	b.n	8007f8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007f8a:	2302      	movs	r3, #2
  }
}
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	3730      	adds	r7, #48	@ 0x30
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}

08007f94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f98:	b0c0      	sub	sp, #256	@ 0x100
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fb0:	68d9      	ldr	r1, [r3, #12]
 8007fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	ea40 0301 	orr.w	r3, r0, r1
 8007fbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fc2:	689a      	ldr	r2, [r3, #8]
 8007fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	431a      	orrs	r2, r3
 8007fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fd0:	695b      	ldr	r3, [r3, #20]
 8007fd2:	431a      	orrs	r2, r3
 8007fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fd8:	69db      	ldr	r3, [r3, #28]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007fec:	f021 010c 	bic.w	r1, r1, #12
 8007ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007ffa:	430b      	orrs	r3, r1
 8007ffc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	695b      	ldr	r3, [r3, #20]
 8008006:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800800a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800800e:	6999      	ldr	r1, [r3, #24]
 8008010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	ea40 0301 	orr.w	r3, r0, r1
 800801a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800801c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	4b8f      	ldr	r3, [pc, #572]	@ (8008260 <UART_SetConfig+0x2cc>)
 8008024:	429a      	cmp	r2, r3
 8008026:	d005      	beq.n	8008034 <UART_SetConfig+0xa0>
 8008028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	4b8d      	ldr	r3, [pc, #564]	@ (8008264 <UART_SetConfig+0x2d0>)
 8008030:	429a      	cmp	r2, r3
 8008032:	d104      	bne.n	800803e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008034:	f7fc f92c 	bl	8004290 <HAL_RCC_GetPCLK2Freq>
 8008038:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800803c:	e003      	b.n	8008046 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800803e:	f7fc f913 	bl	8004268 <HAL_RCC_GetPCLK1Freq>
 8008042:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800804a:	69db      	ldr	r3, [r3, #28]
 800804c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008050:	f040 810c 	bne.w	800826c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008054:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008058:	2200      	movs	r2, #0
 800805a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800805e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008062:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008066:	4622      	mov	r2, r4
 8008068:	462b      	mov	r3, r5
 800806a:	1891      	adds	r1, r2, r2
 800806c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800806e:	415b      	adcs	r3, r3
 8008070:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008072:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008076:	4621      	mov	r1, r4
 8008078:	eb12 0801 	adds.w	r8, r2, r1
 800807c:	4629      	mov	r1, r5
 800807e:	eb43 0901 	adc.w	r9, r3, r1
 8008082:	f04f 0200 	mov.w	r2, #0
 8008086:	f04f 0300 	mov.w	r3, #0
 800808a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800808e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008092:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008096:	4690      	mov	r8, r2
 8008098:	4699      	mov	r9, r3
 800809a:	4623      	mov	r3, r4
 800809c:	eb18 0303 	adds.w	r3, r8, r3
 80080a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80080a4:	462b      	mov	r3, r5
 80080a6:	eb49 0303 	adc.w	r3, r9, r3
 80080aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80080ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	2200      	movs	r2, #0
 80080b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80080ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80080be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80080c2:	460b      	mov	r3, r1
 80080c4:	18db      	adds	r3, r3, r3
 80080c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80080c8:	4613      	mov	r3, r2
 80080ca:	eb42 0303 	adc.w	r3, r2, r3
 80080ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80080d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80080d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80080d8:	f7f8 f8da 	bl	8000290 <__aeabi_uldivmod>
 80080dc:	4602      	mov	r2, r0
 80080de:	460b      	mov	r3, r1
 80080e0:	4b61      	ldr	r3, [pc, #388]	@ (8008268 <UART_SetConfig+0x2d4>)
 80080e2:	fba3 2302 	umull	r2, r3, r3, r2
 80080e6:	095b      	lsrs	r3, r3, #5
 80080e8:	011c      	lsls	r4, r3, #4
 80080ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080ee:	2200      	movs	r2, #0
 80080f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80080f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80080fc:	4642      	mov	r2, r8
 80080fe:	464b      	mov	r3, r9
 8008100:	1891      	adds	r1, r2, r2
 8008102:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008104:	415b      	adcs	r3, r3
 8008106:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008108:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800810c:	4641      	mov	r1, r8
 800810e:	eb12 0a01 	adds.w	sl, r2, r1
 8008112:	4649      	mov	r1, r9
 8008114:	eb43 0b01 	adc.w	fp, r3, r1
 8008118:	f04f 0200 	mov.w	r2, #0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008124:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008128:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800812c:	4692      	mov	sl, r2
 800812e:	469b      	mov	fp, r3
 8008130:	4643      	mov	r3, r8
 8008132:	eb1a 0303 	adds.w	r3, sl, r3
 8008136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800813a:	464b      	mov	r3, r9
 800813c:	eb4b 0303 	adc.w	r3, fp, r3
 8008140:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008150:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008154:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008158:	460b      	mov	r3, r1
 800815a:	18db      	adds	r3, r3, r3
 800815c:	643b      	str	r3, [r7, #64]	@ 0x40
 800815e:	4613      	mov	r3, r2
 8008160:	eb42 0303 	adc.w	r3, r2, r3
 8008164:	647b      	str	r3, [r7, #68]	@ 0x44
 8008166:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800816a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800816e:	f7f8 f88f 	bl	8000290 <__aeabi_uldivmod>
 8008172:	4602      	mov	r2, r0
 8008174:	460b      	mov	r3, r1
 8008176:	4611      	mov	r1, r2
 8008178:	4b3b      	ldr	r3, [pc, #236]	@ (8008268 <UART_SetConfig+0x2d4>)
 800817a:	fba3 2301 	umull	r2, r3, r3, r1
 800817e:	095b      	lsrs	r3, r3, #5
 8008180:	2264      	movs	r2, #100	@ 0x64
 8008182:	fb02 f303 	mul.w	r3, r2, r3
 8008186:	1acb      	subs	r3, r1, r3
 8008188:	00db      	lsls	r3, r3, #3
 800818a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800818e:	4b36      	ldr	r3, [pc, #216]	@ (8008268 <UART_SetConfig+0x2d4>)
 8008190:	fba3 2302 	umull	r2, r3, r3, r2
 8008194:	095b      	lsrs	r3, r3, #5
 8008196:	005b      	lsls	r3, r3, #1
 8008198:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800819c:	441c      	add	r4, r3
 800819e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081a2:	2200      	movs	r2, #0
 80081a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80081a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80081ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80081b0:	4642      	mov	r2, r8
 80081b2:	464b      	mov	r3, r9
 80081b4:	1891      	adds	r1, r2, r2
 80081b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80081b8:	415b      	adcs	r3, r3
 80081ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80081bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80081c0:	4641      	mov	r1, r8
 80081c2:	1851      	adds	r1, r2, r1
 80081c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80081c6:	4649      	mov	r1, r9
 80081c8:	414b      	adcs	r3, r1
 80081ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80081cc:	f04f 0200 	mov.w	r2, #0
 80081d0:	f04f 0300 	mov.w	r3, #0
 80081d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80081d8:	4659      	mov	r1, fp
 80081da:	00cb      	lsls	r3, r1, #3
 80081dc:	4651      	mov	r1, sl
 80081de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081e2:	4651      	mov	r1, sl
 80081e4:	00ca      	lsls	r2, r1, #3
 80081e6:	4610      	mov	r0, r2
 80081e8:	4619      	mov	r1, r3
 80081ea:	4603      	mov	r3, r0
 80081ec:	4642      	mov	r2, r8
 80081ee:	189b      	adds	r3, r3, r2
 80081f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80081f4:	464b      	mov	r3, r9
 80081f6:	460a      	mov	r2, r1
 80081f8:	eb42 0303 	adc.w	r3, r2, r3
 80081fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800820c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008210:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008214:	460b      	mov	r3, r1
 8008216:	18db      	adds	r3, r3, r3
 8008218:	62bb      	str	r3, [r7, #40]	@ 0x28
 800821a:	4613      	mov	r3, r2
 800821c:	eb42 0303 	adc.w	r3, r2, r3
 8008220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008222:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008226:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800822a:	f7f8 f831 	bl	8000290 <__aeabi_uldivmod>
 800822e:	4602      	mov	r2, r0
 8008230:	460b      	mov	r3, r1
 8008232:	4b0d      	ldr	r3, [pc, #52]	@ (8008268 <UART_SetConfig+0x2d4>)
 8008234:	fba3 1302 	umull	r1, r3, r3, r2
 8008238:	095b      	lsrs	r3, r3, #5
 800823a:	2164      	movs	r1, #100	@ 0x64
 800823c:	fb01 f303 	mul.w	r3, r1, r3
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	00db      	lsls	r3, r3, #3
 8008244:	3332      	adds	r3, #50	@ 0x32
 8008246:	4a08      	ldr	r2, [pc, #32]	@ (8008268 <UART_SetConfig+0x2d4>)
 8008248:	fba2 2303 	umull	r2, r3, r2, r3
 800824c:	095b      	lsrs	r3, r3, #5
 800824e:	f003 0207 	and.w	r2, r3, #7
 8008252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4422      	add	r2, r4
 800825a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800825c:	e106      	b.n	800846c <UART_SetConfig+0x4d8>
 800825e:	bf00      	nop
 8008260:	40011000 	.word	0x40011000
 8008264:	40011400 	.word	0x40011400
 8008268:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800826c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008270:	2200      	movs	r2, #0
 8008272:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008276:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800827a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800827e:	4642      	mov	r2, r8
 8008280:	464b      	mov	r3, r9
 8008282:	1891      	adds	r1, r2, r2
 8008284:	6239      	str	r1, [r7, #32]
 8008286:	415b      	adcs	r3, r3
 8008288:	627b      	str	r3, [r7, #36]	@ 0x24
 800828a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800828e:	4641      	mov	r1, r8
 8008290:	1854      	adds	r4, r2, r1
 8008292:	4649      	mov	r1, r9
 8008294:	eb43 0501 	adc.w	r5, r3, r1
 8008298:	f04f 0200 	mov.w	r2, #0
 800829c:	f04f 0300 	mov.w	r3, #0
 80082a0:	00eb      	lsls	r3, r5, #3
 80082a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80082a6:	00e2      	lsls	r2, r4, #3
 80082a8:	4614      	mov	r4, r2
 80082aa:	461d      	mov	r5, r3
 80082ac:	4643      	mov	r3, r8
 80082ae:	18e3      	adds	r3, r4, r3
 80082b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80082b4:	464b      	mov	r3, r9
 80082b6:	eb45 0303 	adc.w	r3, r5, r3
 80082ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80082be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80082ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80082ce:	f04f 0200 	mov.w	r2, #0
 80082d2:	f04f 0300 	mov.w	r3, #0
 80082d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80082da:	4629      	mov	r1, r5
 80082dc:	008b      	lsls	r3, r1, #2
 80082de:	4621      	mov	r1, r4
 80082e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082e4:	4621      	mov	r1, r4
 80082e6:	008a      	lsls	r2, r1, #2
 80082e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80082ec:	f7f7 ffd0 	bl	8000290 <__aeabi_uldivmod>
 80082f0:	4602      	mov	r2, r0
 80082f2:	460b      	mov	r3, r1
 80082f4:	4b60      	ldr	r3, [pc, #384]	@ (8008478 <UART_SetConfig+0x4e4>)
 80082f6:	fba3 2302 	umull	r2, r3, r3, r2
 80082fa:	095b      	lsrs	r3, r3, #5
 80082fc:	011c      	lsls	r4, r3, #4
 80082fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008302:	2200      	movs	r2, #0
 8008304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008308:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800830c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008310:	4642      	mov	r2, r8
 8008312:	464b      	mov	r3, r9
 8008314:	1891      	adds	r1, r2, r2
 8008316:	61b9      	str	r1, [r7, #24]
 8008318:	415b      	adcs	r3, r3
 800831a:	61fb      	str	r3, [r7, #28]
 800831c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008320:	4641      	mov	r1, r8
 8008322:	1851      	adds	r1, r2, r1
 8008324:	6139      	str	r1, [r7, #16]
 8008326:	4649      	mov	r1, r9
 8008328:	414b      	adcs	r3, r1
 800832a:	617b      	str	r3, [r7, #20]
 800832c:	f04f 0200 	mov.w	r2, #0
 8008330:	f04f 0300 	mov.w	r3, #0
 8008334:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008338:	4659      	mov	r1, fp
 800833a:	00cb      	lsls	r3, r1, #3
 800833c:	4651      	mov	r1, sl
 800833e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008342:	4651      	mov	r1, sl
 8008344:	00ca      	lsls	r2, r1, #3
 8008346:	4610      	mov	r0, r2
 8008348:	4619      	mov	r1, r3
 800834a:	4603      	mov	r3, r0
 800834c:	4642      	mov	r2, r8
 800834e:	189b      	adds	r3, r3, r2
 8008350:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008354:	464b      	mov	r3, r9
 8008356:	460a      	mov	r2, r1
 8008358:	eb42 0303 	adc.w	r3, r2, r3
 800835c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	67bb      	str	r3, [r7, #120]	@ 0x78
 800836a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800836c:	f04f 0200 	mov.w	r2, #0
 8008370:	f04f 0300 	mov.w	r3, #0
 8008374:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008378:	4649      	mov	r1, r9
 800837a:	008b      	lsls	r3, r1, #2
 800837c:	4641      	mov	r1, r8
 800837e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008382:	4641      	mov	r1, r8
 8008384:	008a      	lsls	r2, r1, #2
 8008386:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800838a:	f7f7 ff81 	bl	8000290 <__aeabi_uldivmod>
 800838e:	4602      	mov	r2, r0
 8008390:	460b      	mov	r3, r1
 8008392:	4611      	mov	r1, r2
 8008394:	4b38      	ldr	r3, [pc, #224]	@ (8008478 <UART_SetConfig+0x4e4>)
 8008396:	fba3 2301 	umull	r2, r3, r3, r1
 800839a:	095b      	lsrs	r3, r3, #5
 800839c:	2264      	movs	r2, #100	@ 0x64
 800839e:	fb02 f303 	mul.w	r3, r2, r3
 80083a2:	1acb      	subs	r3, r1, r3
 80083a4:	011b      	lsls	r3, r3, #4
 80083a6:	3332      	adds	r3, #50	@ 0x32
 80083a8:	4a33      	ldr	r2, [pc, #204]	@ (8008478 <UART_SetConfig+0x4e4>)
 80083aa:	fba2 2303 	umull	r2, r3, r2, r3
 80083ae:	095b      	lsrs	r3, r3, #5
 80083b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083b4:	441c      	add	r4, r3
 80083b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083ba:	2200      	movs	r2, #0
 80083bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80083be:	677a      	str	r2, [r7, #116]	@ 0x74
 80083c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80083c4:	4642      	mov	r2, r8
 80083c6:	464b      	mov	r3, r9
 80083c8:	1891      	adds	r1, r2, r2
 80083ca:	60b9      	str	r1, [r7, #8]
 80083cc:	415b      	adcs	r3, r3
 80083ce:	60fb      	str	r3, [r7, #12]
 80083d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80083d4:	4641      	mov	r1, r8
 80083d6:	1851      	adds	r1, r2, r1
 80083d8:	6039      	str	r1, [r7, #0]
 80083da:	4649      	mov	r1, r9
 80083dc:	414b      	adcs	r3, r1
 80083de:	607b      	str	r3, [r7, #4]
 80083e0:	f04f 0200 	mov.w	r2, #0
 80083e4:	f04f 0300 	mov.w	r3, #0
 80083e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80083ec:	4659      	mov	r1, fp
 80083ee:	00cb      	lsls	r3, r1, #3
 80083f0:	4651      	mov	r1, sl
 80083f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083f6:	4651      	mov	r1, sl
 80083f8:	00ca      	lsls	r2, r1, #3
 80083fa:	4610      	mov	r0, r2
 80083fc:	4619      	mov	r1, r3
 80083fe:	4603      	mov	r3, r0
 8008400:	4642      	mov	r2, r8
 8008402:	189b      	adds	r3, r3, r2
 8008404:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008406:	464b      	mov	r3, r9
 8008408:	460a      	mov	r2, r1
 800840a:	eb42 0303 	adc.w	r3, r2, r3
 800840e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	2200      	movs	r2, #0
 8008418:	663b      	str	r3, [r7, #96]	@ 0x60
 800841a:	667a      	str	r2, [r7, #100]	@ 0x64
 800841c:	f04f 0200 	mov.w	r2, #0
 8008420:	f04f 0300 	mov.w	r3, #0
 8008424:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008428:	4649      	mov	r1, r9
 800842a:	008b      	lsls	r3, r1, #2
 800842c:	4641      	mov	r1, r8
 800842e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008432:	4641      	mov	r1, r8
 8008434:	008a      	lsls	r2, r1, #2
 8008436:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800843a:	f7f7 ff29 	bl	8000290 <__aeabi_uldivmod>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	4b0d      	ldr	r3, [pc, #52]	@ (8008478 <UART_SetConfig+0x4e4>)
 8008444:	fba3 1302 	umull	r1, r3, r3, r2
 8008448:	095b      	lsrs	r3, r3, #5
 800844a:	2164      	movs	r1, #100	@ 0x64
 800844c:	fb01 f303 	mul.w	r3, r1, r3
 8008450:	1ad3      	subs	r3, r2, r3
 8008452:	011b      	lsls	r3, r3, #4
 8008454:	3332      	adds	r3, #50	@ 0x32
 8008456:	4a08      	ldr	r2, [pc, #32]	@ (8008478 <UART_SetConfig+0x4e4>)
 8008458:	fba2 2303 	umull	r2, r3, r2, r3
 800845c:	095b      	lsrs	r3, r3, #5
 800845e:	f003 020f 	and.w	r2, r3, #15
 8008462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	4422      	add	r2, r4
 800846a:	609a      	str	r2, [r3, #8]
}
 800846c:	bf00      	nop
 800846e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008472:	46bd      	mov	sp, r7
 8008474:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008478:	51eb851f 	.word	0x51eb851f

0800847c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800847c:	b084      	sub	sp, #16
 800847e:	b480      	push	{r7}
 8008480:	b085      	sub	sp, #20
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
 8008486:	f107 001c 	add.w	r0, r7, #28
 800848a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800848e:	2300      	movs	r3, #0
 8008490:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008492:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008494:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008496:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800849a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800849c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800849e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80084a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80084a2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80084a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80084a6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80084b6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	431a      	orrs	r2, r3
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80084c2:	2300      	movs	r3, #0
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3714      	adds	r7, #20
 80084c8:	46bd      	mov	sp, r7
 80084ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ce:	b004      	add	sp, #16
 80084d0:	4770      	bx	lr

080084d2 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80084d2:	b480      	push	{r7}
 80084d4:	b083      	sub	sp, #12
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	370c      	adds	r7, #12
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr

0800850e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800850e:	b480      	push	{r7}
 8008510:	b083      	sub	sp, #12
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2203      	movs	r2, #3
 800851a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800851c:	2300      	movs	r3, #0
}
 800851e:	4618      	mov	r0, r3
 8008520:	370c      	adds	r7, #12
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800852a:	b480      	push	{r7}
 800852c:	b083      	sub	sp, #12
 800852e:	af00      	add	r7, sp, #0
 8008530:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 0303 	and.w	r3, r3, #3
}
 800853a:	4618      	mov	r0, r3
 800853c:	370c      	adds	r7, #12
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr

08008546 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008546:	b480      	push	{r7}
 8008548:	b085      	sub	sp, #20
 800854a:	af00      	add	r7, sp, #0
 800854c:	6078      	str	r0, [r7, #4]
 800854e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008550:	2300      	movs	r3, #0
 8008552:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008564:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800856a:	431a      	orrs	r2, r3
                       Command->CPSM);
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008570:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	4313      	orrs	r3, r2
 8008576:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8008580:	f023 030f 	bic.w	r3, r3, #15
 8008584:	68fa      	ldr	r2, [r7, #12]
 8008586:	431a      	orrs	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800858c:	2300      	movs	r3, #0
}
 800858e:	4618      	mov	r0, r3
 8008590:	3714      	adds	r7, #20
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800859a:	b480      	push	{r7}
 800859c:	b083      	sub	sp, #12
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	691b      	ldr	r3, [r3, #16]
 80085a6:	b2db      	uxtb	r3, r3
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	370c      	adds	r7, #12
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	3314      	adds	r3, #20
 80085c2:	461a      	mov	r2, r3
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	4413      	add	r3, r2
 80085c8:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
}  
 80085ce:	4618      	mov	r0, r3
 80085d0:	3714      	adds	r7, #20
 80085d2:	46bd      	mov	sp, r7
 80085d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d8:	4770      	bx	lr

080085da <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80085da:	b480      	push	{r7}
 80085dc:	b085      	sub	sp, #20
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
 80085e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80085e4:	2300      	movs	r3, #0
 80085e6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	681a      	ldr	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008600:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008606:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800860c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	4313      	orrs	r3, r2
 8008612:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008618:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	431a      	orrs	r2, r3
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8008624:	2300      	movs	r3, #0

}
 8008626:	4618      	mov	r0, r3
 8008628:	3714      	adds	r7, #20
 800862a:	46bd      	mov	sp, r7
 800862c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008630:	4770      	bx	lr

08008632 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008632:	b580      	push	{r7, lr}
 8008634:	b088      	sub	sp, #32
 8008636:	af00      	add	r7, sp, #0
 8008638:	6078      	str	r0, [r7, #4]
 800863a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008640:	2310      	movs	r3, #16
 8008642:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008644:	2340      	movs	r3, #64	@ 0x40
 8008646:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008648:	2300      	movs	r3, #0
 800864a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800864c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008650:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008652:	f107 0308 	add.w	r3, r7, #8
 8008656:	4619      	mov	r1, r3
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f7ff ff74 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800865e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008662:	2110      	movs	r1, #16
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 fa19 	bl	8008a9c <SDMMC_GetCmdResp1>
 800866a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800866c:	69fb      	ldr	r3, [r7, #28]
}
 800866e:	4618      	mov	r0, r3
 8008670:	3720      	adds	r7, #32
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}

08008676 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008676:	b580      	push	{r7, lr}
 8008678:	b088      	sub	sp, #32
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
 800867e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008684:	2311      	movs	r3, #17
 8008686:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008688:	2340      	movs	r3, #64	@ 0x40
 800868a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800868c:	2300      	movs	r3, #0
 800868e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008690:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008694:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008696:	f107 0308 	add.w	r3, r7, #8
 800869a:	4619      	mov	r1, r3
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7ff ff52 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80086a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086a6:	2111      	movs	r1, #17
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f9f7 	bl	8008a9c <SDMMC_GetCmdResp1>
 80086ae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086b0:	69fb      	ldr	r3, [r7, #28]
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3720      	adds	r7, #32
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80086ba:	b580      	push	{r7, lr}
 80086bc:	b088      	sub	sp, #32
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80086c8:	2312      	movs	r3, #18
 80086ca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80086cc:	2340      	movs	r3, #64	@ 0x40
 80086ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80086d0:	2300      	movs	r3, #0
 80086d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80086d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086d8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80086da:	f107 0308 	add.w	r3, r7, #8
 80086de:	4619      	mov	r1, r3
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f7ff ff30 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80086e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086ea:	2112      	movs	r1, #18
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 f9d5 	bl	8008a9c <SDMMC_GetCmdResp1>
 80086f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80086f4:	69fb      	ldr	r3, [r7, #28]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3720      	adds	r7, #32
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b088      	sub	sp, #32
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
 8008706:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800870c:	2318      	movs	r3, #24
 800870e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008710:	2340      	movs	r3, #64	@ 0x40
 8008712:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008714:	2300      	movs	r3, #0
 8008716:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008718:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800871c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800871e:	f107 0308 	add.w	r3, r7, #8
 8008722:	4619      	mov	r1, r3
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f7ff ff0e 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800872a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800872e:	2118      	movs	r1, #24
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f000 f9b3 	bl	8008a9c <SDMMC_GetCmdResp1>
 8008736:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008738:	69fb      	ldr	r3, [r7, #28]
}
 800873a:	4618      	mov	r0, r3
 800873c:	3720      	adds	r7, #32
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}

08008742 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008742:	b580      	push	{r7, lr}
 8008744:	b088      	sub	sp, #32
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
 800874a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008750:	2319      	movs	r3, #25
 8008752:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008754:	2340      	movs	r3, #64	@ 0x40
 8008756:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008758:	2300      	movs	r3, #0
 800875a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800875c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008760:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008762:	f107 0308 	add.w	r3, r7, #8
 8008766:	4619      	mov	r1, r3
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f7ff feec 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800876e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008772:	2119      	movs	r1, #25
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 f991 	bl	8008a9c <SDMMC_GetCmdResp1>
 800877a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800877c:	69fb      	ldr	r3, [r7, #28]
}
 800877e:	4618      	mov	r0, r3
 8008780:	3720      	adds	r7, #32
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
	...

08008788 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b088      	sub	sp, #32
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008790:	2300      	movs	r3, #0
 8008792:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008794:	230c      	movs	r3, #12
 8008796:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008798:	2340      	movs	r3, #64	@ 0x40
 800879a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800879c:	2300      	movs	r3, #0
 800879e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80087a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80087a6:	f107 0308 	add.w	r3, r7, #8
 80087aa:	4619      	mov	r1, r3
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f7ff feca 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80087b2:	4a05      	ldr	r2, [pc, #20]	@ (80087c8 <SDMMC_CmdStopTransfer+0x40>)
 80087b4:	210c      	movs	r1, #12
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f000 f970 	bl	8008a9c <SDMMC_GetCmdResp1>
 80087bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80087be:	69fb      	ldr	r3, [r7, #28]
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3720      	adds	r7, #32
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}
 80087c8:	05f5e100 	.word	0x05f5e100

080087cc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b08a      	sub	sp, #40	@ 0x28
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80087dc:	2307      	movs	r3, #7
 80087de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80087e0:	2340      	movs	r3, #64	@ 0x40
 80087e2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80087e4:	2300      	movs	r3, #0
 80087e6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80087e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80087ec:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80087ee:	f107 0310 	add.w	r3, r7, #16
 80087f2:	4619      	mov	r1, r3
 80087f4:	68f8      	ldr	r0, [r7, #12]
 80087f6:	f7ff fea6 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80087fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087fe:	2107      	movs	r1, #7
 8008800:	68f8      	ldr	r0, [r7, #12]
 8008802:	f000 f94b 	bl	8008a9c <SDMMC_GetCmdResp1>
 8008806:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8008808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800880a:	4618      	mov	r0, r3
 800880c:	3728      	adds	r7, #40	@ 0x28
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008812:	b580      	push	{r7, lr}
 8008814:	b088      	sub	sp, #32
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800881a:	2300      	movs	r3, #0
 800881c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800881e:	2300      	movs	r3, #0
 8008820:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008822:	2300      	movs	r3, #0
 8008824:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008826:	2300      	movs	r3, #0
 8008828:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800882a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800882e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008830:	f107 0308 	add.w	r3, r7, #8
 8008834:	4619      	mov	r1, r3
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f7ff fe85 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f000 fb65 	bl	8008f0c <SDMMC_GetCmdError>
 8008842:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008844:	69fb      	ldr	r3, [r7, #28]
}
 8008846:	4618      	mov	r0, r3
 8008848:	3720      	adds	r7, #32
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}

0800884e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800884e:	b580      	push	{r7, lr}
 8008850:	b088      	sub	sp, #32
 8008852:	af00      	add	r7, sp, #0
 8008854:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008856:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800885a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800885c:	2308      	movs	r3, #8
 800885e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008860:	2340      	movs	r3, #64	@ 0x40
 8008862:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008864:	2300      	movs	r3, #0
 8008866:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800886c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800886e:	f107 0308 	add.w	r3, r7, #8
 8008872:	4619      	mov	r1, r3
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff fe66 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 faf8 	bl	8008e70 <SDMMC_GetCmdResp7>
 8008880:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008882:	69fb      	ldr	r3, [r7, #28]
}
 8008884:	4618      	mov	r0, r3
 8008886:	3720      	adds	r7, #32
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b088      	sub	sp, #32
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
 8008894:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800889a:	2337      	movs	r3, #55	@ 0x37
 800889c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800889e:	2340      	movs	r3, #64	@ 0x40
 80088a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80088a2:	2300      	movs	r3, #0
 80088a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80088a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80088ac:	f107 0308 	add.w	r3, r7, #8
 80088b0:	4619      	mov	r1, r3
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7ff fe47 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80088b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088bc:	2137      	movs	r1, #55	@ 0x37
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f8ec 	bl	8008a9c <SDMMC_GetCmdResp1>
 80088c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80088c6:	69fb      	ldr	r3, [r7, #28]
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3720      	adds	r7, #32
 80088cc:	46bd      	mov	sp, r7
 80088ce:	bd80      	pop	{r7, pc}

080088d0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b088      	sub	sp, #32
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80088e6:	2329      	movs	r3, #41	@ 0x29
 80088e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80088ea:	2340      	movs	r3, #64	@ 0x40
 80088ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80088ee:	2300      	movs	r3, #0
 80088f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80088f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80088f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80088f8:	f107 0308 	add.w	r3, r7, #8
 80088fc:	4619      	mov	r1, r3
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f7ff fe21 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 f9ff 	bl	8008d08 <SDMMC_GetCmdResp3>
 800890a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800890c:	69fb      	ldr	r3, [r7, #28]
}
 800890e:	4618      	mov	r0, r3
 8008910:	3720      	adds	r7, #32
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}

08008916 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008916:	b580      	push	{r7, lr}
 8008918:	b088      	sub	sp, #32
 800891a:	af00      	add	r7, sp, #0
 800891c:	6078      	str	r0, [r7, #4]
 800891e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008924:	2306      	movs	r3, #6
 8008926:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008928:	2340      	movs	r3, #64	@ 0x40
 800892a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800892c:	2300      	movs	r3, #0
 800892e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008930:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008934:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008936:	f107 0308 	add.w	r3, r7, #8
 800893a:	4619      	mov	r1, r3
 800893c:	6878      	ldr	r0, [r7, #4]
 800893e:	f7ff fe02 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008946:	2106      	movs	r1, #6
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 f8a7 	bl	8008a9c <SDMMC_GetCmdResp1>
 800894e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008950:	69fb      	ldr	r3, [r7, #28]
}
 8008952:	4618      	mov	r0, r3
 8008954:	3720      	adds	r7, #32
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b088      	sub	sp, #32
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008962:	2300      	movs	r3, #0
 8008964:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008966:	2333      	movs	r3, #51	@ 0x33
 8008968:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800896a:	2340      	movs	r3, #64	@ 0x40
 800896c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800896e:	2300      	movs	r3, #0
 8008970:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008972:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008976:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008978:	f107 0308 	add.w	r3, r7, #8
 800897c:	4619      	mov	r1, r3
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f7ff fde1 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008988:	2133      	movs	r1, #51	@ 0x33
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 f886 	bl	8008a9c <SDMMC_GetCmdResp1>
 8008990:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008992:	69fb      	ldr	r3, [r7, #28]
}
 8008994:	4618      	mov	r0, r3
 8008996:	3720      	adds	r7, #32
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}

0800899c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b088      	sub	sp, #32
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80089a4:	2300      	movs	r3, #0
 80089a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80089a8:	2302      	movs	r3, #2
 80089aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80089ac:	23c0      	movs	r3, #192	@ 0xc0
 80089ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089b0:	2300      	movs	r3, #0
 80089b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089ba:	f107 0308 	add.w	r3, r7, #8
 80089be:	4619      	mov	r1, r3
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f7ff fdc0 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 f956 	bl	8008c78 <SDMMC_GetCmdResp2>
 80089cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089ce:	69fb      	ldr	r3, [r7, #28]
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3720      	adds	r7, #32
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b088      	sub	sp, #32
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80089e6:	2309      	movs	r3, #9
 80089e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80089ea:	23c0      	movs	r3, #192	@ 0xc0
 80089ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089ee:	2300      	movs	r3, #0
 80089f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80089f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089f8:	f107 0308 	add.w	r3, r7, #8
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7ff fda1 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	f000 f937 	bl	8008c78 <SDMMC_GetCmdResp2>
 8008a0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a0c:	69fb      	ldr	r3, [r7, #28]
}
 8008a0e:	4618      	mov	r0, r3
 8008a10:	3720      	adds	r7, #32
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bd80      	pop	{r7, pc}

08008a16 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008a16:	b580      	push	{r7, lr}
 8008a18:	b088      	sub	sp, #32
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
 8008a1e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008a20:	2300      	movs	r3, #0
 8008a22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008a24:	2303      	movs	r3, #3
 8008a26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a28:	2340      	movs	r3, #64	@ 0x40
 8008a2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a34:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a36:	f107 0308 	add.w	r3, r7, #8
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7ff fd82 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008a42:	683a      	ldr	r2, [r7, #0]
 8008a44:	2103      	movs	r1, #3
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f000 f99c 	bl	8008d84 <SDMMC_GetCmdResp6>
 8008a4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a4e:	69fb      	ldr	r3, [r7, #28]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3720      	adds	r7, #32
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b088      	sub	sp, #32
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008a66:	230d      	movs	r3, #13
 8008a68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a6a:	2340      	movs	r3, #64	@ 0x40
 8008a6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a76:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a78:	f107 0308 	add.w	r3, r7, #8
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f7ff fd61 	bl	8008546 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a88:	210d      	movs	r1, #13
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f806 	bl	8008a9c <SDMMC_GetCmdResp1>
 8008a90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a92:	69fb      	ldr	r3, [r7, #28]
}
 8008a94:	4618      	mov	r0, r3
 8008a96:	3720      	adds	r7, #32
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}

08008a9c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008a9c:	b580      	push	{r7, lr}
 8008a9e:	b088      	sub	sp, #32
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	60f8      	str	r0, [r7, #12]
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	607a      	str	r2, [r7, #4]
 8008aa8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008aaa:	4b70      	ldr	r3, [pc, #448]	@ (8008c6c <SDMMC_GetCmdResp1+0x1d0>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	4a70      	ldr	r2, [pc, #448]	@ (8008c70 <SDMMC_GetCmdResp1+0x1d4>)
 8008ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab4:	0a5a      	lsrs	r2, r3, #9
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	fb02 f303 	mul.w	r3, r2, r3
 8008abc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	1e5a      	subs	r2, r3, #1
 8008ac2:	61fa      	str	r2, [r7, #28]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d102      	bne.n	8008ace <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ac8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008acc:	e0c9      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ad2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d0ef      	beq.n	8008abe <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d1ea      	bne.n	8008abe <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aec:	f003 0304 	and.w	r3, r3, #4
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d004      	beq.n	8008afe <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2204      	movs	r2, #4
 8008af8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008afa:	2304      	movs	r3, #4
 8008afc:	e0b1      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d004      	beq.n	8008b14 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2201      	movs	r2, #1
 8008b0e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b10:	2301      	movs	r3, #1
 8008b12:	e0a6      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	22c5      	movs	r2, #197	@ 0xc5
 8008b18:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008b1a:	68f8      	ldr	r0, [r7, #12]
 8008b1c:	f7ff fd3d 	bl	800859a <SDIO_GetCommandResponse>
 8008b20:	4603      	mov	r3, r0
 8008b22:	461a      	mov	r2, r3
 8008b24:	7afb      	ldrb	r3, [r7, #11]
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d001      	beq.n	8008b2e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e099      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008b2e:	2100      	movs	r1, #0
 8008b30:	68f8      	ldr	r0, [r7, #12]
 8008b32:	f7ff fd3f 	bl	80085b4 <SDIO_GetResponse>
 8008b36:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	4b4e      	ldr	r3, [pc, #312]	@ (8008c74 <SDMMC_GetCmdResp1+0x1d8>)
 8008b3c:	4013      	ands	r3, r2
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d101      	bne.n	8008b46 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008b42:	2300      	movs	r3, #0
 8008b44:	e08d      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	da02      	bge.n	8008b52 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008b4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008b50:	e087      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d001      	beq.n	8008b60 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008b5c:	2340      	movs	r3, #64	@ 0x40
 8008b5e:	e080      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d001      	beq.n	8008b6e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008b6a:	2380      	movs	r3, #128	@ 0x80
 8008b6c:	e079      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008b6e:	697b      	ldr	r3, [r7, #20]
 8008b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d002      	beq.n	8008b7e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008b78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008b7c:	e071      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d002      	beq.n	8008b8e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008b88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b8c:	e069      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d002      	beq.n	8008b9e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b9c:	e061      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008b9e:	697b      	ldr	r3, [r7, #20]
 8008ba0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d002      	beq.n	8008bae <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008ba8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008bac:	e059      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d002      	beq.n	8008bbe <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008bbc:	e051      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d002      	beq.n	8008bce <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008bc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008bcc:	e049      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d002      	beq.n	8008bde <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008bd8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008bdc:	e041      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d002      	beq.n	8008bee <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008be8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008bec:	e039      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d002      	beq.n	8008bfe <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008bf8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008bfc:	e031      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d002      	beq.n	8008c0e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008c08:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008c0c:	e029      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d002      	beq.n	8008c1e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008c18:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008c1c:	e021      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d002      	beq.n	8008c2e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008c28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008c2c:	e019      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d002      	beq.n	8008c3e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008c38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008c3c:	e011      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008c3e:	697b      	ldr	r3, [r7, #20]
 8008c40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008c48:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008c4c:	e009      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	f003 0308 	and.w	r3, r3, #8
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d002      	beq.n	8008c5e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008c58:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008c5c:	e001      	b.n	8008c62 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008c5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3720      	adds	r7, #32
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	bf00      	nop
 8008c6c:	20000010 	.word	0x20000010
 8008c70:	10624dd3 	.word	0x10624dd3
 8008c74:	fdffe008 	.word	0xfdffe008

08008c78 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b085      	sub	sp, #20
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008c80:	4b1f      	ldr	r3, [pc, #124]	@ (8008d00 <SDMMC_GetCmdResp2+0x88>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a1f      	ldr	r2, [pc, #124]	@ (8008d04 <SDMMC_GetCmdResp2+0x8c>)
 8008c86:	fba2 2303 	umull	r2, r3, r2, r3
 8008c8a:	0a5b      	lsrs	r3, r3, #9
 8008c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c90:	fb02 f303 	mul.w	r3, r2, r3
 8008c94:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	1e5a      	subs	r2, r3, #1
 8008c9a:	60fa      	str	r2, [r7, #12]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d102      	bne.n	8008ca6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ca0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008ca4:	e026      	b.n	8008cf4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008caa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d0ef      	beq.n	8008c96 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d1ea      	bne.n	8008c96 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cc4:	f003 0304 	and.w	r3, r3, #4
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d004      	beq.n	8008cd6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2204      	movs	r2, #4
 8008cd0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008cd2:	2304      	movs	r3, #4
 8008cd4:	e00e      	b.n	8008cf4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cda:	f003 0301 	and.w	r3, r3, #1
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d004      	beq.n	8008cec <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2201      	movs	r2, #1
 8008ce6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e003      	b.n	8008cf4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	22c5      	movs	r2, #197	@ 0xc5
 8008cf0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8008cf2:	2300      	movs	r3, #0
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	3714      	adds	r7, #20
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr
 8008d00:	20000010 	.word	0x20000010
 8008d04:	10624dd3 	.word	0x10624dd3

08008d08 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b085      	sub	sp, #20
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008d10:	4b1a      	ldr	r3, [pc, #104]	@ (8008d7c <SDMMC_GetCmdResp3+0x74>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4a1a      	ldr	r2, [pc, #104]	@ (8008d80 <SDMMC_GetCmdResp3+0x78>)
 8008d16:	fba2 2303 	umull	r2, r3, r2, r3
 8008d1a:	0a5b      	lsrs	r3, r3, #9
 8008d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d20:	fb02 f303 	mul.w	r3, r2, r3
 8008d24:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	1e5a      	subs	r2, r3, #1
 8008d2a:	60fa      	str	r2, [r7, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d102      	bne.n	8008d36 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008d30:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008d34:	e01b      	b.n	8008d6e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d3a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d0ef      	beq.n	8008d26 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d1ea      	bne.n	8008d26 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d54:	f003 0304 	and.w	r3, r3, #4
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d004      	beq.n	8008d66 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	2204      	movs	r2, #4
 8008d60:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008d62:	2304      	movs	r3, #4
 8008d64:	e003      	b.n	8008d6e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	22c5      	movs	r2, #197	@ 0xc5
 8008d6a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008d6c:	2300      	movs	r3, #0
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3714      	adds	r7, #20
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop
 8008d7c:	20000010 	.word	0x20000010
 8008d80:	10624dd3 	.word	0x10624dd3

08008d84 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b088      	sub	sp, #32
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	607a      	str	r2, [r7, #4]
 8008d90:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008d92:	4b35      	ldr	r3, [pc, #212]	@ (8008e68 <SDMMC_GetCmdResp6+0xe4>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a35      	ldr	r2, [pc, #212]	@ (8008e6c <SDMMC_GetCmdResp6+0xe8>)
 8008d98:	fba2 2303 	umull	r2, r3, r2, r3
 8008d9c:	0a5b      	lsrs	r3, r3, #9
 8008d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008da2:	fb02 f303 	mul.w	r3, r2, r3
 8008da6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008da8:	69fb      	ldr	r3, [r7, #28]
 8008daa:	1e5a      	subs	r2, r3, #1
 8008dac:	61fa      	str	r2, [r7, #28]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d102      	bne.n	8008db8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008db2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008db6:	e052      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dbc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008dbe:	69bb      	ldr	r3, [r7, #24]
 8008dc0:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d0ef      	beq.n	8008da8 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008dc8:	69bb      	ldr	r3, [r7, #24]
 8008dca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1ea      	bne.n	8008da8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dd6:	f003 0304 	and.w	r3, r3, #4
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d004      	beq.n	8008de8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	2204      	movs	r2, #4
 8008de2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008de4:	2304      	movs	r3, #4
 8008de6:	e03a      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dec:	f003 0301 	and.w	r3, r3, #1
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d004      	beq.n	8008dfe <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2201      	movs	r2, #1
 8008df8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e02f      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008dfe:	68f8      	ldr	r0, [r7, #12]
 8008e00:	f7ff fbcb 	bl	800859a <SDIO_GetCommandResponse>
 8008e04:	4603      	mov	r3, r0
 8008e06:	461a      	mov	r2, r3
 8008e08:	7afb      	ldrb	r3, [r7, #11]
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d001      	beq.n	8008e12 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e025      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	22c5      	movs	r2, #197	@ 0xc5
 8008e16:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008e18:	2100      	movs	r1, #0
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f7ff fbca 	bl	80085b4 <SDIO_GetResponse>
 8008e20:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d106      	bne.n	8008e3a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	0c1b      	lsrs	r3, r3, #16
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008e36:	2300      	movs	r3, #0
 8008e38:	e011      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d002      	beq.n	8008e4a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008e44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008e48:	e009      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d002      	beq.n	8008e5a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008e54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008e58:	e001      	b.n	8008e5e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008e5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3720      	adds	r7, #32
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	20000010 	.word	0x20000010
 8008e6c:	10624dd3 	.word	0x10624dd3

08008e70 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b085      	sub	sp, #20
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e78:	4b22      	ldr	r3, [pc, #136]	@ (8008f04 <SDMMC_GetCmdResp7+0x94>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a22      	ldr	r2, [pc, #136]	@ (8008f08 <SDMMC_GetCmdResp7+0x98>)
 8008e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e82:	0a5b      	lsrs	r3, r3, #9
 8008e84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008e88:	fb02 f303 	mul.w	r3, r2, r3
 8008e8c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	1e5a      	subs	r2, r3, #1
 8008e92:	60fa      	str	r2, [r7, #12]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d102      	bne.n	8008e9e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e98:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008e9c:	e02c      	b.n	8008ef8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ea2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d0ef      	beq.n	8008e8e <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1ea      	bne.n	8008e8e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ebc:	f003 0304 	and.w	r3, r3, #4
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d004      	beq.n	8008ece <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2204      	movs	r2, #4
 8008ec8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008eca:	2304      	movs	r3, #4
 8008ecc:	e014      	b.n	8008ef8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ed2:	f003 0301 	and.w	r3, r3, #1
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d004      	beq.n	8008ee4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2201      	movs	r2, #1
 8008ede:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	e009      	b.n	8008ef8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ee8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d002      	beq.n	8008ef6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2240      	movs	r2, #64	@ 0x40
 8008ef4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008ef6:	2300      	movs	r3, #0
  
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	3714      	adds	r7, #20
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr
 8008f04:	20000010 	.word	0x20000010
 8008f08:	10624dd3 	.word	0x10624dd3

08008f0c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b085      	sub	sp, #20
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f14:	4b11      	ldr	r3, [pc, #68]	@ (8008f5c <SDMMC_GetCmdError+0x50>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a11      	ldr	r2, [pc, #68]	@ (8008f60 <SDMMC_GetCmdError+0x54>)
 8008f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f1e:	0a5b      	lsrs	r3, r3, #9
 8008f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f24:	fb02 f303 	mul.w	r3, r2, r3
 8008f28:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	1e5a      	subs	r2, r3, #1
 8008f2e:	60fa      	str	r2, [r7, #12]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d102      	bne.n	8008f3a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008f34:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008f38:	e009      	b.n	8008f4e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0f1      	beq.n	8008f2a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	22c5      	movs	r2, #197	@ 0xc5
 8008f4a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3714      	adds	r7, #20
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr
 8008f5a:	bf00      	nop
 8008f5c:	20000010 	.word	0x20000010
 8008f60:	10624dd3 	.word	0x10624dd3

08008f64 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f64:	b084      	sub	sp, #16
 8008f66:	b580      	push	{r7, lr}
 8008f68:	b084      	sub	sp, #16
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
 8008f6e:	f107 001c 	add.w	r0, r7, #28
 8008f72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f76:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008f7a:	2b01      	cmp	r3, #1
 8008f7c:	d123      	bne.n	8008fc6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f82:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	68db      	ldr	r3, [r3, #12]
 8008f8e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8008f92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008fa6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d105      	bne.n	8008fba <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	68db      	ldr	r3, [r3, #12]
 8008fb2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f000 faa0 	bl	8009500 <USB_CoreReset>
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	73fb      	strb	r3, [r7, #15]
 8008fc4:	e01b      	b.n	8008ffe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 fa94 	bl	8009500 <USB_CoreReset>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008fdc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d106      	bne.n	8008ff2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	639a      	str	r2, [r3, #56]	@ 0x38
 8008ff0:	e005      	b.n	8008ffe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ff6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008ffe:	7fbb      	ldrb	r3, [r7, #30]
 8009000:	2b01      	cmp	r3, #1
 8009002:	d10b      	bne.n	800901c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	689b      	ldr	r3, [r3, #8]
 8009008:	f043 0206 	orr.w	r2, r3, #6
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f043 0220 	orr.w	r2, r3, #32
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800901c:	7bfb      	ldrb	r3, [r7, #15]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009028:	b004      	add	sp, #16
 800902a:	4770      	bx	lr

0800902c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800902c:	b480      	push	{r7}
 800902e:	b083      	sub	sp, #12
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	689b      	ldr	r3, [r3, #8]
 8009038:	f023 0201 	bic.w	r2, r3, #1
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	370c      	adds	r7, #12
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr

0800904e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800904e:	b580      	push	{r7, lr}
 8009050:	b084      	sub	sp, #16
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
 8009056:	460b      	mov	r3, r1
 8009058:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800905a:	2300      	movs	r3, #0
 800905c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800906a:	78fb      	ldrb	r3, [r7, #3]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d115      	bne.n	800909c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	68db      	ldr	r3, [r3, #12]
 8009074:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800907c:	200a      	movs	r0, #10
 800907e:	f7f9 fc9f 	bl	80029c0 <HAL_Delay>
      ms += 10U;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	330a      	adds	r3, #10
 8009086:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 fa2b 	bl	80094e4 <USB_GetMode>
 800908e:	4603      	mov	r3, r0
 8009090:	2b01      	cmp	r3, #1
 8009092:	d01e      	beq.n	80090d2 <USB_SetCurrentMode+0x84>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2bc7      	cmp	r3, #199	@ 0xc7
 8009098:	d9f0      	bls.n	800907c <USB_SetCurrentMode+0x2e>
 800909a:	e01a      	b.n	80090d2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800909c:	78fb      	ldrb	r3, [r7, #3]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d115      	bne.n	80090ce <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80090ae:	200a      	movs	r0, #10
 80090b0:	f7f9 fc86 	bl	80029c0 <HAL_Delay>
      ms += 10U;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	330a      	adds	r3, #10
 80090b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fa12 	bl	80094e4 <USB_GetMode>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d005      	beq.n	80090d2 <USB_SetCurrentMode+0x84>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80090ca:	d9f0      	bls.n	80090ae <USB_SetCurrentMode+0x60>
 80090cc:	e001      	b.n	80090d2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	e005      	b.n	80090de <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2bc8      	cmp	r3, #200	@ 0xc8
 80090d6:	d101      	bne.n	80090dc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80090d8:	2301      	movs	r3, #1
 80090da:	e000      	b.n	80090de <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
	...

080090e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80090e8:	b084      	sub	sp, #16
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b086      	sub	sp, #24
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
 80090f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80090f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80090fa:	2300      	movs	r3, #0
 80090fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009102:	2300      	movs	r3, #0
 8009104:	613b      	str	r3, [r7, #16]
 8009106:	e009      	b.n	800911c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	3340      	adds	r3, #64	@ 0x40
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	4413      	add	r3, r2
 8009112:	2200      	movs	r2, #0
 8009114:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	3301      	adds	r3, #1
 800911a:	613b      	str	r3, [r7, #16]
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	2b0e      	cmp	r3, #14
 8009120:	d9f2      	bls.n	8009108 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009122:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009126:	2b00      	cmp	r3, #0
 8009128:	d11c      	bne.n	8009164 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	68fa      	ldr	r2, [r7, #12]
 8009134:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009138:	f043 0302 	orr.w	r3, r3, #2
 800913c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009142:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800914e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800915a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	639a      	str	r2, [r3, #56]	@ 0x38
 8009162:	e00b      	b.n	800917c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009168:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009174:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009182:	461a      	mov	r2, r3
 8009184:	2300      	movs	r3, #0
 8009186:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009188:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800918c:	2b01      	cmp	r3, #1
 800918e:	d10d      	bne.n	80091ac <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009190:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009194:	2b00      	cmp	r3, #0
 8009196:	d104      	bne.n	80091a2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009198:	2100      	movs	r1, #0
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 f968 	bl	8009470 <USB_SetDevSpeed>
 80091a0:	e008      	b.n	80091b4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80091a2:	2101      	movs	r1, #1
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 f963 	bl	8009470 <USB_SetDevSpeed>
 80091aa:	e003      	b.n	80091b4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80091ac:	2103      	movs	r1, #3
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 f95e 	bl	8009470 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80091b4:	2110      	movs	r1, #16
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f8fa 	bl	80093b0 <USB_FlushTxFifo>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d001      	beq.n	80091c6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80091c2:	2301      	movs	r3, #1
 80091c4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f000 f924 	bl	8009414 <USB_FlushRxFifo>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d001      	beq.n	80091d6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80091d2:	2301      	movs	r3, #1
 80091d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091dc:	461a      	mov	r2, r3
 80091de:	2300      	movs	r3, #0
 80091e0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091e8:	461a      	mov	r2, r3
 80091ea:	2300      	movs	r3, #0
 80091ec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091f4:	461a      	mov	r2, r3
 80091f6:	2300      	movs	r3, #0
 80091f8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091fa:	2300      	movs	r3, #0
 80091fc:	613b      	str	r3, [r7, #16]
 80091fe:	e043      	b.n	8009288 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	015a      	lsls	r2, r3, #5
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	4413      	add	r3, r2
 8009208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009212:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009216:	d118      	bne.n	800924a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d10a      	bne.n	8009234 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	015a      	lsls	r2, r3, #5
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	4413      	add	r3, r2
 8009226:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800922a:	461a      	mov	r2, r3
 800922c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009230:	6013      	str	r3, [r2, #0]
 8009232:	e013      	b.n	800925c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	015a      	lsls	r2, r3, #5
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4413      	add	r3, r2
 800923c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009240:	461a      	mov	r2, r3
 8009242:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009246:	6013      	str	r3, [r2, #0]
 8009248:	e008      	b.n	800925c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	015a      	lsls	r2, r3, #5
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	4413      	add	r3, r2
 8009252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009256:	461a      	mov	r2, r3
 8009258:	2300      	movs	r3, #0
 800925a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	015a      	lsls	r2, r3, #5
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	4413      	add	r3, r2
 8009264:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009268:	461a      	mov	r2, r3
 800926a:	2300      	movs	r3, #0
 800926c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800926e:	693b      	ldr	r3, [r7, #16]
 8009270:	015a      	lsls	r2, r3, #5
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	4413      	add	r3, r2
 8009276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800927a:	461a      	mov	r2, r3
 800927c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009280:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	3301      	adds	r3, #1
 8009286:	613b      	str	r3, [r7, #16]
 8009288:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800928c:	461a      	mov	r2, r3
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	4293      	cmp	r3, r2
 8009292:	d3b5      	bcc.n	8009200 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009294:	2300      	movs	r3, #0
 8009296:	613b      	str	r3, [r7, #16]
 8009298:	e043      	b.n	8009322 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	015a      	lsls	r2, r3, #5
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	4413      	add	r3, r2
 80092a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80092ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092b0:	d118      	bne.n	80092e4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80092b2:	693b      	ldr	r3, [r7, #16]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d10a      	bne.n	80092ce <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	015a      	lsls	r2, r3, #5
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	4413      	add	r3, r2
 80092c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092c4:	461a      	mov	r2, r3
 80092c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80092ca:	6013      	str	r3, [r2, #0]
 80092cc:	e013      	b.n	80092f6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	015a      	lsls	r2, r3, #5
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	4413      	add	r3, r2
 80092d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092da:	461a      	mov	r2, r3
 80092dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80092e0:	6013      	str	r3, [r2, #0]
 80092e2:	e008      	b.n	80092f6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	015a      	lsls	r2, r3, #5
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	4413      	add	r3, r2
 80092ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092f0:	461a      	mov	r2, r3
 80092f2:	2300      	movs	r3, #0
 80092f4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	015a      	lsls	r2, r3, #5
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	4413      	add	r3, r2
 80092fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009302:	461a      	mov	r2, r3
 8009304:	2300      	movs	r3, #0
 8009306:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009308:	693b      	ldr	r3, [r7, #16]
 800930a:	015a      	lsls	r2, r3, #5
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	4413      	add	r3, r2
 8009310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009314:	461a      	mov	r2, r3
 8009316:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800931a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800931c:	693b      	ldr	r3, [r7, #16]
 800931e:	3301      	adds	r3, #1
 8009320:	613b      	str	r3, [r7, #16]
 8009322:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009326:	461a      	mov	r2, r3
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	4293      	cmp	r3, r2
 800932c:	d3b5      	bcc.n	800929a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009334:	691b      	ldr	r3, [r3, #16]
 8009336:	68fa      	ldr	r2, [r7, #12]
 8009338:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800933c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009340:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800934e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009350:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009354:	2b00      	cmp	r3, #0
 8009356:	d105      	bne.n	8009364 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	f043 0210 	orr.w	r2, r3, #16
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	699a      	ldr	r2, [r3, #24]
 8009368:	4b10      	ldr	r3, [pc, #64]	@ (80093ac <USB_DevInit+0x2c4>)
 800936a:	4313      	orrs	r3, r2
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009370:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009374:	2b00      	cmp	r3, #0
 8009376:	d005      	beq.n	8009384 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	f043 0208 	orr.w	r2, r3, #8
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009384:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009388:	2b01      	cmp	r3, #1
 800938a:	d107      	bne.n	800939c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	699b      	ldr	r3, [r3, #24]
 8009390:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009394:	f043 0304 	orr.w	r3, r3, #4
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800939c:	7dfb      	ldrb	r3, [r7, #23]
}
 800939e:	4618      	mov	r0, r3
 80093a0:	3718      	adds	r7, #24
 80093a2:	46bd      	mov	sp, r7
 80093a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80093a8:	b004      	add	sp, #16
 80093aa:	4770      	bx	lr
 80093ac:	803c3800 	.word	0x803c3800

080093b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b085      	sub	sp, #20
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80093ba:	2300      	movs	r3, #0
 80093bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	3301      	adds	r3, #1
 80093c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80093ca:	d901      	bls.n	80093d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80093cc:	2303      	movs	r3, #3
 80093ce:	e01b      	b.n	8009408 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	691b      	ldr	r3, [r3, #16]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	daf2      	bge.n	80093be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80093d8:	2300      	movs	r3, #0
 80093da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	019b      	lsls	r3, r3, #6
 80093e0:	f043 0220 	orr.w	r2, r3, #32
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	3301      	adds	r3, #1
 80093ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80093f4:	d901      	bls.n	80093fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80093f6:	2303      	movs	r3, #3
 80093f8:	e006      	b.n	8009408 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	691b      	ldr	r3, [r3, #16]
 80093fe:	f003 0320 	and.w	r3, r3, #32
 8009402:	2b20      	cmp	r3, #32
 8009404:	d0f0      	beq.n	80093e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009406:	2300      	movs	r3, #0
}
 8009408:	4618      	mov	r0, r3
 800940a:	3714      	adds	r7, #20
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009414:	b480      	push	{r7}
 8009416:	b085      	sub	sp, #20
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800941c:	2300      	movs	r3, #0
 800941e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	3301      	adds	r3, #1
 8009424:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800942c:	d901      	bls.n	8009432 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	e018      	b.n	8009464 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	691b      	ldr	r3, [r3, #16]
 8009436:	2b00      	cmp	r3, #0
 8009438:	daf2      	bge.n	8009420 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800943a:	2300      	movs	r3, #0
 800943c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2210      	movs	r2, #16
 8009442:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	3301      	adds	r3, #1
 8009448:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009450:	d901      	bls.n	8009456 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009452:	2303      	movs	r3, #3
 8009454:	e006      	b.n	8009464 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	f003 0310 	and.w	r3, r3, #16
 800945e:	2b10      	cmp	r3, #16
 8009460:	d0f0      	beq.n	8009444 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009462:	2300      	movs	r3, #0
}
 8009464:	4618      	mov	r0, r3
 8009466:	3714      	adds	r7, #20
 8009468:	46bd      	mov	sp, r7
 800946a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946e:	4770      	bx	lr

08009470 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009470:	b480      	push	{r7}
 8009472:	b085      	sub	sp, #20
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	460b      	mov	r3, r1
 800947a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	78fb      	ldrb	r3, [r7, #3]
 800948a:	68f9      	ldr	r1, [r7, #12]
 800948c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009490:	4313      	orrs	r3, r2
 8009492:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	3714      	adds	r7, #20
 800949a:	46bd      	mov	sp, r7
 800949c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a0:	4770      	bx	lr

080094a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80094a2:	b480      	push	{r7}
 80094a4:	b085      	sub	sp, #20
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	68fa      	ldr	r2, [r7, #12]
 80094b8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80094bc:	f023 0303 	bic.w	r3, r3, #3
 80094c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094c8:	685b      	ldr	r3, [r3, #4]
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80094d0:	f043 0302 	orr.w	r3, r3, #2
 80094d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80094d6:	2300      	movs	r3, #0
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3714      	adds	r7, #20
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr

080094e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80094e4:	b480      	push	{r7}
 80094e6:	b083      	sub	sp, #12
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	695b      	ldr	r3, [r3, #20]
 80094f0:	f003 0301 	and.w	r3, r3, #1
}
 80094f4:	4618      	mov	r0, r3
 80094f6:	370c      	adds	r7, #12
 80094f8:	46bd      	mov	sp, r7
 80094fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fe:	4770      	bx	lr

08009500 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009508:	2300      	movs	r3, #0
 800950a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	3301      	adds	r3, #1
 8009510:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009518:	d901      	bls.n	800951e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800951a:	2303      	movs	r3, #3
 800951c:	e022      	b.n	8009564 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	2b00      	cmp	r3, #0
 8009524:	daf2      	bge.n	800950c <USB_CoreReset+0xc>

  count = 10U;
 8009526:	230a      	movs	r3, #10
 8009528:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800952a:	e002      	b.n	8009532 <USB_CoreReset+0x32>
  {
    count--;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	3b01      	subs	r3, #1
 8009530:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d1f9      	bne.n	800952c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	f043 0201 	orr.w	r2, r3, #1
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	3301      	adds	r3, #1
 8009548:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009550:	d901      	bls.n	8009556 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009552:	2303      	movs	r3, #3
 8009554:	e006      	b.n	8009564 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	691b      	ldr	r3, [r3, #16]
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b01      	cmp	r3, #1
 8009560:	d0f0      	beq.n	8009544 <USB_CoreReset+0x44>

  return HAL_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3714      	adds	r7, #20
 8009568:	46bd      	mov	sp, r7
 800956a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956e:	4770      	bx	lr

08009570 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	4603      	mov	r3, r0
 8009578:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr

08009586 <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8009586:	b480      	push	{r7}
 8009588:	b083      	sub	sp, #12
 800958a:	af00      	add	r7, sp, #0
 800958c:	4603      	mov	r3, r0
 800958e:	460a      	mov	r2, r1
 8009590:	71fb      	strb	r3, [r7, #7]
 8009592:	4613      	mov	r3, r2
 8009594:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 8009596:	bf00      	nop
 8009598:	370c      	adds	r7, #12
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr

080095a2 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 80095a2:	b480      	push	{r7}
 80095a4:	b083      	sub	sp, #12
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	4603      	mov	r3, r0
 80095aa:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80095ac:	bf00      	nop
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	4603      	mov	r3, r0
 80095c0:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80095c2:	bf00      	nop
 80095c4:	370c      	adds	r7, #12
 80095c6:	46bd      	mov	sp, r7
 80095c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095cc:	4770      	bx	lr

080095ce <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 80095ce:	b480      	push	{r7}
 80095d0:	b083      	sub	sp, #12
 80095d2:	af00      	add	r7, sp, #0
 80095d4:	4603      	mov	r3, r0
 80095d6:	71fb      	strb	r3, [r7, #7]
 80095d8:	460b      	mov	r3, r1
 80095da:	71bb      	strb	r3, [r7, #6]
 80095dc:	4613      	mov	r3, r2
 80095de:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 80095ec:	b480      	push	{r7}
 80095ee:	b083      	sub	sp, #12
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	4603      	mov	r3, r0
 80095f4:	6039      	str	r1, [r7, #0]
 80095f6:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 80095f8:	bf00      	nop
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	4603      	mov	r3, r0
 800960c:	460a      	mov	r2, r1
 800960e:	71fb      	strb	r3, [r7, #7]
 8009610:	4613      	mov	r3, r2
 8009612:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8009614:	bf00      	nop
 8009616:	370c      	adds	r7, #12
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8009620:	b580      	push	{r7, lr}
 8009622:	b086      	sub	sp, #24
 8009624:	af00      	add	r7, sp, #0
 8009626:	4603      	mov	r3, r0
 8009628:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800962a:	79fb      	ldrb	r3, [r7, #7]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d001      	beq.n	8009634 <tud_cdc_n_connected+0x14>
 8009630:	2300      	movs	r3, #0
 8009632:	e034      	b.n	800969e <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8009634:	f003 fe5a 	bl	800d2ec <tud_mounted>
 8009638:	4603      	mov	r3, r0
 800963a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800963c:	f003 fe68 	bl	800d310 <tud_suspended>
 8009640:	4603      	mov	r3, r0
 8009642:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8009644:	7dfb      	ldrb	r3, [r7, #23]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d007      	beq.n	800965a <tud_cdc_n_connected+0x3a>
 800964a:	7dbb      	ldrb	r3, [r7, #22]
 800964c:	f083 0301 	eor.w	r3, r3, #1
 8009650:	b2db      	uxtb	r3, r3
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <tud_cdc_n_connected+0x3a>
 8009656:	2301      	movs	r3, #1
 8009658:	e000      	b.n	800965c <tud_cdc_n_connected+0x3c>
 800965a:	2300      	movs	r3, #0
 800965c:	f003 0301 	and.w	r3, r3, #1
 8009660:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8009662:	f083 0301 	eor.w	r3, r3, #1
 8009666:	b2db      	uxtb	r3, r3
 8009668:	2b00      	cmp	r3, #0
 800966a:	d001      	beq.n	8009670 <tud_cdc_n_connected+0x50>
 800966c:	2300      	movs	r3, #0
 800966e:	e016      	b.n	800969e <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8009670:	79fb      	ldrb	r3, [r7, #7]
 8009672:	4a0d      	ldr	r2, [pc, #52]	@ (80096a8 <tud_cdc_n_connected+0x88>)
 8009674:	21b4      	movs	r1, #180	@ 0xb4
 8009676:	fb01 f303 	mul.w	r3, r1, r3
 800967a:	4413      	add	r3, r2
 800967c:	3303      	adds	r3, #3
 800967e:	781b      	ldrb	r3, [r3, #0]
 8009680:	613b      	str	r3, [r7, #16]
 8009682:	2300      	movs	r3, #0
 8009684:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009686:	7bfb      	ldrb	r3, [r7, #15]
 8009688:	693a      	ldr	r2, [r7, #16]
 800968a:	fa22 f303 	lsr.w	r3, r2, r3
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b00      	cmp	r3, #0
 8009694:	bf14      	ite	ne
 8009696:	2301      	movne	r3, #1
 8009698:	2300      	moveq	r3, #0
 800969a:	b2db      	uxtb	r3, r3
 800969c:	bf00      	nop
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3718      	adds	r7, #24
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	20009a2c 	.word	0x20009a2c

080096ac <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 80096ac:	b480      	push	{r7}
 80096ae:	b089      	sub	sp, #36	@ 0x24
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	4603      	mov	r3, r0
 80096b4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80096b6:	79fb      	ldrb	r3, [r7, #7]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d001      	beq.n	80096c0 <tud_cdc_n_available+0x14>
 80096bc:	2300      	movs	r3, #0
 80096be:	e034      	b.n	800972a <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 80096c0:	79fb      	ldrb	r3, [r7, #7]
 80096c2:	22b4      	movs	r2, #180	@ 0xb4
 80096c4:	fb02 f303 	mul.w	r3, r2, r3
 80096c8:	3318      	adds	r3, #24
 80096ca:	4a1b      	ldr	r2, [pc, #108]	@ (8009738 <tud_cdc_n_available+0x8c>)
 80096cc:	4413      	add	r3, r2
 80096ce:	3308      	adds	r3, #8
 80096d0:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 80096d2:	69fb      	ldr	r3, [r7, #28]
 80096d4:	3308      	adds	r3, #8
 80096d6:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	8899      	ldrh	r1, [r3, #4]
 80096dc:	69bb      	ldr	r3, [r7, #24]
 80096de:	891b      	ldrh	r3, [r3, #8]
 80096e0:	b29a      	uxth	r2, r3
 80096e2:	69bb      	ldr	r3, [r7, #24]
 80096e4:	895b      	ldrh	r3, [r3, #10]
 80096e6:	b29b      	uxth	r3, r3
 80096e8:	82f9      	strh	r1, [r7, #22]
 80096ea:	82ba      	strh	r2, [r7, #20]
 80096ec:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 80096ee:	8aba      	ldrh	r2, [r7, #20]
 80096f0:	8a7b      	ldrh	r3, [r7, #18]
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d304      	bcc.n	8009700 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 80096f6:	8aba      	ldrh	r2, [r7, #20]
 80096f8:	8a7b      	ldrh	r3, [r7, #18]
 80096fa:	1ad3      	subs	r3, r2, r3
 80096fc:	b29b      	uxth	r3, r3
 80096fe:	e008      	b.n	8009712 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8009700:	8afb      	ldrh	r3, [r7, #22]
 8009702:	005b      	lsls	r3, r3, #1
 8009704:	b29a      	uxth	r2, r3
 8009706:	8ab9      	ldrh	r1, [r7, #20]
 8009708:	8a7b      	ldrh	r3, [r7, #18]
 800970a:	1acb      	subs	r3, r1, r3
 800970c:	b29b      	uxth	r3, r3
 800970e:	4413      	add	r3, r2
 8009710:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8009712:	69ba      	ldr	r2, [r7, #24]
 8009714:	8892      	ldrh	r2, [r2, #4]
 8009716:	823b      	strh	r3, [r7, #16]
 8009718:	4613      	mov	r3, r2
 800971a:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800971c:	8a3a      	ldrh	r2, [r7, #16]
 800971e:	89fb      	ldrh	r3, [r7, #14]
 8009720:	4293      	cmp	r3, r2
 8009722:	bf28      	it	cs
 8009724:	4613      	movcs	r3, r2
 8009726:	b29b      	uxth	r3, r3
 8009728:	bf00      	nop
}
 800972a:	4618      	mov	r0, r3
 800972c:	3724      	adds	r7, #36	@ 0x24
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	20009a2c 	.word	0x20009a2c

0800973c <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 800973c:	b580      	push	{r7, lr}
 800973e:	b086      	sub	sp, #24
 8009740:	af00      	add	r7, sp, #0
 8009742:	4603      	mov	r3, r0
 8009744:	60b9      	str	r1, [r7, #8]
 8009746:	607a      	str	r2, [r7, #4]
 8009748:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800974a:	7bfb      	ldrb	r3, [r7, #15]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d001      	beq.n	8009754 <tud_cdc_n_read+0x18>
 8009750:	2300      	movs	r3, #0
 8009752:	e010      	b.n	8009776 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8009754:	7bfb      	ldrb	r3, [r7, #15]
 8009756:	22b4      	movs	r2, #180	@ 0xb4
 8009758:	fb02 f303 	mul.w	r3, r2, r3
 800975c:	4a08      	ldr	r2, [pc, #32]	@ (8009780 <tud_cdc_n_read+0x44>)
 800975e:	4413      	add	r3, r2
 8009760:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	7818      	ldrb	r0, [r3, #0]
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	f103 0120 	add.w	r1, r3, #32
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	68ba      	ldr	r2, [r7, #8]
 8009770:	f008 fd7c 	bl	801226c <tu_edpt_stream_read>
 8009774:	4603      	mov	r3, r0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3718      	adds	r7, #24
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	20009a2c 	.word	0x20009a2c

08009784 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8009784:	b580      	push	{r7, lr}
 8009786:	b086      	sub	sp, #24
 8009788:	af00      	add	r7, sp, #0
 800978a:	4603      	mov	r3, r0
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
 8009790:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8009792:	7bfb      	ldrb	r3, [r7, #15]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d001      	beq.n	800979c <tud_cdc_n_write+0x18>
 8009798:	2300      	movs	r3, #0
 800979a:	e010      	b.n	80097be <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 800979c:	7bfb      	ldrb	r3, [r7, #15]
 800979e:	22b4      	movs	r2, #180	@ 0xb4
 80097a0:	fb02 f303 	mul.w	r3, r2, r3
 80097a4:	4a08      	ldr	r2, [pc, #32]	@ (80097c8 <tud_cdc_n_write+0x44>)
 80097a6:	4413      	add	r3, r2
 80097a8:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	7818      	ldrb	r0, [r3, #0]
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	f103 010c 	add.w	r1, r3, #12
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	68ba      	ldr	r2, [r7, #8]
 80097b8:	f008 fa64 	bl	8011c84 <tu_edpt_stream_write>
 80097bc:	4603      	mov	r3, r0
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3718      	adds	r7, #24
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	20009a2c 	.word	0x20009a2c

080097cc <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b088      	sub	sp, #32
 80097d0:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 80097d2:	22b4      	movs	r2, #180	@ 0xb4
 80097d4:	2100      	movs	r1, #0
 80097d6:	4829      	ldr	r0, [pc, #164]	@ (800987c <cdcd_init+0xb0>)
 80097d8:	f008 ff90 	bl	80126fc <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80097dc:	2300      	movs	r3, #0
 80097de:	73fb      	strb	r3, [r7, #15]
 80097e0:	e044      	b.n	800986c <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 80097e2:	7bfb      	ldrb	r3, [r7, #15]
 80097e4:	22b4      	movs	r2, #180	@ 0xb4
 80097e6:	fb02 f303 	mul.w	r3, r2, r3
 80097ea:	4a24      	ldr	r2, [pc, #144]	@ (800987c <cdcd_init+0xb0>)
 80097ec:	4413      	add	r3, r2
 80097ee:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	22ff      	movs	r2, #255	@ 0xff
 80097f4:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 80097f6:	68bb      	ldr	r3, [r7, #8]
 80097f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80097fc:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	2200      	movs	r2, #0
 8009802:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	2200      	movs	r2, #0
 8009808:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	2208      	movs	r2, #8
 800980e:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 8009810:	2300      	movs	r3, #0
 8009812:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 8009814:	2300      	movs	r3, #0
 8009816:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	f103 0020 	add.w	r0, r3, #32
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	3374      	adds	r3, #116	@ 0x74
 8009822:	2240      	movs	r2, #64	@ 0x40
 8009824:	9203      	str	r2, [sp, #12]
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	9202      	str	r2, [sp, #8]
 800982a:	2240      	movs	r2, #64	@ 0x40
 800982c:	9201      	str	r2, [sp, #4]
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	2300      	movs	r3, #0
 8009832:	2200      	movs	r2, #0
 8009834:	2100      	movs	r1, #0
 8009836:	f008 f888 	bl	801194a <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	f103 000c 	add.w	r0, r3, #12
 8009840:	4b0f      	ldr	r3, [pc, #60]	@ (8009880 <cdcd_init+0xb4>)
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009848:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 800984a:	68bb      	ldr	r3, [r7, #8]
 800984c:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 800984e:	2240      	movs	r2, #64	@ 0x40
 8009850:	9203      	str	r2, [sp, #12]
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	9202      	str	r2, [sp, #8]
 8009856:	2240      	movs	r2, #64	@ 0x40
 8009858:	9201      	str	r2, [sp, #4]
 800985a:	9300      	str	r3, [sp, #0]
 800985c:	460b      	mov	r3, r1
 800985e:	2201      	movs	r2, #1
 8009860:	2100      	movs	r1, #0
 8009862:	f008 f872 	bl	801194a <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009866:	7bfb      	ldrb	r3, [r7, #15]
 8009868:	3301      	adds	r3, #1
 800986a:	73fb      	strb	r3, [r7, #15]
 800986c:	7bfb      	ldrb	r3, [r7, #15]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d0b7      	beq.n	80097e2 <cdcd_init+0x16>
  }
}
 8009872:	bf00      	nop
 8009874:	bf00      	nop
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}
 800987c:	20009a2c 	.word	0x20009a2c
 8009880:	2000002c 	.word	0x2000002c

08009884 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800988a:	2300      	movs	r3, #0
 800988c:	71fb      	strb	r3, [r7, #7]
 800988e:	e013      	b.n	80098b8 <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8009890:	79fb      	ldrb	r3, [r7, #7]
 8009892:	22b4      	movs	r2, #180	@ 0xb4
 8009894:	fb02 f303 	mul.w	r3, r2, r3
 8009898:	4a0b      	ldr	r2, [pc, #44]	@ (80098c8 <cdcd_deinit+0x44>)
 800989a:	4413      	add	r3, r2
 800989c:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	3320      	adds	r3, #32
 80098a2:	4618      	mov	r0, r3
 80098a4:	f008 f879 	bl	801199a <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	330c      	adds	r3, #12
 80098ac:	4618      	mov	r0, r3
 80098ae:	f008 f874 	bl	801199a <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80098b2:	79fb      	ldrb	r3, [r7, #7]
 80098b4:	3301      	adds	r3, #1
 80098b6:	71fb      	strb	r3, [r7, #7]
 80098b8:	79fb      	ldrb	r3, [r7, #7]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d0e8      	beq.n	8009890 <cdcd_deinit+0xc>
  }
  return true;
 80098be:	2301      	movs	r3, #1
}
 80098c0:	4618      	mov	r0, r3
 80098c2:	3708      	adds	r7, #8
 80098c4:	46bd      	mov	sp, r7
 80098c6:	bd80      	pop	{r7, pc}
 80098c8:	20009a2c 	.word	0x20009a2c

080098cc <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b086      	sub	sp, #24
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	4603      	mov	r3, r0
 80098d4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80098d6:	2300      	movs	r3, #0
 80098d8:	75fb      	strb	r3, [r7, #23]
 80098da:	e028      	b.n	800992e <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 80098dc:	7dfb      	ldrb	r3, [r7, #23]
 80098de:	22b4      	movs	r2, #180	@ 0xb4
 80098e0:	fb02 f303 	mul.w	r3, r2, r3
 80098e4:	4a16      	ldr	r2, [pc, #88]	@ (8009940 <cdcd_reset+0x74>)
 80098e6:	4413      	add	r3, r2
 80098e8:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 80098ea:	2204      	movs	r2, #4
 80098ec:	2100      	movs	r1, #0
 80098ee:	6938      	ldr	r0, [r7, #16]
 80098f0:	f008 ff04 	bl	80126fc <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 80098f4:	693b      	ldr	r3, [r7, #16]
 80098f6:	f103 0214 	add.w	r2, r3, #20
 80098fa:	4b12      	ldr	r3, [pc, #72]	@ (8009944 <cdcd_reset+0x78>)
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009902:	b2db      	uxtb	r3, r3
 8009904:	4619      	mov	r1, r3
 8009906:	4610      	mov	r0, r2
 8009908:	f002 fe4e 	bl	800c5a8 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	3320      	adds	r3, #32
 8009910:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	2200      	movs	r2, #0
 8009916:	705a      	strb	r2, [r3, #1]
}
 8009918:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	330c      	adds	r3, #12
 800991e:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2200      	movs	r2, #0
 8009924:	705a      	strb	r2, [r3, #1]
}
 8009926:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8009928:	7dfb      	ldrb	r3, [r7, #23]
 800992a:	3301      	adds	r3, #1
 800992c:	75fb      	strb	r3, [r7, #23]
 800992e:	7dfb      	ldrb	r3, [r7, #23]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d0d3      	beq.n	80098dc <cdcd_reset+0x10>
  }
}
 8009934:	bf00      	nop
 8009936:	bf00      	nop
 8009938:	3718      	adds	r7, #24
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	20009a2c 	.word	0x20009a2c
 8009944:	2000002c 	.word	0x2000002c

08009948 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8009948:	b580      	push	{r7, lr}
 800994a:	b0b0      	sub	sp, #192	@ 0xc0
 800994c:	af00      	add	r7, sp, #0
 800994e:	4603      	mov	r3, r0
 8009950:	6039      	str	r1, [r7, #0]
 8009952:	71fb      	strb	r3, [r7, #7]
 8009954:	4613      	mov	r3, r2
 8009956:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	795b      	ldrb	r3, [r3, #5]
 800995c:	2b02      	cmp	r3, #2
 800995e:	d103      	bne.n	8009968 <cdcd_open+0x20>
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	799b      	ldrb	r3, [r3, #6]
 8009964:	2b02      	cmp	r3, #2
 8009966:	d001      	beq.n	800996c <cdcd_open+0x24>
 8009968:	2300      	movs	r3, #0
 800996a:	e207      	b.n	8009d7c <cdcd_open+0x434>
 800996c:	2300      	movs	r3, #0
 800996e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009972:	2300      	movs	r3, #0
 8009974:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8009978:	e02a      	b.n	80099d0 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800997a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800997e:	22b4      	movs	r2, #180	@ 0xb4
 8009980:	fb02 f303 	mul.w	r3, r2, r3
 8009984:	4aa3      	ldr	r2, [pc, #652]	@ (8009c14 <cdcd_open+0x2cc>)
 8009986:	4413      	add	r3, r2
 8009988:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800998c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009990:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009994:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8009998:	429a      	cmp	r2, r3
 800999a:	d011      	beq.n	80099c0 <cdcd_open+0x78>
 800999c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099a0:	7b5b      	ldrb	r3, [r3, #13]
 80099a2:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80099a6:	429a      	cmp	r2, r3
 80099a8:	d00a      	beq.n	80099c0 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 80099aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099ae:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 80099b0:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d106      	bne.n	80099c6 <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 80099b8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d002      	beq.n	80099c6 <cdcd_open+0x7e>
      return idx;
 80099c0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80099c4:	e009      	b.n	80099da <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80099c6:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80099ca:	3301      	adds	r3, #1
 80099cc:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80099d0:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d0d0      	beq.n	800997a <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 80099d8:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 80099da:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 80099de:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d00c      	beq.n	8009a00 <cdcd_open+0xb8>
 80099e6:	4b8c      	ldr	r3, [pc, #560]	@ (8009c18 <cdcd_open+0x2d0>)
 80099e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80099ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 0301 	and.w	r3, r3, #1
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d000      	beq.n	80099fc <cdcd_open+0xb4>
 80099fa:	be00      	bkpt	0x0000
 80099fc:	2300      	movs	r3, #0
 80099fe:	e1bd      	b.n	8009d7c <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 8009a00:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8009a04:	22b4      	movs	r2, #180	@ 0xb4
 8009a06:	fb02 f303 	mul.w	r3, r2, r3
 8009a0a:	4a82      	ldr	r2, [pc, #520]	@ (8009c14 <cdcd_open+0x2cc>)
 8009a0c:	4413      	add	r3, r2
 8009a0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 8009a12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a16:	79fa      	ldrb	r2, [r7, #7]
 8009a18:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	789a      	ldrb	r2, [r3, #2]
 8009a1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009a22:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8009a2a:	88bb      	ldrh	r3, [r7, #4]
 8009a2c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009a30:	4413      	add	r3, r2
 8009a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009a3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009a3c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009a3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a40:	781b      	ldrb	r3, [r3, #0]
 8009a42:	461a      	mov	r2, r3
 8009a44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a46:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8009a48:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009a4c:	e00b      	b.n	8009a66 <cdcd_open+0x11e>
 8009a4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009a52:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009a54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a56:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009a58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a60:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8009a62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009a66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009a6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009a6c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009a70:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8009a72:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009a74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d301      	bcc.n	8009a7e <cdcd_open+0x136>
    return false;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	e00e      	b.n	8009a9c <cdcd_open+0x154>
 8009a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a80:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009a82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009a84:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009a86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009a8e:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8009a90:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009a92:	429a      	cmp	r2, r3
 8009a94:	bf2c      	ite	cs
 8009a96:	2301      	movcs	r3, #1
 8009a98:	2300      	movcc	r3, #0
 8009a9a:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d007      	beq.n	8009ab0 <cdcd_open+0x168>
 8009aa0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009aa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009aa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	781b      	ldrb	r3, [r3, #0]
 8009aac:	2b24      	cmp	r3, #36	@ 0x24
 8009aae:	d0ce      	beq.n	8009a4e <cdcd_open+0x106>
 8009ab0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009ab4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ab6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ab8:	3301      	adds	r3, #1
 8009aba:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8009abc:	2b05      	cmp	r3, #5
 8009abe:	d12e      	bne.n	8009b1e <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8009ac0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009ac8:	79fb      	ldrb	r3, [r7, #7]
 8009aca:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f004 fffe 	bl	800ead0 <usbd_edpt_open>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	f083 0301 	eor.w	r3, r3, #1
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d00c      	beq.n	8009afa <cdcd_open+0x1b2>
 8009ae0:	4b4d      	ldr	r3, [pc, #308]	@ (8009c18 <cdcd_open+0x2d0>)
 8009ae2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009ae6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f003 0301 	and.w	r3, r3, #1
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d000      	beq.n	8009af6 <cdcd_open+0x1ae>
 8009af4:	be00      	bkpt	0x0000
 8009af6:	2300      	movs	r3, #0
 8009af8:	e140      	b.n	8009d7c <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 8009afa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009afe:	789a      	ldrb	r2, [r3, #2]
 8009b00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009b04:	709a      	strb	r2, [r3, #2]
 8009b06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b0a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009b0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b0e:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009b10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	461a      	mov	r2, r3
 8009b16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b18:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8009b1a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009b1e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b26:	3301      	adds	r3, #1
 8009b28:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8009b2a:	2b04      	cmp	r3, #4
 8009b2c:	f040 8121 	bne.w	8009d72 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8009b30:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8009b38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009b3c:	795b      	ldrb	r3, [r3, #5]
 8009b3e:	2b0a      	cmp	r3, #10
 8009b40:	f040 8117 	bne.w	8009d72 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8009b44:	2300      	movs	r3, #0
 8009b46:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8009b4a:	e0fc      	b.n	8009d46 <cdcd_open+0x3fe>
 8009b4c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b52:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009b56:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8009b58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b5c:	429a      	cmp	r2, r3
 8009b5e:	d301      	bcc.n	8009b64 <cdcd_open+0x21c>
    return false;
 8009b60:	2300      	movs	r3, #0
 8009b62:	e00e      	b.n	8009b82 <cdcd_open+0x23a>
 8009b64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009b68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b6e:	781b      	ldrb	r3, [r3, #0]
 8009b70:	461a      	mov	r2, r3
 8009b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b74:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8009b76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	bf2c      	ite	cs
 8009b7c:	2301      	movcs	r3, #1
 8009b7e:	2300      	movcc	r3, #0
 8009b80:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8009b82:	f083 0301 	eor.w	r3, r3, #1
 8009b86:	b2db      	uxtb	r3, r3
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	f040 80e5 	bne.w	8009d58 <cdcd_open+0x410>
 8009b8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b92:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b96:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b9a:	781b      	ldrb	r3, [r3, #0]
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ba0:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8009ba2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8009ba6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009baa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8009bae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009bb2:	785b      	ldrb	r3, [r3, #1]
 8009bb4:	2b05      	cmp	r3, #5
 8009bb6:	d107      	bne.n	8009bc8 <cdcd_open+0x280>
 8009bb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009bbc:	78db      	ldrb	r3, [r3, #3]
 8009bbe:	f003 0303 	and.w	r3, r3, #3
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	2b02      	cmp	r3, #2
 8009bc6:	d00c      	beq.n	8009be2 <cdcd_open+0x29a>
 8009bc8:	4b13      	ldr	r3, [pc, #76]	@ (8009c18 <cdcd_open+0x2d0>)
 8009bca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f003 0301 	and.w	r3, r3, #1
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d000      	beq.n	8009bde <cdcd_open+0x296>
 8009bdc:	be00      	bkpt	0x0000
 8009bde:	2300      	movs	r3, #0
 8009be0:	e0cc      	b.n	8009d7c <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009be2:	79fb      	ldrb	r3, [r7, #7]
 8009be4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8009be8:	4618      	mov	r0, r3
 8009bea:	f004 ff71 	bl	800ead0 <usbd_edpt_open>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f083 0301 	eor.w	r3, r3, #1
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d010      	beq.n	8009c1c <cdcd_open+0x2d4>
 8009bfa:	4b07      	ldr	r3, [pc, #28]	@ (8009c18 <cdcd_open+0x2d0>)
 8009bfc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009c00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f003 0301 	and.w	r3, r3, #1
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d000      	beq.n	8009c10 <cdcd_open+0x2c8>
 8009c0e:	be00      	bkpt	0x0000
 8009c10:	2300      	movs	r3, #0
 8009c12:	e0b3      	b.n	8009d7c <cdcd_open+0x434>
 8009c14:	20009a2c 	.word	0x20009a2c
 8009c18:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8009c1c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c20:	789b      	ldrb	r3, [r3, #2]
 8009c22:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009c26:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009c2a:	09db      	lsrs	r3, r3, #7
 8009c2c:	b2db      	uxtb	r3, r3
 8009c2e:	2b01      	cmp	r3, #1
 8009c30:	d139      	bne.n	8009ca6 <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8009c32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009c36:	330c      	adds	r3, #12
 8009c38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009c3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8009c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c4a:	789a      	ldrb	r2, [r3, #2]
 8009c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4e:	705a      	strb	r2, [r3, #1]
 8009c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c52:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8009c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c56:	889b      	ldrh	r3, [r3, #4]
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009c5e:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c64:	bf0c      	ite	eq
 8009c66:	2301      	moveq	r3, #1
 8009c68:	2300      	movne	r3, #0
 8009c6a:	b2d9      	uxtb	r1, r3
 8009c6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c6e:	7813      	ldrb	r3, [r2, #0]
 8009c70:	f361 0341 	bfi	r3, r1, #1, #1
 8009c74:	7013      	strb	r3, [r2, #0]
}
 8009c76:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8009c78:	4b42      	ldr	r3, [pc, #264]	@ (8009d84 <cdcd_open+0x43c>)
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	f003 0302 	and.w	r3, r3, #2
 8009c80:	b2db      	uxtb	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d006      	beq.n	8009c94 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8009c86:	79fb      	ldrb	r3, [r7, #7]
 8009c88:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f007 ff29 	bl	8011ae4 <tu_edpt_stream_write_xfer>
 8009c92:	e053      	b.n	8009d3c <cdcd_open+0x3f4>
 8009c94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009c98:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8009c9a:	6a3b      	ldr	r3, [r7, #32]
 8009c9c:	3308      	adds	r3, #8
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f002 fc71 	bl	800c586 <tu_fifo_clear>
 8009ca4:	e04a      	b.n	8009d3c <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8009ca6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009caa:	3320      	adds	r3, #32
 8009cac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009cb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009cb4:	61fb      	str	r3, [r7, #28]
 8009cb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cba:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	789a      	ldrb	r2, [r3, #2]
 8009cc0:	69fb      	ldr	r3, [r7, #28]
 8009cc2:	705a      	strb	r2, [r3, #1]
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	617b      	str	r3, [r7, #20]
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	889b      	ldrh	r3, [r3, #4]
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009cd2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cd8:	bf0c      	ite	eq
 8009cda:	2301      	moveq	r3, #1
 8009cdc:	2300      	movne	r3, #0
 8009cde:	b2d9      	uxtb	r1, r3
 8009ce0:	69fa      	ldr	r2, [r7, #28]
 8009ce2:	7813      	ldrb	r3, [r2, #0]
 8009ce4:	f361 0341 	bfi	r3, r1, #1, #1
 8009ce8:	7013      	strb	r3, [r2, #0]
}
 8009cea:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8009cec:	4b25      	ldr	r3, [pc, #148]	@ (8009d84 <cdcd_open+0x43c>)
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	f083 0301 	eor.w	r3, r3, #1
 8009cfa:	b2db      	uxtb	r3, r3
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d007      	beq.n	8009d10 <cdcd_open+0x3c8>
 8009d00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d04:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8009d06:	693b      	ldr	r3, [r7, #16]
 8009d08:	3308      	adds	r3, #8
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f002 fc3b 	bl	800c586 <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8009d10:	79fb      	ldrb	r3, [r7, #7]
 8009d12:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8009d16:	4618      	mov	r0, r3
 8009d18:	f008 f90c 	bl	8011f34 <tu_edpt_stream_read_xfer>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d10c      	bne.n	8009d3c <cdcd_open+0x3f4>
 8009d22:	4b19      	ldr	r3, [pc, #100]	@ (8009d88 <cdcd_open+0x440>)
 8009d24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f003 0301 	and.w	r3, r3, #1
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d000      	beq.n	8009d38 <cdcd_open+0x3f0>
 8009d36:	be00      	bkpt	0x0000
 8009d38:	2300      	movs	r3, #0
 8009d3a:	e01f      	b.n	8009d7c <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8009d3c:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8009d40:	3301      	adds	r3, #1
 8009d42:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8009d46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009d4a:	791b      	ldrb	r3, [r3, #4]
 8009d4c:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8009d50:	429a      	cmp	r2, r3
 8009d52:	f4ff aefb 	bcc.w	8009b4c <cdcd_open+0x204>
 8009d56:	e000      	b.n	8009d5a <cdcd_open+0x412>
          break;
 8009d58:	bf00      	nop
 8009d5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d5e:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	461a      	mov	r2, r3
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8009d6e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8009d72:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	b29b      	uxth	r3, r3
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	37c0      	adds	r7, #192	@ 0xc0
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}
 8009d84:	2000002c 	.word	0x2000002c
 8009d88:	e000edf0 	.word	0xe000edf0

08009d8c <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b08a      	sub	sp, #40	@ 0x28
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	4603      	mov	r3, r0
 8009d94:	603a      	str	r2, [r7, #0]
 8009d96:	71fb      	strb	r3, [r7, #7]
 8009d98:	460b      	mov	r3, r1
 8009d9a:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b20      	cmp	r3, #32
 8009da8:	d001      	beq.n	8009dae <cdcd_control_xfer_cb+0x22>
 8009daa:	2300      	movs	r3, #0
 8009dac:	e0d9      	b.n	8009f62 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009dae:	2300      	movs	r3, #0
 8009db0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009db4:	e014      	b.n	8009de0 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8009db6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009dba:	22b4      	movs	r2, #180	@ 0xb4
 8009dbc:	fb02 f303 	mul.w	r3, r2, r3
 8009dc0:	4a6a      	ldr	r2, [pc, #424]	@ (8009f6c <cdcd_control_xfer_cb+0x1e0>)
 8009dc2:	4413      	add	r3, r2
 8009dc4:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8009dc6:	6a3b      	ldr	r3, [r7, #32]
 8009dc8:	785b      	ldrb	r3, [r3, #1]
 8009dca:	461a      	mov	r2, r3
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	889b      	ldrh	r3, [r3, #4]
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	429a      	cmp	r2, r3
 8009dd4:	d009      	beq.n	8009dea <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009dda:	3301      	adds	r3, #1
 8009ddc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009de0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d0e6      	beq.n	8009db6 <cdcd_control_xfer_cb+0x2a>
 8009de8:	e000      	b.n	8009dec <cdcd_control_xfer_cb+0x60>
      break;
 8009dea:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8009dec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d001      	beq.n	8009df8 <cdcd_control_xfer_cb+0x6c>
 8009df4:	2300      	movs	r3, #0
 8009df6:	e0b4      	b.n	8009f62 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	785b      	ldrb	r3, [r3, #1]
 8009dfc:	3b20      	subs	r3, #32
 8009dfe:	2b03      	cmp	r3, #3
 8009e00:	f200 80a5 	bhi.w	8009f4e <cdcd_control_xfer_cb+0x1c2>
 8009e04:	a201      	add	r2, pc, #4	@ (adr r2, 8009e0c <cdcd_control_xfer_cb+0x80>)
 8009e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e0a:	bf00      	nop
 8009e0c:	08009e1d 	.word	0x08009e1d
 8009e10:	08009e4d 	.word	0x08009e4d
 8009e14:	08009e65 	.word	0x08009e65
 8009e18:	08009f23 	.word	0x08009f23
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8009e1c:	79bb      	ldrb	r3, [r7, #6]
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d107      	bne.n	8009e32 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8009e22:	6a3b      	ldr	r3, [r7, #32]
 8009e24:	1d1a      	adds	r2, r3, #4
 8009e26:	79f8      	ldrb	r0, [r7, #7]
 8009e28:	2307      	movs	r3, #7
 8009e2a:	6839      	ldr	r1, [r7, #0]
 8009e2c:	f005 f960 	bl	800f0f0 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8009e30:	e08f      	b.n	8009f52 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8009e32:	79bb      	ldrb	r3, [r7, #6]
 8009e34:	2b03      	cmp	r3, #3
 8009e36:	f040 808c 	bne.w	8009f52 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8009e3a:	6a3b      	ldr	r3, [r7, #32]
 8009e3c:	1d1a      	adds	r2, r3, #4
 8009e3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009e42:	4611      	mov	r1, r2
 8009e44:	4618      	mov	r0, r3
 8009e46:	f7ff fbd1 	bl	80095ec <tud_cdc_line_coding_cb>
      break;
 8009e4a:	e082      	b.n	8009f52 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8009e4c:	79bb      	ldrb	r3, [r7, #6]
 8009e4e:	2b01      	cmp	r3, #1
 8009e50:	f040 8081 	bne.w	8009f56 <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8009e54:	6a3b      	ldr	r3, [r7, #32]
 8009e56:	1d1a      	adds	r2, r3, #4
 8009e58:	79f8      	ldrb	r0, [r7, #7]
 8009e5a:	2307      	movs	r3, #7
 8009e5c:	6839      	ldr	r1, [r7, #0]
 8009e5e:	f005 f947 	bl	800f0f0 <tud_control_xfer>
      }
      break;
 8009e62:	e078      	b.n	8009f56 <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8009e64:	79bb      	ldrb	r3, [r7, #6]
 8009e66:	2b01      	cmp	r3, #1
 8009e68:	d105      	bne.n	8009e76 <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8009e6a:	79fb      	ldrb	r3, [r7, #7]
 8009e6c:	6839      	ldr	r1, [r7, #0]
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f005 f8ba 	bl	800efe8 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8009e74:	e071      	b.n	8009f5a <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8009e76:	79bb      	ldrb	r3, [r7, #6]
 8009e78:	2b03      	cmp	r3, #3
 8009e7a:	d16e      	bne.n	8009f5a <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	885b      	ldrh	r3, [r3, #2]
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	613b      	str	r3, [r7, #16]
 8009e84:	2300      	movs	r3, #0
 8009e86:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009e88:	7bfb      	ldrb	r3, [r7, #15]
 8009e8a:	693a      	ldr	r2, [r7, #16]
 8009e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8009e90:	f003 0301 	and.w	r3, r3, #1
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	bf14      	ite	ne
 8009e98:	2301      	movne	r3, #1
 8009e9a:	2300      	moveq	r3, #0
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	885b      	ldrh	r3, [r3, #2]
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	61bb      	str	r3, [r7, #24]
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	75fb      	strb	r3, [r7, #23]
 8009eac:	7dfb      	ldrb	r3, [r7, #23]
 8009eae:	69ba      	ldr	r2, [r7, #24]
 8009eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8009eb4:	f003 0301 	and.w	r3, r3, #1
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	bf14      	ite	ne
 8009ebc:	2301      	movne	r3, #1
 8009ebe:	2300      	moveq	r3, #0
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	885b      	ldrh	r3, [r3, #2]
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	b2da      	uxtb	r2, r3
 8009ecc:	6a3b      	ldr	r3, [r7, #32]
 8009ece:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8009ed0:	4b27      	ldr	r3, [pc, #156]	@ (8009f70 <cdcd_control_xfer_cb+0x1e4>)
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	f003 0304 	and.w	r3, r3, #4
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d013      	beq.n	8009f06 <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8009ede:	6a3b      	ldr	r3, [r7, #32]
 8009ee0:	f103 0214 	add.w	r2, r3, #20
 8009ee4:	7ffb      	ldrb	r3, [r7, #31]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	bf14      	ite	ne
 8009eea:	2301      	movne	r3, #1
 8009eec:	2300      	moveq	r3, #0
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	f083 0301 	eor.w	r3, r3, #1
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	f003 0301 	and.w	r3, r3, #1
 8009efa:	b2db      	uxtb	r3, r3
 8009efc:	4619      	mov	r1, r3
 8009efe:	4610      	mov	r0, r2
 8009f00:	f002 fb52 	bl	800c5a8 <tu_fifo_set_overwritable>
 8009f04:	e005      	b.n	8009f12 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8009f06:	6a3b      	ldr	r3, [r7, #32]
 8009f08:	3314      	adds	r3, #20
 8009f0a:	2100      	movs	r1, #0
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f002 fb4b 	bl	800c5a8 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8009f12:	7fba      	ldrb	r2, [r7, #30]
 8009f14:	7ff9      	ldrb	r1, [r7, #31]
 8009f16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f7ff fb57 	bl	80095ce <tud_cdc_line_state_cb>
      break;
 8009f20:	e01b      	b.n	8009f5a <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8009f22:	79bb      	ldrb	r3, [r7, #6]
 8009f24:	2b01      	cmp	r3, #1
 8009f26:	d105      	bne.n	8009f34 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8009f28:	79fb      	ldrb	r3, [r7, #7]
 8009f2a:	6839      	ldr	r1, [r7, #0]
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f005 f85b 	bl	800efe8 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8009f32:	e014      	b.n	8009f5e <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8009f34:	79bb      	ldrb	r3, [r7, #6]
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d111      	bne.n	8009f5e <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	885b      	ldrh	r3, [r3, #2]
 8009f3e:	b29a      	uxth	r2, r3
 8009f40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f44:	4611      	mov	r1, r2
 8009f46:	4618      	mov	r0, r3
 8009f48:	f7ff fb5c 	bl	8009604 <tud_cdc_send_break_cb>
      break;
 8009f4c:	e007      	b.n	8009f5e <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8009f4e:	2300      	movs	r3, #0
 8009f50:	e007      	b.n	8009f62 <cdcd_control_xfer_cb+0x1d6>
      break;
 8009f52:	bf00      	nop
 8009f54:	e004      	b.n	8009f60 <cdcd_control_xfer_cb+0x1d4>
      break;
 8009f56:	bf00      	nop
 8009f58:	e002      	b.n	8009f60 <cdcd_control_xfer_cb+0x1d4>
      break;
 8009f5a:	bf00      	nop
 8009f5c:	e000      	b.n	8009f60 <cdcd_control_xfer_cb+0x1d4>
      break;
 8009f5e:	bf00      	nop
  }

  return true;
 8009f60:	2301      	movs	r3, #1
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3728      	adds	r7, #40	@ 0x28
 8009f66:	46bd      	mov	sp, r7
 8009f68:	bd80      	pop	{r7, pc}
 8009f6a:	bf00      	nop
 8009f6c:	20009a2c 	.word	0x20009a2c
 8009f70:	2000002c 	.word	0x2000002c

08009f74 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b098      	sub	sp, #96	@ 0x60
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	603b      	str	r3, [r7, #0]
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	71fb      	strb	r3, [r7, #7]
 8009f80:	460b      	mov	r3, r1
 8009f82:	71bb      	strb	r3, [r7, #6]
 8009f84:	4613      	mov	r3, r2
 8009f86:	717b      	strb	r3, [r7, #5]
 8009f88:	79bb      	ldrb	r3, [r7, #6]
 8009f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009f94:	e026      	b.n	8009fe4 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8009f96:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8009f9a:	22b4      	movs	r2, #180	@ 0xb4
 8009f9c:	fb02 f303 	mul.w	r3, r2, r3
 8009fa0:	4a81      	ldr	r2, [pc, #516]	@ (800a1a8 <cdcd_xfer_cb+0x234>)
 8009fa2:	4413      	add	r3, r2
 8009fa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fa8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009fac:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d00f      	beq.n	8009fd4 <cdcd_xfer_cb+0x60>
 8009fb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fb6:	7b5b      	ldrb	r3, [r3, #13]
 8009fb8:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d009      	beq.n	8009fd4 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009fc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fc2:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009fc4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009fc8:	429a      	cmp	r2, r3
 8009fca:	d106      	bne.n	8009fda <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009fcc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d002      	beq.n	8009fda <cdcd_xfer_cb+0x66>
      return idx;
 8009fd4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8009fd8:	e009      	b.n	8009fee <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8009fda:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8009fde:	3301      	adds	r3, #1
 8009fe0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009fe4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d0d4      	beq.n	8009f96 <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8009fec:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8009fee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8009ff2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d00a      	beq.n	800a010 <cdcd_xfer_cb+0x9c>
 8009ffa:	4b6c      	ldr	r3, [pc, #432]	@ (800a1ac <cdcd_xfer_cb+0x238>)
 8009ffc:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f003 0301 	and.w	r3, r3, #1
 800a006:	2b00      	cmp	r3, #0
 800a008:	d000      	beq.n	800a00c <cdcd_xfer_cb+0x98>
 800a00a:	be00      	bkpt	0x0000
 800a00c:	2300      	movs	r3, #0
 800a00e:	e0c7      	b.n	800a1a0 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 800a010:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a014:	22b4      	movs	r2, #180	@ 0xb4
 800a016:	fb02 f303 	mul.w	r3, r2, r3
 800a01a:	4a63      	ldr	r2, [pc, #396]	@ (800a1a8 <cdcd_xfer_cb+0x234>)
 800a01c:	4413      	add	r3, r2
 800a01e:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 800a020:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a022:	3320      	adds	r3, #32
 800a024:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800a026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a028:	330c      	adds	r3, #12
 800a02a:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 800a02c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a02e:	785b      	ldrb	r3, [r3, #1]
 800a030:	79ba      	ldrb	r2, [r7, #6]
 800a032:	429a      	cmp	r2, r3
 800a034:	f040 8091 	bne.w	800a15a <cdcd_xfer_cb+0x1e6>
 800a038:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a03a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800a040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a042:	3308      	adds	r3, #8
 800a044:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 800a046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a048:	889b      	ldrh	r3, [r3, #4]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d014      	beq.n	800a078 <cdcd_xfer_cb+0x104>
 800a04e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d010      	beq.n	800a078 <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800a056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a058:	f103 0208 	add.w	r2, r3, #8
 800a05c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a062:	b289      	uxth	r1, r1
 800a064:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a066:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a068:	460b      	mov	r3, r1
 800a06a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800a06c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a06e:	2300      	movs	r3, #0
 800a070:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a072:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a074:	f002 fdd4 	bl	800cc20 <tu_fifo_write_n_access_mode>
}
 800a078:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 800a07a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a07c:	7adb      	ldrb	r3, [r3, #11]
 800a07e:	2bff      	cmp	r3, #255	@ 0xff
 800a080:	d04a      	beq.n	800a118 <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 800a082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a084:	3308      	adds	r3, #8
 800a086:	f107 0208 	add.w	r2, r7, #8
 800a08a:	4611      	mov	r1, r2
 800a08c:	4618      	mov	r0, r3
 800a08e:	f003 f80e 	bl	800d0ae <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 800a092:	8a3b      	ldrh	r3, [r7, #16]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d005      	beq.n	800a0a4 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 800a098:	697a      	ldr	r2, [r7, #20]
 800a09a:	8a3b      	ldrh	r3, [r7, #16]
 800a09c:	3b01      	subs	r3, #1
 800a09e:	4413      	add	r3, r2
 800a0a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0a2:	e00a      	b.n	800a0ba <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 800a0a4:	893b      	ldrh	r3, [r7, #8]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d005      	beq.n	800a0b6 <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 800a0aa:	68fa      	ldr	r2, [r7, #12]
 800a0ac:	893b      	ldrh	r3, [r7, #8]
 800a0ae:	3b01      	subs	r3, #1
 800a0b0:	4413      	add	r3, r2
 800a0b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0b4:	e001      	b.n	800a0ba <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800a0ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d02b      	beq.n	800a118 <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a0c4:	e022      	b.n	800a10c <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 800a0c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0c8:	7ada      	ldrb	r2, [r3, #11]
 800a0ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0cc:	781b      	ldrb	r3, [r3, #0]
 800a0ce:	429a      	cmp	r2, r3
 800a0d0:	d108      	bne.n	800a0e4 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800a0d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0d4:	7ada      	ldrb	r2, [r3, #11]
 800a0d6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a0da:	4611      	mov	r1, r2
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f7ff fa52 	bl	8009586 <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 800a0e2:	e019      	b.n	800a118 <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d105      	bne.n	800a0f8 <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 800a0ec:	68fa      	ldr	r2, [r7, #12]
 800a0ee:	893b      	ldrh	r3, [r7, #8]
 800a0f0:	3b01      	subs	r3, #1
 800a0f2:	4413      	add	r3, r2
 800a0f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a0f6:	e006      	b.n	800a106 <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d00a      	beq.n	800a116 <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 800a100:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a102:	3b01      	subs	r3, #1
 800a104:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800a106:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a108:	3301      	adds	r3, #1
 800a10a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a10c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	429a      	cmp	r2, r3
 800a112:	d3d8      	bcc.n	800a0c6 <cdcd_xfer_cb+0x152>
 800a114:	e000      	b.n	800a118 <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 800a116:	bf00      	nop
 800a118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a11a:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 800a11c:	6a3b      	ldr	r3, [r7, #32]
 800a11e:	3308      	adds	r3, #8
 800a120:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	891b      	ldrh	r3, [r3, #8]
 800a126:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 800a128:	69fb      	ldr	r3, [r7, #28]
 800a12a:	895b      	ldrh	r3, [r3, #10]
 800a12c:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 800a12e:	8b7a      	ldrh	r2, [r7, #26]
 800a130:	8b3b      	ldrh	r3, [r7, #24]
 800a132:	429a      	cmp	r2, r3
 800a134:	bf0c      	ite	eq
 800a136:	2301      	moveq	r3, #1
 800a138:	2300      	movne	r3, #0
 800a13a:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 800a13c:	f083 0301 	eor.w	r3, r3, #1
 800a140:	b2db      	uxtb	r3, r3
 800a142:	2b00      	cmp	r3, #0
 800a144:	d004      	beq.n	800a150 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 800a146:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7ff fa10 	bl	8009570 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 800a150:	79fb      	ldrb	r3, [r7, #7]
 800a152:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800a154:	4618      	mov	r0, r3
 800a156:	f007 feed 	bl	8011f34 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 800a15a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a15c:	785b      	ldrb	r3, [r3, #1]
 800a15e:	79ba      	ldrb	r2, [r7, #6]
 800a160:	429a      	cmp	r2, r3
 800a162:	d112      	bne.n	800a18a <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 800a164:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a168:	4618      	mov	r0, r3
 800a16a:	f7ff fa1a 	bl	80095a2 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 800a16e:	79fb      	ldrb	r3, [r7, #7]
 800a170:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a172:	4618      	mov	r0, r3
 800a174:	f007 fcb6 	bl	8011ae4 <tu_edpt_stream_write_xfer>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d105      	bne.n	800a18a <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 800a17e:	79fb      	ldrb	r3, [r7, #7]
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a184:	4618      	mov	r0, r3
 800a186:	f007 fc13 	bl	80119b0 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 800a18a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a18c:	789b      	ldrb	r3, [r3, #2]
 800a18e:	79ba      	ldrb	r2, [r7, #6]
 800a190:	429a      	cmp	r2, r3
 800a192:	d104      	bne.n	800a19e <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 800a194:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a198:	4618      	mov	r0, r3
 800a19a:	f7ff fa0d 	bl	80095b8 <tud_cdc_notify_complete_cb>
  }

  return true;
 800a19e:	2301      	movs	r3, #1
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3760      	adds	r7, #96	@ 0x60
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	20009a2c 	.word	0x20009a2c
 800a1ac:	e000edf0 	.word	0xe000edf0

0800a1b0 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	460a      	mov	r2, r1
 800a1ba:	71fb      	strb	r3, [r7, #7]
 800a1bc:	4613      	mov	r3, r2
 800a1be:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 800a1c0:	bf00      	nop
 800a1c2:	370c      	adds	r7, #12
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	460a      	mov	r2, r1
 800a1d6:	71fb      	strb	r3, [r7, #7]
 800a1d8:	4613      	mov	r3, r2
 800a1da:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 800a1dc:	2301      	movs	r3, #1
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	370c      	adds	r7, #12
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e8:	4770      	bx	lr

0800a1ea <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 800a1ea:	b480      	push	{r7}
 800a1ec:	b083      	sub	sp, #12
 800a1ee:	af00      	add	r7, sp, #0
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	6039      	str	r1, [r7, #0]
 800a1f4:	71fb      	strb	r3, [r7, #7]
 800a1f6:	4613      	mov	r3, r2
 800a1f8:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 800a1fa:	bf00      	nop
 800a1fc:	370c      	adds	r7, #12
 800a1fe:	46bd      	mov	sp, r7
 800a200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a204:	4770      	bx	lr

0800a206 <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 800a206:	b480      	push	{r7}
 800a208:	b083      	sub	sp, #12
 800a20a:	af00      	add	r7, sp, #0
 800a20c:	603a      	str	r2, [r7, #0]
 800a20e:	461a      	mov	r2, r3
 800a210:	4603      	mov	r3, r0
 800a212:	71fb      	strb	r3, [r7, #7]
 800a214:	460b      	mov	r3, r1
 800a216:	71bb      	strb	r3, [r7, #6]
 800a218:	4613      	mov	r3, r2
 800a21a:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 800a21c:	bf00      	nop
 800a21e:	370c      	adds	r7, #12
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800a228:	b580      	push	{r7, lr}
 800a22a:	af00      	add	r7, sp, #0
  hidd_reset(0);
 800a22c:	2000      	movs	r0, #0
 800a22e:	f000 f80b 	bl	800a248 <hidd_reset>
}
 800a232:	bf00      	nop
 800a234:	bd80      	pop	{r7, pc}

0800a236 <hidd_deinit>:

bool hidd_deinit(void) {
 800a236:	b480      	push	{r7}
 800a238:	af00      	add	r7, sp, #0
  return true;
 800a23a:	2301      	movs	r3, #1
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	46bd      	mov	sp, r7
 800a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a244:	4770      	bx	lr
	...

0800a248 <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	4603      	mov	r3, r0
 800a250:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 800a252:	220c      	movs	r2, #12
 800a254:	2100      	movs	r1, #0
 800a256:	4803      	ldr	r0, [pc, #12]	@ (800a264 <hidd_reset+0x1c>)
 800a258:	f008 fa50 	bl	80126fc <memset>
}
 800a25c:	bf00      	nop
 800a25e:	3708      	adds	r7, #8
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	20009ae0 	.word	0x20009ae0

0800a268 <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 800a268:	b580      	push	{r7, lr}
 800a26a:	b094      	sub	sp, #80	@ 0x50
 800a26c:	af02      	add	r7, sp, #8
 800a26e:	4603      	mov	r3, r0
 800a270:	6039      	str	r1, [r7, #0]
 800a272:	71fb      	strb	r3, [r7, #7]
 800a274:	4613      	mov	r3, r2
 800a276:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	795b      	ldrb	r3, [r3, #5]
 800a27c:	2b03      	cmp	r3, #3
 800a27e:	d001      	beq.n	800a284 <hidd_open+0x1c>
 800a280:	2300      	movs	r3, #0
 800a282:	e0d0      	b.n	800a426 <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	791b      	ldrb	r3, [r3, #4]
 800a288:	461a      	mov	r2, r3
 800a28a:	00d2      	lsls	r2, r2, #3
 800a28c:	1ad3      	subs	r3, r2, r3
 800a28e:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 800a290:	3312      	adds	r3, #18
 800a292:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 800a296:	88ba      	ldrh	r2, [r7, #4]
 800a298:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d20a      	bcs.n	800a2b6 <hidd_open+0x4e>
 800a2a0:	4b63      	ldr	r3, [pc, #396]	@ (800a430 <hidd_open+0x1c8>)
 800a2a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	f003 0301 	and.w	r3, r3, #1
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d000      	beq.n	800a2b2 <hidd_open+0x4a>
 800a2b0:	be00      	bkpt	0x0000
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	e0b7      	b.n	800a426 <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2bc:	e011      	b.n	800a2e2 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 800a2be:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a2c2:	4613      	mov	r3, r2
 800a2c4:	005b      	lsls	r3, r3, #1
 800a2c6:	4413      	add	r3, r2
 800a2c8:	009b      	lsls	r3, r3, #2
 800a2ca:	4a5a      	ldr	r2, [pc, #360]	@ (800a434 <hidd_open+0x1cc>)
 800a2cc:	4413      	add	r3, r2
 800a2ce:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 800a2d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2d2:	785b      	ldrb	r3, [r3, #1]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d009      	beq.n	800a2ec <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800a2d8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2dc:	3301      	adds	r3, #1
 800a2de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d0e9      	beq.n	800a2be <hidd_open+0x56>
 800a2ea:	e000      	b.n	800a2ee <hidd_open+0x86>
      break;
 800a2ec:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 800a2ee:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00a      	beq.n	800a30c <hidd_open+0xa4>
 800a2f6:	4b4e      	ldr	r3, [pc, #312]	@ (800a430 <hidd_open+0x1c8>)
 800a2f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f003 0301 	and.w	r3, r3, #1
 800a302:	2b00      	cmp	r3, #0
 800a304:	d000      	beq.n	800a308 <hidd_open+0xa0>
 800a306:	be00      	bkpt	0x0000
 800a308:	2300      	movs	r3, #0
 800a30a:	e08c      	b.n	800a426 <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 800a30c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800a310:	4613      	mov	r3, r2
 800a312:	005b      	lsls	r3, r3, #1
 800a314:	4413      	add	r3, r2
 800a316:	011b      	lsls	r3, r3, #4
 800a318:	4a47      	ldr	r2, [pc, #284]	@ (800a438 <hidd_open+0x1d0>)
 800a31a:	4413      	add	r3, r2
 800a31c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a324:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	781b      	ldrb	r3, [r3, #0]
 800a32e:	461a      	mov	r2, r3
 800a330:	69bb      	ldr	r3, [r7, #24]
 800a332:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800a334:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a338:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a33a:	6a3b      	ldr	r3, [r7, #32]
 800a33c:	3301      	adds	r3, #1
 800a33e:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 800a340:	2b21      	cmp	r3, #33	@ 0x21
 800a342:	d00a      	beq.n	800a35a <hidd_open+0xf2>
 800a344:	4b3a      	ldr	r3, [pc, #232]	@ (800a430 <hidd_open+0x1c8>)
 800a346:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f003 0301 	and.w	r3, r3, #1
 800a350:	2b00      	cmp	r3, #0
 800a352:	d000      	beq.n	800a356 <hidd_open+0xee>
 800a354:	be00      	bkpt	0x0000
 800a356:	2300      	movs	r3, #0
 800a358:	e065      	b.n	800a426 <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 800a35a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a35c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a35e:	609a      	str	r2, [r3, #8]
 800a360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a362:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	781b      	ldrb	r3, [r3, #0]
 800a36c:	461a      	mov	r2, r3
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 800a372:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	7919      	ldrb	r1, [r3, #4]
 800a378:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a37a:	3302      	adds	r3, #2
 800a37c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a37e:	3201      	adds	r2, #1
 800a380:	79f8      	ldrb	r0, [r7, #7]
 800a382:	9201      	str	r2, [sp, #4]
 800a384:	9300      	str	r3, [sp, #0]
 800a386:	2303      	movs	r3, #3
 800a388:	460a      	mov	r2, r1
 800a38a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800a38c:	f004 fb38 	bl	800ea00 <usbd_open_edpt_pair>
 800a390:	4603      	mov	r3, r0
 800a392:	f083 0301 	eor.w	r3, r3, #1
 800a396:	b2db      	uxtb	r3, r3
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d00a      	beq.n	800a3b2 <hidd_open+0x14a>
 800a39c:	4b24      	ldr	r3, [pc, #144]	@ (800a430 <hidd_open+0x1c8>)
 800a39e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f003 0301 	and.w	r3, r3, #1
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d000      	beq.n	800a3ae <hidd_open+0x146>
 800a3ac:	be00      	bkpt	0x0000
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	e039      	b.n	800a426 <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	799b      	ldrb	r3, [r3, #6]
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d103      	bne.n	800a3c2 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	79da      	ldrb	r2, [r3, #7]
 800a3be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3c0:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 800a3c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	789a      	ldrb	r2, [r3, #2]
 800a3cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3ce:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 800a3d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3d2:	689b      	ldr	r3, [r3, #8]
 800a3d4:	3307      	adds	r3, #7
 800a3d6:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	881a      	ldrh	r2, [r3, #0]
 800a3dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3de:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 800a3e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3e2:	789b      	ldrb	r3, [r3, #2]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d01c      	beq.n	800a422 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800a3e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3ea:	7899      	ldrb	r1, [r3, #2]
 800a3ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3ee:	f103 0220 	add.w	r2, r3, #32
 800a3f2:	79f8      	ldrb	r0, [r7, #7]
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	9300      	str	r3, [sp, #0]
 800a3f8:	2310      	movs	r3, #16
 800a3fa:	f004 fbff 	bl	800ebfc <usbd_edpt_xfer>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f083 0301 	eor.w	r3, r3, #1
 800a404:	b2db      	uxtb	r3, r3
 800a406:	2b00      	cmp	r3, #0
 800a408:	d00b      	beq.n	800a422 <hidd_open+0x1ba>
 800a40a:	4b09      	ldr	r3, [pc, #36]	@ (800a430 <hidd_open+0x1c8>)
 800a40c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a40e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f003 0301 	and.w	r3, r3, #1
 800a416:	2b00      	cmp	r3, #0
 800a418:	d000      	beq.n	800a41c <hidd_open+0x1b4>
 800a41a:	be00      	bkpt	0x0000
 800a41c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a420:	e001      	b.n	800a426 <hidd_open+0x1be>
  }

  return drv_len;
 800a422:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 800a426:	4618      	mov	r0, r3
 800a428:	3748      	adds	r7, #72	@ 0x48
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	e000edf0 	.word	0xe000edf0
 800a434:	20009ae0 	.word	0x20009ae0
 800a438:	20009aec 	.word	0x20009aec

0800a43c <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b094      	sub	sp, #80	@ 0x50
 800a440:	af02      	add	r7, sp, #8
 800a442:	4603      	mov	r3, r0
 800a444:	603a      	str	r2, [r7, #0]
 800a446:	71fb      	strb	r3, [r7, #7]
 800a448:	460b      	mov	r3, r1
 800a44a:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	781b      	ldrb	r3, [r3, #0]
 800a450:	f003 031f 	and.w	r3, r3, #31
 800a454:	b2db      	uxtb	r3, r3
 800a456:	2b01      	cmp	r3, #1
 800a458:	d001      	beq.n	800a45e <hidd_control_xfer_cb+0x22>
 800a45a:	2300      	movs	r3, #0
 800a45c:	e1d6      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	889b      	ldrh	r3, [r3, #4]
 800a462:	b29b      	uxth	r3, r3
 800a464:	b2db      	uxtb	r3, r3
 800a466:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800a468:	2300      	movs	r3, #0
 800a46a:	77bb      	strb	r3, [r7, #30]
 800a46c:	e00f      	b.n	800a48e <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 800a46e:	7fba      	ldrb	r2, [r7, #30]
 800a470:	498f      	ldr	r1, [pc, #572]	@ (800a6b0 <hidd_control_xfer_cb+0x274>)
 800a472:	4613      	mov	r3, r2
 800a474:	005b      	lsls	r3, r3, #1
 800a476:	4413      	add	r3, r2
 800a478:	009b      	lsls	r3, r3, #2
 800a47a:	440b      	add	r3, r1
 800a47c:	781b      	ldrb	r3, [r3, #0]
 800a47e:	7ffa      	ldrb	r2, [r7, #31]
 800a480:	429a      	cmp	r2, r3
 800a482:	d101      	bne.n	800a488 <hidd_control_xfer_cb+0x4c>
      return i;
 800a484:	7fbb      	ldrb	r3, [r7, #30]
 800a486:	e006      	b.n	800a496 <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800a488:	7fbb      	ldrb	r3, [r7, #30]
 800a48a:	3301      	adds	r3, #1
 800a48c:	77bb      	strb	r3, [r7, #30]
 800a48e:	7fbb      	ldrb	r3, [r7, #30]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d0ec      	beq.n	800a46e <hidd_control_xfer_cb+0x32>
  return 0xFF;
 800a494:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800a496:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 800a49a:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d001      	beq.n	800a4a6 <hidd_control_xfer_cb+0x6a>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	e1b2      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 800a4a6:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a4aa:	4613      	mov	r3, r2
 800a4ac:	005b      	lsls	r3, r3, #1
 800a4ae:	4413      	add	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4a7f      	ldr	r2, [pc, #508]	@ (800a6b0 <hidd_control_xfer_cb+0x274>)
 800a4b4:	4413      	add	r3, r2
 800a4b6:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 800a4b8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800a4bc:	4613      	mov	r3, r2
 800a4be:	005b      	lsls	r3, r3, #1
 800a4c0:	4413      	add	r3, r2
 800a4c2:	011b      	lsls	r3, r3, #4
 800a4c4:	4a7b      	ldr	r2, [pc, #492]	@ (800a6b4 <hidd_control_xfer_cb+0x278>)
 800a4c6:	4413      	add	r3, r2
 800a4c8:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a4d2:	b2db      	uxtb	r3, r3
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d145      	bne.n	800a564 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 800a4d8:	79bb      	ldrb	r3, [r7, #6]
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	f040 8195 	bne.w	800a80a <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	885b      	ldrh	r3, [r3, #2]
 800a4e4:	b29b      	uxth	r3, r3
 800a4e6:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a4e8:	8bbb      	ldrh	r3, [r7, #28]
 800a4ea:	0a1b      	lsrs	r3, r3, #8
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	b2db      	uxtb	r3, r3
 800a4f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	785b      	ldrb	r3, [r3, #1]
 800a4f8:	2b06      	cmp	r3, #6
 800a4fa:	d11b      	bne.n	800a534 <hidd_control_xfer_cb+0xf8>
 800a4fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a500:	2b21      	cmp	r3, #33	@ 0x21
 800a502:	d117      	bne.n	800a534 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 800a504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d101      	bne.n	800a510 <hidd_control_xfer_cb+0xd4>
 800a50c:	2300      	movs	r3, #0
 800a50e:	e17d      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 800a510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a512:	689a      	ldr	r2, [r3, #8]
 800a514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	79f8      	ldrb	r0, [r7, #7]
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	f004 fde7 	bl	800f0f0 <tud_control_xfer>
 800a522:	4603      	mov	r3, r0
 800a524:	f083 0301 	eor.w	r3, r3, #1
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	f000 816d 	beq.w	800a80a <hidd_control_xfer_cb+0x3ce>
 800a530:	2300      	movs	r3, #0
 800a532:	e16b      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	785b      	ldrb	r3, [r3, #1]
 800a538:	2b06      	cmp	r3, #6
 800a53a:	d111      	bne.n	800a560 <hidd_control_xfer_cb+0x124>
 800a53c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a540:	2b22      	cmp	r3, #34	@ 0x22
 800a542:	d10d      	bne.n	800a560 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 800a544:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a548:	4618      	mov	r0, r3
 800a54a:	f7f7 ffcf 	bl	80024ec <tud_hid_descriptor_report_cb>
 800a54e:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 800a550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a552:	889b      	ldrh	r3, [r3, #4]
 800a554:	79f8      	ldrb	r0, [r7, #7]
 800a556:	6a3a      	ldr	r2, [r7, #32]
 800a558:	6839      	ldr	r1, [r7, #0]
 800a55a:	f004 fdc9 	bl	800f0f0 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 800a55e:	e154      	b.n	800a80a <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 800a560:	2300      	movs	r3, #0
 800a562:	e153      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	781b      	ldrb	r3, [r3, #0]
 800a568:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	2b20      	cmp	r3, #32
 800a570:	f040 813e 	bne.w	800a7f0 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	785b      	ldrb	r3, [r3, #1]
 800a578:	3b01      	subs	r3, #1
 800a57a:	2b0a      	cmp	r3, #10
 800a57c:	f200 8136 	bhi.w	800a7ec <hidd_control_xfer_cb+0x3b0>
 800a580:	a201      	add	r2, pc, #4	@ (adr r2, 800a588 <hidd_control_xfer_cb+0x14c>)
 800a582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a586:	bf00      	nop
 800a588:	0800a5b5 	.word	0x0800a5b5
 800a58c:	0800a78b 	.word	0x0800a78b
 800a590:	0800a7a1 	.word	0x0800a7a1
 800a594:	0800a7ed 	.word	0x0800a7ed
 800a598:	0800a7ed 	.word	0x0800a7ed
 800a59c:	0800a7ed 	.word	0x0800a7ed
 800a5a0:	0800a7ed 	.word	0x0800a7ed
 800a5a4:	0800a7ed 	.word	0x0800a7ed
 800a5a8:	0800a68b 	.word	0x0800a68b
 800a5ac:	0800a745 	.word	0x0800a745
 800a5b0:	0800a7b7 	.word	0x0800a7b7
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800a5b4:	79bb      	ldrb	r3, [r7, #6]
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	f040 811c 	bne.w	800a7f4 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	885b      	ldrh	r3, [r3, #2]
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	82bb      	strh	r3, [r7, #20]
 800a5c4:	8abb      	ldrh	r3, [r7, #20]
 800a5c6:	0a1b      	lsrs	r3, r3, #8
 800a5c8:	b29b      	uxth	r3, r3
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 800a5d0:	683b      	ldr	r3, [r7, #0]
 800a5d2:	885b      	ldrh	r3, [r3, #2]
 800a5d4:	b29b      	uxth	r3, r3
 800a5d6:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a5d8:	8afb      	ldrh	r3, [r7, #22]
 800a5da:	b2db      	uxtb	r3, r3
 800a5dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	88db      	ldrh	r3, [r3, #6]
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	837b      	strh	r3, [r7, #26]
 800a5ec:	2310      	movs	r3, #16
 800a5ee:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a5f0:	8b7a      	ldrh	r2, [r7, #26]
 800a5f2:	8b3b      	ldrh	r3, [r7, #24]
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	bf28      	it	cs
 800a5f8:	4613      	movcs	r3, r2
 800a5fa:	b29b      	uxth	r3, r3
 800a5fc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 800a600:	2300      	movs	r3, #0
 800a602:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 800a606:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d013      	beq.n	800a636 <hidd_control_xfer_cb+0x1fa>
 800a60e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a612:	2b01      	cmp	r3, #1
 800a614:	d90f      	bls.n	800a636 <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 800a616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a618:	1c5a      	adds	r2, r3, #1
 800a61a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a61c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800a620:	701a      	strb	r2, [r3, #0]
            req_len--;
 800a622:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a626:	3b01      	subs	r3, #1
 800a628:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 800a62c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a630:	3301      	adds	r3, #1
 800a632:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 800a636:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800a63a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800a63e:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800a642:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a646:	9300      	str	r3, [sp, #0]
 800a648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a64a:	f7f5 ffc7 	bl	80005dc <tud_hid_get_report_cb>
 800a64e:	4603      	mov	r3, r0
 800a650:	461a      	mov	r2, r3
 800a652:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a656:	4413      	add	r3, r2
 800a658:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 800a65c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a660:	2b00      	cmp	r3, #0
 800a662:	d10a      	bne.n	800a67a <hidd_control_xfer_cb+0x23e>
 800a664:	4b14      	ldr	r3, [pc, #80]	@ (800a6b8 <hidd_control_xfer_cb+0x27c>)
 800a666:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f003 0301 	and.w	r3, r3, #1
 800a670:	2b00      	cmp	r3, #0
 800a672:	d000      	beq.n	800a676 <hidd_control_xfer_cb+0x23a>
 800a674:	be00      	bkpt	0x0000
 800a676:	2300      	movs	r3, #0
 800a678:	e0c8      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800a67a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a67c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a680:	79f8      	ldrb	r0, [r7, #7]
 800a682:	6839      	ldr	r1, [r7, #0]
 800a684:	f004 fd34 	bl	800f0f0 <tud_control_xfer>
        }
        break;
 800a688:	e0b4      	b.n	800a7f4 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800a68a:	79bb      	ldrb	r3, [r7, #6]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d115      	bne.n	800a6bc <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	88db      	ldrh	r3, [r3, #6]
 800a694:	b29b      	uxth	r3, r3
 800a696:	2b10      	cmp	r3, #16
 800a698:	d901      	bls.n	800a69e <hidd_control_xfer_cb+0x262>
 800a69a:	2300      	movs	r3, #0
 800a69c:	e0b6      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 800a69e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	88db      	ldrh	r3, [r3, #6]
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	79f8      	ldrb	r0, [r7, #7]
 800a6a8:	6839      	ldr	r1, [r7, #0]
 800a6aa:	f004 fd21 	bl	800f0f0 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 800a6ae:	e0a3      	b.n	800a7f8 <hidd_control_xfer_cb+0x3bc>
 800a6b0:	20009ae0 	.word	0x20009ae0
 800a6b4:	20009aec 	.word	0x20009aec
 800a6b8:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 800a6bc:	79bb      	ldrb	r3, [r7, #6]
 800a6be:	2b03      	cmp	r3, #3
 800a6c0:	f040 809a 	bne.w	800a7f8 <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	885b      	ldrh	r3, [r3, #2]
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a6cc:	89bb      	ldrh	r3, [r7, #12]
 800a6ce:	0a1b      	lsrs	r3, r3, #8
 800a6d0:	b29b      	uxth	r3, r3
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	885b      	ldrh	r3, [r3, #2]
 800a6dc:	b29b      	uxth	r3, r3
 800a6de:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a6e0:	89fb      	ldrh	r3, [r7, #14]
 800a6e2:	b2db      	uxtb	r3, r3
 800a6e4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 800a6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	88db      	ldrh	r3, [r3, #6]
 800a6f0:	b29b      	uxth	r3, r3
 800a6f2:	827b      	strh	r3, [r7, #18]
 800a6f4:	2310      	movs	r3, #16
 800a6f6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a6f8:	8a7a      	ldrh	r2, [r7, #18]
 800a6fa:	8a3b      	ldrh	r3, [r7, #16]
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	bf28      	it	cs
 800a700:	4613      	movcs	r3, r2
 800a702:	b29b      	uxth	r3, r3
 800a704:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 800a706:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00e      	beq.n	800a72c <hidd_control_xfer_cb+0x2f0>
 800a70e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a710:	2b01      	cmp	r3, #1
 800a712:	d90b      	bls.n	800a72c <hidd_control_xfer_cb+0x2f0>
 800a714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a716:	781b      	ldrb	r3, [r3, #0]
 800a718:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800a71c:	429a      	cmp	r2, r3
 800a71e:	d105      	bne.n	800a72c <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 800a720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a722:	3301      	adds	r3, #1
 800a724:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 800a726:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a728:	3b01      	subs	r3, #1
 800a72a:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 800a72c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a730:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 800a734:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 800a738:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a73e:	f7f5 ff3d 	bl	80005bc <tud_hid_set_report_cb>
        break;
 800a742:	e059      	b.n	800a7f8 <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800a744:	79bb      	ldrb	r3, [r7, #6]
 800a746:	2b01      	cmp	r3, #1
 800a748:	d158      	bne.n	800a7fc <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	885b      	ldrh	r3, [r3, #2]
 800a74e:	b29b      	uxth	r3, r3
 800a750:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a752:	897b      	ldrh	r3, [r7, #10]
 800a754:	0a1b      	lsrs	r3, r3, #8
 800a756:	b29b      	uxth	r3, r3
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a75c:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 800a75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a760:	79da      	ldrb	r2, [r3, #7]
 800a762:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a766:	4611      	mov	r1, r2
 800a768:	4618      	mov	r0, r3
 800a76a:	f7ff fd2f 	bl	800a1cc <tud_hid_set_idle_cb>
 800a76e:	4603      	mov	r3, r0
 800a770:	f083 0301 	eor.w	r3, r3, #1
 800a774:	b2db      	uxtb	r3, r3
 800a776:	2b00      	cmp	r3, #0
 800a778:	d001      	beq.n	800a77e <hidd_control_xfer_cb+0x342>
 800a77a:	2300      	movs	r3, #0
 800a77c:	e046      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 800a77e:	79fb      	ldrb	r3, [r7, #7]
 800a780:	6839      	ldr	r1, [r7, #0]
 800a782:	4618      	mov	r0, r3
 800a784:	f004 fc30 	bl	800efe8 <tud_control_status>
        }
        break;
 800a788:	e038      	b.n	800a7fc <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800a78a:	79bb      	ldrb	r3, [r7, #6]
 800a78c:	2b01      	cmp	r3, #1
 800a78e:	d137      	bne.n	800a800 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 800a790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a792:	1dda      	adds	r2, r3, #7
 800a794:	79f8      	ldrb	r0, [r7, #7]
 800a796:	2301      	movs	r3, #1
 800a798:	6839      	ldr	r1, [r7, #0]
 800a79a:	f004 fca9 	bl	800f0f0 <tud_control_xfer>
        }
        break;
 800a79e:	e02f      	b.n	800a800 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800a7a0:	79bb      	ldrb	r3, [r7, #6]
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d12e      	bne.n	800a804 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 800a7a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7a8:	1d9a      	adds	r2, r3, #6
 800a7aa:	79f8      	ldrb	r0, [r7, #7]
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	6839      	ldr	r1, [r7, #0]
 800a7b0:	f004 fc9e 	bl	800f0f0 <tud_control_xfer>
        }
        break;
 800a7b4:	e026      	b.n	800a804 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800a7b6:	79bb      	ldrb	r3, [r7, #6]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d105      	bne.n	800a7c8 <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 800a7bc:	79fb      	ldrb	r3, [r7, #7]
 800a7be:	6839      	ldr	r1, [r7, #0]
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f004 fc11 	bl	800efe8 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 800a7c6:	e01f      	b.n	800a808 <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 800a7c8:	79bb      	ldrb	r3, [r7, #6]
 800a7ca:	2b03      	cmp	r3, #3
 800a7cc:	d11c      	bne.n	800a808 <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	885b      	ldrh	r3, [r3, #2]
 800a7d2:	b29b      	uxth	r3, r3
 800a7d4:	b2da      	uxtb	r2, r3
 800a7d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7d8:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 800a7da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7dc:	799a      	ldrb	r2, [r3, #6]
 800a7de:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800a7e2:	4611      	mov	r1, r2
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7ff fce3 	bl	800a1b0 <tud_hid_set_protocol_cb>
        break;
 800a7ea:	e00d      	b.n	800a808 <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	e00d      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	e00b      	b.n	800a80c <hidd_control_xfer_cb+0x3d0>
        break;
 800a7f4:	bf00      	nop
 800a7f6:	e008      	b.n	800a80a <hidd_control_xfer_cb+0x3ce>
        break;
 800a7f8:	bf00      	nop
 800a7fa:	e006      	b.n	800a80a <hidd_control_xfer_cb+0x3ce>
        break;
 800a7fc:	bf00      	nop
 800a7fe:	e004      	b.n	800a80a <hidd_control_xfer_cb+0x3ce>
        break;
 800a800:	bf00      	nop
 800a802:	e002      	b.n	800a80a <hidd_control_xfer_cb+0x3ce>
        break;
 800a804:	bf00      	nop
 800a806:	e000      	b.n	800a80a <hidd_control_xfer_cb+0x3ce>
        break;
 800a808:	bf00      	nop
  }

  return true;
 800a80a:	2301      	movs	r3, #1
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3748      	adds	r7, #72	@ 0x48
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800a814:	b580      	push	{r7, lr}
 800a816:	b08a      	sub	sp, #40	@ 0x28
 800a818:	af02      	add	r7, sp, #8
 800a81a:	603b      	str	r3, [r7, #0]
 800a81c:	4603      	mov	r3, r0
 800a81e:	71fb      	strb	r3, [r7, #7]
 800a820:	460b      	mov	r3, r1
 800a822:	71bb      	strb	r3, [r7, #6]
 800a824:	4613      	mov	r3, r2
 800a826:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800a828:	2300      	movs	r3, #0
 800a82a:	77fb      	strb	r3, [r7, #31]
 800a82c:	e014      	b.n	800a858 <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 800a82e:	7ffa      	ldrb	r2, [r7, #31]
 800a830:	4613      	mov	r3, r2
 800a832:	005b      	lsls	r3, r3, #1
 800a834:	4413      	add	r3, r2
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	4a3f      	ldr	r2, [pc, #252]	@ (800a938 <hidd_xfer_cb+0x124>)
 800a83a:	4413      	add	r3, r2
 800a83c:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 800a83e:	69bb      	ldr	r3, [r7, #24]
 800a840:	789b      	ldrb	r3, [r3, #2]
 800a842:	79ba      	ldrb	r2, [r7, #6]
 800a844:	429a      	cmp	r2, r3
 800a846:	d00a      	beq.n	800a85e <hidd_xfer_cb+0x4a>
 800a848:	69bb      	ldr	r3, [r7, #24]
 800a84a:	785b      	ldrb	r3, [r3, #1]
 800a84c:	79ba      	ldrb	r2, [r7, #6]
 800a84e:	429a      	cmp	r2, r3
 800a850:	d005      	beq.n	800a85e <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 800a852:	7ffb      	ldrb	r3, [r7, #31]
 800a854:	3301      	adds	r3, #1
 800a856:	77fb      	strb	r3, [r7, #31]
 800a858:	7ffb      	ldrb	r3, [r7, #31]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d0e7      	beq.n	800a82e <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 800a85e:	7ffb      	ldrb	r3, [r7, #31]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d00a      	beq.n	800a87a <hidd_xfer_cb+0x66>
 800a864:	4b35      	ldr	r3, [pc, #212]	@ (800a93c <hidd_xfer_cb+0x128>)
 800a866:	60fb      	str	r3, [r7, #12]
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f003 0301 	and.w	r3, r3, #1
 800a870:	2b00      	cmp	r3, #0
 800a872:	d000      	beq.n	800a876 <hidd_xfer_cb+0x62>
 800a874:	be00      	bkpt	0x0000
 800a876:	2300      	movs	r3, #0
 800a878:	e059      	b.n	800a92e <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800a87a:	7ffa      	ldrb	r2, [r7, #31]
 800a87c:	4613      	mov	r3, r2
 800a87e:	005b      	lsls	r3, r3, #1
 800a880:	4413      	add	r3, r2
 800a882:	011b      	lsls	r3, r3, #4
 800a884:	4a2e      	ldr	r2, [pc, #184]	@ (800a940 <hidd_xfer_cb+0x12c>)
 800a886:	4413      	add	r3, r2
 800a888:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	785b      	ldrb	r3, [r3, #1]
 800a88e:	79ba      	ldrb	r2, [r7, #6]
 800a890:	429a      	cmp	r2, r3
 800a892:	d116      	bne.n	800a8c2 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 800a894:	797b      	ldrb	r3, [r7, #5]
 800a896:	2b00      	cmp	r3, #0
 800a898:	d109      	bne.n	800a8ae <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	f103 0110 	add.w	r1, r3, #16
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	b29a      	uxth	r2, r3
 800a8a4:	7ffb      	ldrb	r3, [r7, #31]
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f7ff fc9f 	bl	800a1ea <tud_hid_report_complete_cb>
 800a8ac:	e03e      	b.n	800a92c <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	f103 0210 	add.w	r2, r3, #16
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	7ff8      	ldrb	r0, [r7, #31]
 800a8ba:	2101      	movs	r1, #1
 800a8bc:	f7ff fca3 	bl	800a206 <tud_hid_report_failed_cb>
 800a8c0:	e034      	b.n	800a92c <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 800a8c2:	797b      	ldrb	r3, [r7, #5]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10c      	bne.n	800a8e2 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 800a8c8:	697b      	ldr	r3, [r7, #20]
 800a8ca:	f103 0220 	add.w	r2, r3, #32
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	b29b      	uxth	r3, r3
 800a8d2:	7ff8      	ldrb	r0, [r7, #31]
 800a8d4:	9300      	str	r3, [sp, #0]
 800a8d6:	4613      	mov	r3, r2
 800a8d8:	2202      	movs	r2, #2
 800a8da:	2100      	movs	r1, #0
 800a8dc:	f7f5 fe6e 	bl	80005bc <tud_hid_set_report_cb>
 800a8e0:	e008      	b.n	800a8f4 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	f103 0220 	add.w	r2, r3, #32
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	7ff8      	ldrb	r0, [r7, #31]
 800a8ee:	2102      	movs	r1, #2
 800a8f0:	f7ff fc89 	bl	800a206 <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	7899      	ldrb	r1, [r3, #2]
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	f103 0220 	add.w	r2, r3, #32
 800a8fe:	79f8      	ldrb	r0, [r7, #7]
 800a900:	2300      	movs	r3, #0
 800a902:	9300      	str	r3, [sp, #0]
 800a904:	2310      	movs	r3, #16
 800a906:	f004 f979 	bl	800ebfc <usbd_edpt_xfer>
 800a90a:	4603      	mov	r3, r0
 800a90c:	f083 0301 	eor.w	r3, r3, #1
 800a910:	b2db      	uxtb	r3, r3
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00a      	beq.n	800a92c <hidd_xfer_cb+0x118>
 800a916:	4b09      	ldr	r3, [pc, #36]	@ (800a93c <hidd_xfer_cb+0x128>)
 800a918:	613b      	str	r3, [r7, #16]
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f003 0301 	and.w	r3, r3, #1
 800a922:	2b00      	cmp	r3, #0
 800a924:	d000      	beq.n	800a928 <hidd_xfer_cb+0x114>
 800a926:	be00      	bkpt	0x0000
 800a928:	2300      	movs	r3, #0
 800a92a:	e000      	b.n	800a92e <hidd_xfer_cb+0x11a>
  }

  return true;
 800a92c:	2301      	movs	r3, #1
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3720      	adds	r7, #32
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	20009ae0 	.word	0x20009ae0
 800a93c:	e000edf0 	.word	0xe000edf0
 800a940:	20009aec 	.word	0x20009aec

0800a944 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	4603      	mov	r3, r0
 800a94c:	60b9      	str	r1, [r7, #8]
 800a94e:	607a      	str	r2, [r7, #4]
 800a950:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 800a952:	2300      	movs	r3, #0
}
 800a954:	4618      	mov	r0, r3
 800a956:	3714      	adds	r7, #20
 800a958:	46bd      	mov	sp, r7
 800a95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a95e:	4770      	bx	lr

0800a960 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 800a960:	b580      	push	{r7, lr}
 800a962:	b088      	sub	sp, #32
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
 800a968:	460b      	mov	r3, r1
 800a96a:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	3320      	adds	r3, #32
 800a974:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	7fdb      	ldrb	r3, [r3, #31]
 800a97a:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 800a97c:	69bb      	ldr	r3, [r7, #24]
 800a97e:	78fa      	ldrb	r2, [r7, #3]
 800a980:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	689a      	ldr	r2, [r3, #8]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a98a:	1ad2      	subs	r2, r2, r3
 800a98c:	69bb      	ldr	r3, [r7, #24]
 800a98e:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2202      	movs	r2, #2
 800a994:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d106      	bne.n	800a9b0 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 800a9a2:	69fb      	ldr	r3, [r7, #28]
 800a9a4:	7b58      	ldrb	r0, [r3, #13]
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	2220      	movs	r2, #32
 800a9aa:	2105      	movs	r1, #5
 800a9ac:	f000 f984 	bl	800acb8 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d028      	beq.n	800aa0a <fail_scsi_op+0xaa>
 800a9b8:	69bb      	ldr	r3, [r7, #24]
 800a9ba:	689b      	ldr	r3, [r3, #8]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d024      	beq.n	800aa0a <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 800a9c0:	69fb      	ldr	r3, [r7, #28]
 800a9c2:	7b1b      	ldrb	r3, [r3, #12]
 800a9c4:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 800a9c6:	7dbb      	ldrb	r3, [r7, #22]
 800a9c8:	613b      	str	r3, [r7, #16]
 800a9ca:	2307      	movs	r3, #7
 800a9cc:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a9ce:	7bfb      	ldrb	r3, [r7, #15]
 800a9d0:	693a      	ldr	r2, [r7, #16]
 800a9d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a9d6:	f003 0301 	and.w	r3, r3, #1
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	bf14      	ite	ne
 800a9de:	2301      	movne	r3, #1
 800a9e0:	2300      	moveq	r3, #0
 800a9e2:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d008      	beq.n	800a9fa <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800a9ee:	7dfb      	ldrb	r3, [r7, #23]
 800a9f0:	4611      	mov	r1, r2
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f004 fa24 	bl	800ee40 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 800a9f8:	e007      	b.n	800aa0a <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800aa00:	7dfb      	ldrb	r3, [r7, #23]
 800aa02:	4611      	mov	r1, r2
 800aa04:	4618      	mov	r0, r3
 800aa06:	f004 fa1b 	bl	800ee40 <usbd_edpt_stall>
}
 800aa0a:	bf00      	nop
 800aa0c:	3720      	adds	r7, #32
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}

0800aa12 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 800aa12:	b480      	push	{r7}
 800aa14:	b08b      	sub	sp, #44	@ 0x2c
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800aa24:	6a3b      	ldr	r3, [r7, #32]
 800aa26:	330f      	adds	r3, #15
 800aa28:	3307      	adds	r3, #7
 800aa2a:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 800aa2c:	69fb      	ldr	r3, [r7, #28]
 800aa2e:	881b      	ldrh	r3, [r3, #0]
 800aa30:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 800aa32:	8b7b      	ldrh	r3, [r7, #26]
 800aa34:	ba5b      	rev16	r3, r3
 800aa36:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800aa38:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	689b      	ldr	r3, [r3, #8]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d106      	bne.n	800aa50 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 800aa42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d04d      	beq.n	800aae4 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800aa48:	2302      	movs	r3, #2
 800aa4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aa4e:	e049      	b.n	800aae4 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	7bdb      	ldrb	r3, [r3, #15]
 800aa54:	2b28      	cmp	r3, #40	@ 0x28
 800aa56:	d11a      	bne.n	800aa8e <rdwr10_validate_cmd+0x7c>
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	7b1b      	ldrb	r3, [r3, #12]
 800aa5c:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 800aa5e:	7e7b      	ldrb	r3, [r7, #25]
 800aa60:	617b      	str	r3, [r7, #20]
 800aa62:	2307      	movs	r3, #7
 800aa64:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800aa66:	7cfb      	ldrb	r3, [r7, #19]
 800aa68:	697a      	ldr	r2, [r7, #20]
 800aa6a:	fa22 f303 	lsr.w	r3, r2, r3
 800aa6e:	f003 0301 	and.w	r3, r3, #1
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	bf14      	ite	ne
 800aa76:	2301      	movne	r3, #1
 800aa78:	2300      	moveq	r3, #0
 800aa7a:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 800aa7c:	f083 0301 	eor.w	r3, r3, #1
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d003      	beq.n	800aa8e <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800aa86:	2302      	movs	r3, #2
 800aa88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aa8c:	e02a      	b.n	800aae4 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	7bdb      	ldrb	r3, [r3, #15]
 800aa92:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa94:	d117      	bne.n	800aac6 <rdwr10_validate_cmd+0xb4>
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	7b1b      	ldrb	r3, [r3, #12]
 800aa9a:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 800aa9c:	7cbb      	ldrb	r3, [r7, #18]
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	2307      	movs	r3, #7
 800aaa2:	72fb      	strb	r3, [r7, #11]
 800aaa4:	7afb      	ldrb	r3, [r7, #11]
 800aaa6:	68fa      	ldr	r2, [r7, #12]
 800aaa8:	fa22 f303 	lsr.w	r3, r2, r3
 800aaac:	f003 0301 	and.w	r3, r3, #1
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	bf14      	ite	ne
 800aab4:	2301      	movne	r3, #1
 800aab6:	2300      	moveq	r3, #0
 800aab8:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d003      	beq.n	800aac6 <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800aabe:	2302      	movs	r3, #2
 800aac0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aac4:	e00e      	b.n	800aae4 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 800aac6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d103      	bne.n	800aad4 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 800aacc:	2301      	movs	r3, #1
 800aace:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aad2:	e007      	b.n	800aae4 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	689a      	ldr	r2, [r3, #8]
 800aad8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aada:	429a      	cmp	r2, r3
 800aadc:	d202      	bcs.n	800aae4 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800aade:	2302      	movs	r3, #2
 800aae0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 800aae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	372c      	adds	r7, #44	@ 0x2c
 800aaec:	46bd      	mov	sp, r7
 800aaee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf2:	4770      	bx	lr

0800aaf4 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b08c      	sub	sp, #48	@ 0x30
 800aaf8:	af02      	add	r7, sp, #8
 800aafa:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	7fdb      	ldrb	r3, [r3, #31]
 800ab00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800ab0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab12:	4611      	mov	r1, r2
 800ab14:	4618      	mov	r0, r3
 800ab16:	f004 fa0f 	bl	800ef38 <usbd_edpt_stalled>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	f083 0301 	eor.w	r3, r3, #1
 800ab20:	b2db      	uxtb	r3, r3
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d055      	beq.n	800abd2 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800ab26:	6a3b      	ldr	r3, [r7, #32]
 800ab28:	689a      	ldr	r2, [r3, #8]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	d91d      	bls.n	800ab6e <proc_stage_status+0x7a>
 800ab32:	6a3b      	ldr	r3, [r7, #32]
 800ab34:	7b1b      	ldrb	r3, [r3, #12]
 800ab36:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800ab38:	7efb      	ldrb	r3, [r7, #27]
 800ab3a:	617b      	str	r3, [r7, #20]
 800ab3c:	2307      	movs	r3, #7
 800ab3e:	74fb      	strb	r3, [r7, #19]
 800ab40:	7cfb      	ldrb	r3, [r7, #19]
 800ab42:	697a      	ldr	r2, [r7, #20]
 800ab44:	fa22 f303 	lsr.w	r3, r2, r3
 800ab48:	f003 0301 	and.w	r3, r3, #1
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	bf14      	ite	ne
 800ab50:	2301      	movne	r3, #1
 800ab52:	2300      	moveq	r3, #0
 800ab54:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d009      	beq.n	800ab6e <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800ab60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ab64:	4611      	mov	r1, r2
 800ab66:	4618      	mov	r0, r3
 800ab68:	f004 f96a 	bl	800ee40 <usbd_edpt_stall>
 800ab6c:	e031      	b.n	800abd2 <proc_stage_status+0xde>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	7fdb      	ldrb	r3, [r3, #31]
 800ab76:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	689a      	ldr	r2, [r3, #8]
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab80:	1ad2      	subs	r2, r2, r3
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2203      	movs	r2, #3
 800ab8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	3320      	adds	r3, #32
 800ab92:	220d      	movs	r2, #13
 800ab94:	4619      	mov	r1, r3
 800ab96:	4811      	ldr	r0, [pc, #68]	@ (800abdc <proc_stage_status+0xe8>)
 800ab98:	f007 fe2b 	bl	80127f2 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800aba2:	7af8      	ldrb	r0, [r7, #11]
 800aba4:	2300      	movs	r3, #0
 800aba6:	9300      	str	r3, [sp, #0]
 800aba8:	230d      	movs	r3, #13
 800abaa:	4a0c      	ldr	r2, [pc, #48]	@ (800abdc <proc_stage_status+0xe8>)
 800abac:	f004 f826 	bl	800ebfc <usbd_edpt_xfer>
 800abb0:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 800abb2:	f083 0301 	eor.w	r3, r3, #1
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d00a      	beq.n	800abd2 <proc_stage_status+0xde>
 800abbc:	4b08      	ldr	r3, [pc, #32]	@ (800abe0 <proc_stage_status+0xec>)
 800abbe:	61fb      	str	r3, [r7, #28]
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 0301 	and.w	r3, r3, #1
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d000      	beq.n	800abce <proc_stage_status+0xda>
 800abcc:	be00      	bkpt	0x0000
 800abce:	2300      	movs	r3, #0
 800abd0:	e000      	b.n	800abd4 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 800abd2:	2301      	movs	r3, #1
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3728      	adds	r7, #40	@ 0x28
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}
 800abdc:	20009b5c 	.word	0x20009b5c
 800abe0:	e000edf0 	.word	0xe000edf0

0800abe4 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 800abe4:	b480      	push	{r7}
 800abe6:	b083      	sub	sp, #12
 800abe8:	af00      	add	r7, sp, #0
 800abea:	4603      	mov	r3, r0
 800abec:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800abee:	bf00      	nop
 800abf0:	370c      	adds	r7, #12
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr

0800abfa <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 800abfa:	b480      	push	{r7}
 800abfc:	b083      	sub	sp, #12
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	4603      	mov	r3, r0
 800ac02:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800ac04:	bf00      	nop
 800ac06:	370c      	adds	r7, #12
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr

0800ac10 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 800ac10:	b480      	push	{r7}
 800ac12:	b083      	sub	sp, #12
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	4603      	mov	r3, r0
 800ac18:	6039      	str	r1, [r7, #0]
 800ac1a:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 800ac1c:	bf00      	nop
 800ac1e:	370c      	adds	r7, #12
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 800ac28:	b480      	push	{r7}
 800ac2a:	af00      	add	r7, sp, #0
  return 1;
 800ac2c:	2301      	movs	r3, #1
}
 800ac2e:	4618      	mov	r0, r3
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr

0800ac38 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 800ac38:	b490      	push	{r4, r7}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	4604      	mov	r4, r0
 800ac40:	4608      	mov	r0, r1
 800ac42:	4611      	mov	r1, r2
 800ac44:	461a      	mov	r2, r3
 800ac46:	4623      	mov	r3, r4
 800ac48:	71fb      	strb	r3, [r7, #7]
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	71bb      	strb	r3, [r7, #6]
 800ac4e:	460b      	mov	r3, r1
 800ac50:	717b      	strb	r3, [r7, #5]
 800ac52:	4613      	mov	r3, r2
 800ac54:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 800ac56:	2301      	movs	r3, #1
}
 800ac58:	4618      	mov	r0, r3
 800ac5a:	3708      	adds	r7, #8
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bc90      	pop	{r4, r7}
 800ac60:	4770      	bx	lr

0800ac62 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 800ac62:	b480      	push	{r7}
 800ac64:	b083      	sub	sp, #12
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	4603      	mov	r3, r0
 800ac6a:	71fb      	strb	r3, [r7, #7]
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	71bb      	strb	r3, [r7, #6]
 800ac70:	4613      	mov	r3, r2
 800ac72:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 800ac74:	2301      	movs	r3, #1
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	370c      	adds	r7, #12
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac80:	4770      	bx	lr

0800ac82 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 800ac82:	b480      	push	{r7}
 800ac84:	b083      	sub	sp, #12
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	4603      	mov	r3, r0
 800ac8a:	6039      	str	r1, [r7, #0]
 800ac8c:	71fb      	strb	r3, [r7, #7]
 800ac8e:	4613      	mov	r3, r2
 800ac90:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 800ac92:	2312      	movs	r3, #18
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	370c      	adds	r7, #12
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr

0800aca0 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 800aca0:	b480      	push	{r7}
 800aca2:	b083      	sub	sp, #12
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	4603      	mov	r3, r0
 800aca8:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 800acaa:	2301      	movs	r3, #1
}
 800acac:	4618      	mov	r0, r3
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 800acb8:	b490      	push	{r4, r7}
 800acba:	b082      	sub	sp, #8
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	4604      	mov	r4, r0
 800acc0:	4608      	mov	r0, r1
 800acc2:	4611      	mov	r1, r2
 800acc4:	461a      	mov	r2, r3
 800acc6:	4623      	mov	r3, r4
 800acc8:	71fb      	strb	r3, [r7, #7]
 800acca:	4603      	mov	r3, r0
 800accc:	71bb      	strb	r3, [r7, #6]
 800acce:	460b      	mov	r3, r1
 800acd0:	717b      	strb	r3, [r7, #5]
 800acd2:	4613      	mov	r3, r2
 800acd4:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 800acd6:	4a09      	ldr	r2, [pc, #36]	@ (800acfc <tud_msc_set_sense+0x44>)
 800acd8:	79bb      	ldrb	r3, [r7, #6]
 800acda:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 800acde:	4a07      	ldr	r2, [pc, #28]	@ (800acfc <tud_msc_set_sense+0x44>)
 800ace0:	797b      	ldrb	r3, [r7, #5]
 800ace2:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 800ace6:	4a05      	ldr	r2, [pc, #20]	@ (800acfc <tud_msc_set_sense+0x44>)
 800ace8:	793b      	ldrb	r3, [r7, #4]
 800acea:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 800acee:	2301      	movs	r3, #1
}
 800acf0:	4618      	mov	r0, r3
 800acf2:	3708      	adds	r7, #8
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bc90      	pop	{r4, r7}
 800acf8:	4770      	bx	lr
 800acfa:	bf00      	nop
 800acfc:	20009b1c 	.word	0x20009b1c

0800ad00 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 800ad00:	b580      	push	{r7, lr}
 800ad02:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800ad04:	2240      	movs	r2, #64	@ 0x40
 800ad06:	2100      	movs	r1, #0
 800ad08:	4802      	ldr	r0, [pc, #8]	@ (800ad14 <mscd_init+0x14>)
 800ad0a:	f007 fcf7 	bl	80126fc <memset>
}
 800ad0e:	bf00      	nop
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	20009b1c 	.word	0x20009b1c

0800ad18 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	4603      	mov	r3, r0
 800ad20:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800ad22:	2240      	movs	r2, #64	@ 0x40
 800ad24:	2100      	movs	r1, #0
 800ad26:	4803      	ldr	r0, [pc, #12]	@ (800ad34 <mscd_reset+0x1c>)
 800ad28:	f007 fce8 	bl	80126fc <memset>
}
 800ad2c:	bf00      	nop
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	20009b1c 	.word	0x20009b1c

0800ad38 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b08e      	sub	sp, #56	@ 0x38
 800ad3c:	af02      	add	r7, sp, #8
 800ad3e:	4603      	mov	r3, r0
 800ad40:	6039      	str	r1, [r7, #0]
 800ad42:	71fb      	strb	r3, [r7, #7]
 800ad44:	4613      	mov	r3, r2
 800ad46:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	795b      	ldrb	r3, [r3, #5]
 800ad4c:	2b08      	cmp	r3, #8
 800ad4e:	d107      	bne.n	800ad60 <mscd_open+0x28>
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	799b      	ldrb	r3, [r3, #6]
 800ad54:	2b06      	cmp	r3, #6
 800ad56:	d103      	bne.n	800ad60 <mscd_open+0x28>
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	79db      	ldrb	r3, [r3, #7]
 800ad5c:	2b50      	cmp	r3, #80	@ 0x50
 800ad5e:	d001      	beq.n	800ad64 <mscd_open+0x2c>
 800ad60:	2300      	movs	r3, #0
 800ad62:	e064      	b.n	800ae2e <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 800ad64:	2317      	movs	r3, #23
 800ad66:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 800ad68:	88ba      	ldrh	r2, [r7, #4]
 800ad6a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ad6c:	429a      	cmp	r2, r3
 800ad6e:	d20a      	bcs.n	800ad86 <mscd_open+0x4e>
 800ad70:	4b31      	ldr	r3, [pc, #196]	@ (800ae38 <mscd_open+0x100>)
 800ad72:	61fb      	str	r3, [r7, #28]
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f003 0301 	and.w	r3, r3, #1
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d000      	beq.n	800ad82 <mscd_open+0x4a>
 800ad80:	be00      	bkpt	0x0000
 800ad82:	2300      	movs	r3, #0
 800ad84:	e053      	b.n	800ae2e <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 800ad86:	4b2d      	ldr	r3, [pc, #180]	@ (800ae3c <mscd_open+0x104>)
 800ad88:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	789a      	ldrb	r2, [r3, #2]
 800ad8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad90:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 800ad94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad96:	79fa      	ldrb	r2, [r7, #7]
 800ad98:	77da      	strb	r2, [r3, #31]
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ad9e:	69bb      	ldr	r3, [r7, #24]
 800ada0:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ada2:	697b      	ldr	r3, [r7, #20]
 800ada4:	781b      	ldrb	r3, [r3, #0]
 800ada6:	461a      	mov	r2, r3
 800ada8:	697b      	ldr	r3, [r7, #20]
 800adaa:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 800adac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adae:	332f      	adds	r3, #47	@ 0x2f
 800adb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800adb2:	322e      	adds	r2, #46	@ 0x2e
 800adb4:	79f8      	ldrb	r0, [r7, #7]
 800adb6:	9201      	str	r2, [sp, #4]
 800adb8:	9300      	str	r3, [sp, #0]
 800adba:	2302      	movs	r3, #2
 800adbc:	2202      	movs	r2, #2
 800adbe:	f003 fe1f 	bl	800ea00 <usbd_open_edpt_pair>
 800adc2:	4603      	mov	r3, r0
 800adc4:	f083 0301 	eor.w	r3, r3, #1
 800adc8:	b2db      	uxtb	r3, r3
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d00a      	beq.n	800ade4 <mscd_open+0xac>
 800adce:	4b1a      	ldr	r3, [pc, #104]	@ (800ae38 <mscd_open+0x100>)
 800add0:	623b      	str	r3, [r7, #32]
 800add2:	6a3b      	ldr	r3, [r7, #32]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f003 0301 	and.w	r3, r3, #1
 800adda:	2b00      	cmp	r3, #0
 800addc:	d000      	beq.n	800ade0 <mscd_open+0xa8>
 800adde:	be00      	bkpt	0x0000
 800ade0:	2300      	movs	r3, #0
 800ade2:	e024      	b.n	800ae2e <mscd_open+0xf6>
 800ade4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ade6:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	7fdb      	ldrb	r3, [r3, #31]
 800adec:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	2200      	movs	r2, #0
 800adf2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800adfc:	7bf8      	ldrb	r0, [r7, #15]
 800adfe:	2300      	movs	r3, #0
 800ae00:	9300      	str	r3, [sp, #0]
 800ae02:	231f      	movs	r3, #31
 800ae04:	4a0e      	ldr	r2, [pc, #56]	@ (800ae40 <mscd_open+0x108>)
 800ae06:	f003 fef9 	bl	800ebfc <usbd_edpt_xfer>
 800ae0a:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 800ae0c:	f083 0301 	eor.w	r3, r3, #1
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00a      	beq.n	800ae2c <mscd_open+0xf4>
 800ae16:	4b08      	ldr	r3, [pc, #32]	@ (800ae38 <mscd_open+0x100>)
 800ae18:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 0301 	and.w	r3, r3, #1
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d000      	beq.n	800ae28 <mscd_open+0xf0>
 800ae26:	be00      	bkpt	0x0000
 800ae28:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ae2a:	e000      	b.n	800ae2e <mscd_open+0xf6>

  return drv_len;
 800ae2c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3730      	adds	r7, #48	@ 0x30
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
 800ae36:	bf00      	nop
 800ae38:	e000edf0 	.word	0xe000edf0
 800ae3c:	20009b1c 	.word	0x20009b1c
 800ae40:	20009b5c 	.word	0x20009b5c

0800ae44 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 800ae44:	b480      	push	{r7}
 800ae46:	b083      	sub	sp, #12
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	2200      	movs	r2, #0
 800ae64:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2200      	movs	r2, #0
 800ae74:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 800ae78:	bf00      	nop
 800ae7a:	370c      	adds	r7, #12
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr

0800ae84 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b08e      	sub	sp, #56	@ 0x38
 800ae88:	af02      	add	r7, sp, #8
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	603a      	str	r2, [r7, #0]
 800ae8e:	71fb      	strb	r3, [r7, #7]
 800ae90:	460b      	mov	r3, r1
 800ae92:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 800ae94:	79bb      	ldrb	r3, [r7, #6]
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d001      	beq.n	800ae9e <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e115      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 800ae9e:	4b8d      	ldr	r3, [pc, #564]	@ (800b0d4 <mscd_control_xfer_cb+0x250>)
 800aea0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	f040 80c4 	bne.w	800b03a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	781b      	ldrb	r3, [r3, #0]
 800aeb6:	f003 031f 	and.w	r3, r3, #31
 800aeba:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800aebc:	2b02      	cmp	r3, #2
 800aebe:	f040 80bc 	bne.w	800b03a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	f040 80b7 	bne.w	800b03a <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	885b      	ldrh	r3, [r3, #2]
 800aed0:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f040 80b1 	bne.w	800b03a <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 800aed8:	683b      	ldr	r3, [r7, #0]
 800aeda:	889b      	ldrh	r3, [r3, #4]
 800aedc:	b29b      	uxth	r3, r3
 800aede:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800aee0:	8bfb      	ldrh	r3, [r7, #30]
 800aee2:	b2db      	uxtb	r3, r3
 800aee4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 800aee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800aeee:	2b04      	cmp	r3, #4
 800aef0:	d107      	bne.n	800af02 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 800aef2:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800aef6:	79fb      	ldrb	r3, [r7, #7]
 800aef8:	4611      	mov	r1, r2
 800aefa:	4618      	mov	r0, r3
 800aefc:	f003 ffa0 	bl	800ee40 <usbd_edpt_stall>
 800af00:	e099      	b.n	800b036 <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 800af02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af04:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800af08:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800af0c:	429a      	cmp	r2, r3
 800af0e:	d137      	bne.n	800af80 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 800af10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af12:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800af16:	2b02      	cmp	r3, #2
 800af18:	f040 808d 	bne.w	800b036 <mscd_control_xfer_cb+0x1b2>
 800af1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af1e:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800af20:	69bb      	ldr	r3, [r7, #24]
 800af22:	7fdb      	ldrb	r3, [r3, #31]
 800af24:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	689a      	ldr	r2, [r3, #8]
 800af2a:	69bb      	ldr	r3, [r7, #24]
 800af2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af2e:	1ad2      	subs	r2, r2, r3
 800af30:	69bb      	ldr	r3, [r7, #24]
 800af32:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	2203      	movs	r2, #3
 800af38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	3320      	adds	r3, #32
 800af40:	220d      	movs	r2, #13
 800af42:	4619      	mov	r1, r3
 800af44:	4864      	ldr	r0, [pc, #400]	@ (800b0d8 <mscd_control_xfer_cb+0x254>)
 800af46:	f007 fc54 	bl	80127f2 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800af4a:	69bb      	ldr	r3, [r7, #24]
 800af4c:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800af50:	7df8      	ldrb	r0, [r7, #23]
 800af52:	2300      	movs	r3, #0
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	230d      	movs	r3, #13
 800af58:	4a5f      	ldr	r2, [pc, #380]	@ (800b0d8 <mscd_control_xfer_cb+0x254>)
 800af5a:	f003 fe4f 	bl	800ebfc <usbd_edpt_xfer>
 800af5e:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 800af60:	f083 0301 	eor.w	r3, r3, #1
 800af64:	b2db      	uxtb	r3, r3
 800af66:	2b00      	cmp	r3, #0
 800af68:	d065      	beq.n	800b036 <mscd_control_xfer_cb+0x1b2>
 800af6a:	4b5c      	ldr	r3, [pc, #368]	@ (800b0dc <mscd_control_xfer_cb+0x258>)
 800af6c:	623b      	str	r3, [r7, #32]
 800af6e:	6a3b      	ldr	r3, [r7, #32]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f003 0301 	and.w	r3, r3, #1
 800af76:	2b00      	cmp	r3, #0
 800af78:	d000      	beq.n	800af7c <mscd_control_xfer_cb+0xf8>
 800af7a:	be00      	bkpt	0x0000
 800af7c:	2300      	movs	r3, #0
 800af7e:	e0a4      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 800af80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af82:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800af86:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800af8a:	429a      	cmp	r2, r3
 800af8c:	d153      	bne.n	800b036 <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 800af8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af90:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800af94:	2b00      	cmp	r3, #0
 800af96:	d14e      	bne.n	800b036 <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 800af98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af9a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800af9e:	79fb      	ldrb	r3, [r7, #7]
 800afa0:	75bb      	strb	r3, [r7, #22]
 800afa2:	4613      	mov	r3, r2
 800afa4:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 800afa6:	7d7a      	ldrb	r2, [r7, #21]
 800afa8:	7dbb      	ldrb	r3, [r7, #22]
 800afaa:	4611      	mov	r1, r2
 800afac:	4618      	mov	r0, r3
 800afae:	f003 ff19 	bl	800ede4 <usbd_edpt_busy>
 800afb2:	4603      	mov	r3, r0
 800afb4:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800afb6:	7d7a      	ldrb	r2, [r7, #21]
 800afb8:	7dbb      	ldrb	r3, [r7, #22]
 800afba:	4611      	mov	r1, r2
 800afbc:	4618      	mov	r0, r3
 800afbe:	f003 ffbb 	bl	800ef38 <usbd_edpt_stalled>
 800afc2:	4603      	mov	r3, r0
 800afc4:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800afc6:	7d3b      	ldrb	r3, [r7, #20]
 800afc8:	f083 0301 	eor.w	r3, r3, #1
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d007      	beq.n	800afe2 <mscd_control_xfer_cb+0x15e>
 800afd2:	7cfb      	ldrb	r3, [r7, #19]
 800afd4:	f083 0301 	eor.w	r3, r3, #1
 800afd8:	b2db      	uxtb	r3, r3
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d001      	beq.n	800afe2 <mscd_control_xfer_cb+0x15e>
 800afde:	2301      	movs	r3, #1
 800afe0:	e000      	b.n	800afe4 <mscd_control_xfer_cb+0x160>
 800afe2:	2300      	movs	r3, #0
 800afe4:	f003 0301 	and.w	r3, r3, #1
 800afe8:	b2db      	uxtb	r3, r3
 800afea:	2b00      	cmp	r3, #0
 800afec:	d023      	beq.n	800b036 <mscd_control_xfer_cb+0x1b2>
 800afee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aff0:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	7fdb      	ldrb	r3, [r3, #31]
 800aff6:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	2200      	movs	r2, #0
 800affc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b006:	7af8      	ldrb	r0, [r7, #11]
 800b008:	2300      	movs	r3, #0
 800b00a:	9300      	str	r3, [sp, #0]
 800b00c:	231f      	movs	r3, #31
 800b00e:	4a32      	ldr	r2, [pc, #200]	@ (800b0d8 <mscd_control_xfer_cb+0x254>)
 800b010:	f003 fdf4 	bl	800ebfc <usbd_edpt_xfer>
 800b014:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 800b016:	f083 0301 	eor.w	r3, r3, #1
 800b01a:	b2db      	uxtb	r3, r3
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d00a      	beq.n	800b036 <mscd_control_xfer_cb+0x1b2>
 800b020:	4b2e      	ldr	r3, [pc, #184]	@ (800b0dc <mscd_control_xfer_cb+0x258>)
 800b022:	627b      	str	r3, [r7, #36]	@ 0x24
 800b024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f003 0301 	and.w	r3, r3, #1
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d000      	beq.n	800b032 <mscd_control_xfer_cb+0x1ae>
 800b030:	be00      	bkpt	0x0000
 800b032:	2300      	movs	r3, #0
 800b034:	e049      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 800b036:	2301      	movs	r3, #1
 800b038:	e047      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	781b      	ldrb	r3, [r3, #0]
 800b03e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b042:	b2db      	uxtb	r3, r3
 800b044:	2b20      	cmp	r3, #32
 800b046:	d001      	beq.n	800b04c <mscd_control_xfer_cb+0x1c8>
 800b048:	2300      	movs	r3, #0
 800b04a:	e03e      	b.n	800b0ca <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	785b      	ldrb	r3, [r3, #1]
 800b050:	2bfe      	cmp	r3, #254	@ 0xfe
 800b052:	d016      	beq.n	800b082 <mscd_control_xfer_cb+0x1fe>
 800b054:	2bff      	cmp	r3, #255	@ 0xff
 800b056:	d135      	bne.n	800b0c4 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	885b      	ldrh	r3, [r3, #2]
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d104      	bne.n	800b06c <mscd_control_xfer_cb+0x1e8>
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	88db      	ldrh	r3, [r3, #6]
 800b066:	b29b      	uxth	r3, r3
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d001      	beq.n	800b070 <mscd_control_xfer_cb+0x1ec>
 800b06c:	2300      	movs	r3, #0
 800b06e:	e02c      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 800b070:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b072:	f7ff fee7 	bl	800ae44 <proc_bot_reset>
      tud_control_status(rhport, request);
 800b076:	79fb      	ldrb	r3, [r7, #7]
 800b078:	6839      	ldr	r1, [r7, #0]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f003 ffb4 	bl	800efe8 <tud_control_status>
    break;
 800b080:	e022      	b.n	800b0c8 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	885b      	ldrh	r3, [r3, #2]
 800b086:	b29b      	uxth	r3, r3
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d104      	bne.n	800b096 <mscd_control_xfer_cb+0x212>
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	88db      	ldrh	r3, [r3, #6]
 800b090:	b29b      	uxth	r3, r3
 800b092:	2b01      	cmp	r3, #1
 800b094:	d001      	beq.n	800b09a <mscd_control_xfer_cb+0x216>
 800b096:	2300      	movs	r3, #0
 800b098:	e017      	b.n	800b0ca <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 800b09a:	f7ff fdc5 	bl	800ac28 <tud_msc_get_maxlun_cb>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 800b0a2:	7abb      	ldrb	r3, [r7, #10]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d101      	bne.n	800b0ac <mscd_control_xfer_cb+0x228>
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	e00e      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 800b0ac:	7abb      	ldrb	r3, [r7, #10]
 800b0ae:	3b01      	subs	r3, #1
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 800b0b4:	f107 020a 	add.w	r2, r7, #10
 800b0b8:	79f8      	ldrb	r0, [r7, #7]
 800b0ba:	2301      	movs	r3, #1
 800b0bc:	6839      	ldr	r1, [r7, #0]
 800b0be:	f004 f817 	bl	800f0f0 <tud_control_xfer>
 800b0c2:	e001      	b.n	800b0c8 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	e000      	b.n	800b0ca <mscd_control_xfer_cb+0x246>
  }

  return true;
 800b0c8:	2301      	movs	r3, #1
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3730      	adds	r7, #48	@ 0x30
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}
 800b0d2:	bf00      	nop
 800b0d4:	20009b1c 	.word	0x20009b1c
 800b0d8:	20009b5c 	.word	0x20009b5c
 800b0dc:	e000edf0 	.word	0xe000edf0

0800b0e0 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b09c      	sub	sp, #112	@ 0x70
 800b0e4:	af02      	add	r7, sp, #8
 800b0e6:	603b      	str	r3, [r7, #0]
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	71fb      	strb	r3, [r7, #7]
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	71bb      	strb	r3, [r7, #6]
 800b0f0:	4613      	mov	r3, r2
 800b0f2:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 800b0f4:	4b93      	ldr	r3, [pc, #588]	@ (800b344 <mscd_xfer_cb+0x264>)
 800b0f6:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800b0f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 800b0fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0fe:	3320      	adds	r3, #32
 800b100:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 800b102:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b104:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b108:	2b03      	cmp	r3, #3
 800b10a:	f200 820e 	bhi.w	800b52a <mscd_xfer_cb+0x44a>
 800b10e:	a201      	add	r2, pc, #4	@ (adr r2, 800b114 <mscd_xfer_cb+0x34>)
 800b110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b114:	0800b125 	.word	0x0800b125
 800b118:	0800b3ad 	.word	0x0800b3ad
 800b11c:	0800b52b 	.word	0x0800b52b
 800b120:	0800b499 	.word	0x0800b499
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 800b124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b126:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b12a:	79ba      	ldrb	r2, [r7, #6]
 800b12c:	429a      	cmp	r2, r3
 800b12e:	d001      	beq.n	800b134 <mscd_xfer_cb+0x54>
        return true;
 800b130:	2301      	movs	r3, #1
 800b132:	e21b      	b.n	800b56c <mscd_xfer_cb+0x48c>
 800b134:	4b84      	ldr	r3, [pc, #528]	@ (800b348 <mscd_xfer_cb+0x268>)
 800b136:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800b138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b13a:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 800b13c:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	2b1f      	cmp	r3, #31
 800b142:	d103      	bne.n	800b14c <mscd_xfer_cb+0x6c>
 800b144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b146:	4a81      	ldr	r2, [pc, #516]	@ (800b34c <mscd_xfer_cb+0x26c>)
 800b148:	4293      	cmp	r3, r2
 800b14a:	d015      	beq.n	800b178 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 800b14c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b14e:	2204      	movs	r2, #4
 800b150:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 800b154:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b156:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800b15a:	79fb      	ldrb	r3, [r7, #7]
 800b15c:	4611      	mov	r1, r2
 800b15e:	4618      	mov	r0, r3
 800b160:	f003 fe6e 	bl	800ee40 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 800b164:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b166:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800b16a:	79fb      	ldrb	r3, [r7, #7]
 800b16c:	4611      	mov	r1, r2
 800b16e:	4618      	mov	r0, r3
 800b170:	f003 fe66 	bl	800ee40 <usbd_edpt_stall>
        return false;
 800b174:	2300      	movs	r3, #0
 800b176:	e1f9      	b.n	800b56c <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800b178:	221f      	movs	r2, #31
 800b17a:	4973      	ldr	r1, [pc, #460]	@ (800b348 <mscd_xfer_cb+0x268>)
 800b17c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b17e:	f007 fb38 	bl	80127f2 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 800b182:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b184:	2200      	movs	r2, #0
 800b186:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 800b18a:	701a      	strb	r2, [r3, #0]
 800b18c:	2200      	movs	r2, #0
 800b18e:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800b192:	705a      	strb	r2, [r3, #1]
 800b194:	2200      	movs	r2, #0
 800b196:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 800b19a:	709a      	strb	r2, [r3, #2]
 800b19c:	2200      	movs	r2, #0
 800b19e:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800b1a2:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 800b1a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1a6:	685a      	ldr	r2, [r3, #4]
 800b1a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1aa:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 800b1ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	721a      	strb	r2, [r3, #8]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	725a      	strb	r2, [r3, #9]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	729a      	strb	r2, [r3, #10]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 800b1be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 800b1c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 800b1cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1ce:	689a      	ldr	r2, [r3, #8]
 800b1d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1d2:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 800b1d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b1da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1dc:	7bdb      	ldrb	r3, [r3, #15]
 800b1de:	2b28      	cmp	r3, #40	@ 0x28
 800b1e0:	d003      	beq.n	800b1ea <mscd_xfer_cb+0x10a>
 800b1e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b1e4:	7bdb      	ldrb	r3, [r3, #15]
 800b1e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1e8:	d125      	bne.n	800b236 <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800b1ea:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b1ec:	f7ff fc11 	bl	800aa12 <rdwr10_validate_cmd>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800b1f6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d006      	beq.n	800b20c <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 800b1fe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b202:	4619      	mov	r1, r3
 800b204:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b206:	f7ff fbab 	bl	800a960 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b20a:	e0ce      	b.n	800b3aa <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 800b20c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d00b      	beq.n	800b22c <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800b214:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b216:	7bdb      	ldrb	r3, [r3, #15]
 800b218:	2b28      	cmp	r3, #40	@ 0x28
 800b21a:	d103      	bne.n	800b224 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 800b21c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b21e:	f000 fc99 	bl	800bb54 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b222:	e0c2      	b.n	800b3aa <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 800b224:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b226:	f000 fd6b 	bl	800bd00 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b22a:	e0be      	b.n	800b3aa <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 800b22c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b22e:	2202      	movs	r2, #2
 800b230:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800b234:	e0b9      	b.n	800b3aa <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800b236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b238:	689b      	ldr	r3, [r3, #8]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d041      	beq.n	800b2c2 <mscd_xfer_cb+0x1e2>
 800b23e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b240:	7b1b      	ldrb	r3, [r3, #12]
 800b242:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800b246:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800b24a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b24c:	2307      	movs	r3, #7
 800b24e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b252:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b256:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b258:	fa22 f303 	lsr.w	r3, r2, r3
 800b25c:	f003 0301 	and.w	r3, r3, #1
 800b260:	2b00      	cmp	r3, #0
 800b262:	bf14      	ite	ne
 800b264:	2301      	movne	r3, #1
 800b266:	2300      	moveq	r3, #0
 800b268:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800b26a:	f083 0301 	eor.w	r3, r3, #1
 800b26e:	b2db      	uxtb	r3, r3
 800b270:	2b00      	cmp	r3, #0
 800b272:	d026      	beq.n	800b2c2 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b274:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b276:	689b      	ldr	r3, [r3, #8]
 800b278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b27c:	d904      	bls.n	800b288 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b27e:	2101      	movs	r1, #1
 800b280:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b282:	f7ff fb6d 	bl	800a960 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b286:	e08f      	b.n	800b3a8 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800b288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b28a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b28e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b292:	b29b      	uxth	r3, r3
 800b294:	79f8      	ldrb	r0, [r7, #7]
 800b296:	2200      	movs	r2, #0
 800b298:	9200      	str	r2, [sp, #0]
 800b29a:	4a2b      	ldr	r2, [pc, #172]	@ (800b348 <mscd_xfer_cb+0x268>)
 800b29c:	f003 fcae 	bl	800ebfc <usbd_edpt_xfer>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	f083 0301 	eor.w	r3, r3, #1
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d07d      	beq.n	800b3a8 <mscd_xfer_cb+0x2c8>
 800b2ac:	4b28      	ldr	r3, [pc, #160]	@ (800b350 <mscd_xfer_cb+0x270>)
 800b2ae:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f003 0301 	and.w	r3, r3, #1
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d000      	beq.n	800b2be <mscd_xfer_cb+0x1de>
 800b2bc:	be00      	bkpt	0x0000
 800b2be:	2300      	movs	r3, #0
 800b2c0:	e154      	b.n	800b56c <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 800b2c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2c4:	7b58      	ldrb	r0, [r3, #13]
 800b2c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2c8:	f103 010f 	add.w	r1, r3, #15
 800b2cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2d0:	4a1d      	ldr	r2, [pc, #116]	@ (800b348 <mscd_xfer_cb+0x268>)
 800b2d2:	f000 f953 	bl	800b57c <proc_builtin_scsi>
 800b2d6:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800b2d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	da10      	bge.n	800b300 <mscd_xfer_cb+0x220>
 800b2de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2e0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d10b      	bne.n	800b300 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800b2e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2ea:	7b58      	ldrb	r0, [r3, #13]
 800b2ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2ee:	f103 010f 	add.w	r1, r3, #15
 800b2f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b2f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2f6:	b29b      	uxth	r3, r3
 800b2f8:	4a13      	ldr	r2, [pc, #76]	@ (800b348 <mscd_xfer_cb+0x268>)
 800b2fa:	f7f5 ffcf 	bl	800129c <tud_msc_scsi_cb>
 800b2fe:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 800b300:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b302:	2b00      	cmp	r3, #0
 800b304:	da04      	bge.n	800b310 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b306:	2101      	movs	r1, #1
 800b308:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b30a:	f7ff fb29 	bl	800a960 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 800b30e:	e10e      	b.n	800b52e <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 800b310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b312:	2b00      	cmp	r3, #0
 800b314:	d10d      	bne.n	800b332 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800b316:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b318:	689b      	ldr	r3, [r3, #8]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d004      	beq.n	800b328 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b31e:	2101      	movs	r1, #1
 800b320:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b322:	f7ff fb1d 	bl	800a960 <fail_scsi_op>
      break;
 800b326:	e102      	b.n	800b52e <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800b328:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b32a:	2202      	movs	r2, #2
 800b32c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 800b330:	e0fd      	b.n	800b52e <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 800b332:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b334:	689b      	ldr	r3, [r3, #8]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d10c      	bne.n	800b354 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b33a:	2101      	movs	r1, #1
 800b33c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b33e:	f7ff fb0f 	bl	800a960 <fail_scsi_op>
      break;
 800b342:	e0f4      	b.n	800b52e <mscd_xfer_cb+0x44e>
 800b344:	20009b1c 	.word	0x20009b1c
 800b348:	20009b5c 	.word	0x20009b5c
 800b34c:	43425355 	.word	0x43425355
 800b350:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 800b354:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b356:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b358:	689b      	ldr	r3, [r3, #8]
 800b35a:	623a      	str	r2, [r7, #32]
 800b35c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800b35e:	6a3a      	ldr	r2, [r7, #32]
 800b360:	69fb      	ldr	r3, [r7, #28]
 800b362:	429a      	cmp	r2, r3
 800b364:	bf28      	it	cs
 800b366:	461a      	movcs	r2, r3
 800b368:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b36a:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800b36c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b36e:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800b372:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b376:	b29b      	uxth	r3, r3
 800b378:	79f8      	ldrb	r0, [r7, #7]
 800b37a:	2200      	movs	r2, #0
 800b37c:	9200      	str	r2, [sp, #0]
 800b37e:	4a7d      	ldr	r2, [pc, #500]	@ (800b574 <mscd_xfer_cb+0x494>)
 800b380:	f003 fc3c 	bl	800ebfc <usbd_edpt_xfer>
 800b384:	4603      	mov	r3, r0
 800b386:	f083 0301 	eor.w	r3, r3, #1
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	f000 80ce 	beq.w	800b52e <mscd_xfer_cb+0x44e>
 800b392:	4b79      	ldr	r3, [pc, #484]	@ (800b578 <mscd_xfer_cb+0x498>)
 800b394:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f003 0301 	and.w	r3, r3, #1
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d000      	beq.n	800b3a4 <mscd_xfer_cb+0x2c4>
 800b3a2:	be00      	bkpt	0x0000
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	e0e1      	b.n	800b56c <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800b3a8:	bf00      	nop
      break;
 800b3aa:	e0c0      	b.n	800b52e <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b3b2:	d90a      	bls.n	800b3ca <mscd_xfer_cb+0x2ea>
 800b3b4:	4b70      	ldr	r3, [pc, #448]	@ (800b578 <mscd_xfer_cb+0x498>)
 800b3b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f003 0301 	and.w	r3, r3, #1
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d000      	beq.n	800b3c6 <mscd_xfer_cb+0x2e6>
 800b3c4:	be00      	bkpt	0x0000
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	e0d0      	b.n	800b56c <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800b3ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3cc:	7bdb      	ldrb	r3, [r3, #15]
 800b3ce:	2b28      	cmp	r3, #40	@ 0x28
 800b3d0:	d114      	bne.n	800b3fc <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 800b3d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3d6:	683b      	ldr	r3, [r7, #0]
 800b3d8:	441a      	add	r2, r3
 800b3da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3dc:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800b3de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d304      	bcc.n	800b3f4 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800b3ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3ec:	2202      	movs	r2, #2
 800b3ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 800b3f2:	e09e      	b.n	800b532 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 800b3f4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b3f6:	f000 fbad 	bl	800bb54 <proc_read10_cmd>
    break;
 800b3fa:	e09a      	b.n	800b532 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 800b3fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3fe:	7bdb      	ldrb	r3, [r3, #15]
 800b400:	2b2a      	cmp	r3, #42	@ 0x2a
 800b402:	d104      	bne.n	800b40e <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 800b404:	6839      	ldr	r1, [r7, #0]
 800b406:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b408:	f000 fcca 	bl	800bda0 <proc_write10_host_data>
    break;
 800b40c:	e091      	b.n	800b532 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 800b40e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b410:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	441a      	add	r2, r3
 800b416:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b418:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800b41a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b41c:	7b1b      	ldrb	r3, [r3, #12]
 800b41e:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800b420:	7efb      	ldrb	r3, [r7, #27]
 800b422:	617b      	str	r3, [r7, #20]
 800b424:	2307      	movs	r3, #7
 800b426:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800b428:	7cfb      	ldrb	r3, [r7, #19]
 800b42a:	697a      	ldr	r2, [r7, #20]
 800b42c:	fa22 f303 	lsr.w	r3, r2, r3
 800b430:	f003 0301 	and.w	r3, r3, #1
 800b434:	2b00      	cmp	r3, #0
 800b436:	bf14      	ite	ne
 800b438:	2301      	movne	r3, #1
 800b43a:	2300      	moveq	r3, #0
 800b43c:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800b43e:	f083 0301 	eor.w	r3, r3, #1
 800b442:	b2db      	uxtb	r3, r3
 800b444:	2b00      	cmp	r3, #0
 800b446:	d012      	beq.n	800b46e <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800b448:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b44a:	7b58      	ldrb	r0, [r3, #13]
 800b44c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b44e:	f103 010f 	add.w	r1, r3, #15
 800b452:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b456:	b29b      	uxth	r3, r3
 800b458:	4a46      	ldr	r2, [pc, #280]	@ (800b574 <mscd_xfer_cb+0x494>)
 800b45a:	f7f5 ff1f 	bl	800129c <tud_msc_scsi_cb>
 800b45e:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 800b460:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b462:	2b00      	cmp	r3, #0
 800b464:	da03      	bge.n	800b46e <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b466:	2101      	movs	r1, #1
 800b468:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b46a:	f7ff fa79 	bl	800a960 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800b46e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b470:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b476:	429a      	cmp	r2, r3
 800b478:	d304      	bcc.n	800b484 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800b47a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b47c:	2202      	movs	r2, #2
 800b47e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800b482:	e056      	b.n	800b532 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 800b484:	4b3c      	ldr	r3, [pc, #240]	@ (800b578 <mscd_xfer_cb+0x498>)
 800b486:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b488:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f003 0301 	and.w	r3, r3, #1
 800b490:	2b00      	cmp	r3, #0
 800b492:	d04e      	beq.n	800b532 <mscd_xfer_cb+0x452>
 800b494:	be00      	bkpt	0x0000
    break;
 800b496:	e04c      	b.n	800b532 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 800b498:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b49a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800b49e:	79ba      	ldrb	r2, [r7, #6]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d148      	bne.n	800b536 <mscd_xfer_cb+0x456>
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	2b0d      	cmp	r3, #13
 800b4a8:	d145      	bne.n	800b536 <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800b4aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4ac:	7bdb      	ldrb	r3, [r3, #15]
 800b4ae:	2b28      	cmp	r3, #40	@ 0x28
 800b4b0:	d002      	beq.n	800b4b8 <mscd_xfer_cb+0x3d8>
 800b4b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4b4:	d006      	beq.n	800b4c4 <mscd_xfer_cb+0x3e4>
 800b4b6:	e00b      	b.n	800b4d0 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800b4b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4ba:	7b5b      	ldrb	r3, [r3, #13]
 800b4bc:	4618      	mov	r0, r3
 800b4be:	f7ff fb91 	bl	800abe4 <tud_msc_read10_complete_cb>
            break;
 800b4c2:	e00e      	b.n	800b4e2 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 800b4c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4c6:	7b5b      	ldrb	r3, [r3, #13]
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f7ff fb96 	bl	800abfa <tud_msc_write10_complete_cb>
            break;
 800b4ce:	e008      	b.n	800b4e2 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 800b4d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4d2:	7b5a      	ldrb	r2, [r3, #13]
 800b4d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4d6:	330f      	adds	r3, #15
 800b4d8:	4619      	mov	r1, r3
 800b4da:	4610      	mov	r0, r2
 800b4dc:	f7ff fb98 	bl	800ac10 <tud_msc_scsi_complete_cb>
            break;
 800b4e0:	bf00      	nop
 800b4e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4e4:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	7fdb      	ldrb	r3, [r3, #31]
 800b4ea:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b4fa:	7af8      	ldrb	r0, [r7, #11]
 800b4fc:	2300      	movs	r3, #0
 800b4fe:	9300      	str	r3, [sp, #0]
 800b500:	231f      	movs	r3, #31
 800b502:	4a1c      	ldr	r2, [pc, #112]	@ (800b574 <mscd_xfer_cb+0x494>)
 800b504:	f003 fb7a 	bl	800ebfc <usbd_edpt_xfer>
 800b508:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800b50a:	f083 0301 	eor.w	r3, r3, #1
 800b50e:	b2db      	uxtb	r3, r3
 800b510:	2b00      	cmp	r3, #0
 800b512:	d010      	beq.n	800b536 <mscd_xfer_cb+0x456>
 800b514:	4b18      	ldr	r3, [pc, #96]	@ (800b578 <mscd_xfer_cb+0x498>)
 800b516:	657b      	str	r3, [r7, #84]	@ 0x54
 800b518:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f003 0301 	and.w	r3, r3, #1
 800b520:	2b00      	cmp	r3, #0
 800b522:	d000      	beq.n	800b526 <mscd_xfer_cb+0x446>
 800b524:	be00      	bkpt	0x0000
 800b526:	2300      	movs	r3, #0
 800b528:	e020      	b.n	800b56c <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800b52a:	bf00      	nop
 800b52c:	e004      	b.n	800b538 <mscd_xfer_cb+0x458>
      break;
 800b52e:	bf00      	nop
 800b530:	e002      	b.n	800b538 <mscd_xfer_cb+0x458>
    break;
 800b532:	bf00      	nop
 800b534:	e000      	b.n	800b538 <mscd_xfer_cb+0x458>
      break;
 800b536:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800b538:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b53a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b53e:	2b02      	cmp	r3, #2
 800b540:	d113      	bne.n	800b56a <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 800b542:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800b544:	f7ff fad6 	bl	800aaf4 <proc_stage_status>
 800b548:	4603      	mov	r3, r0
 800b54a:	f083 0301 	eor.w	r3, r3, #1
 800b54e:	b2db      	uxtb	r3, r3
 800b550:	2b00      	cmp	r3, #0
 800b552:	d00a      	beq.n	800b56a <mscd_xfer_cb+0x48a>
 800b554:	4b08      	ldr	r3, [pc, #32]	@ (800b578 <mscd_xfer_cb+0x498>)
 800b556:	637b      	str	r3, [r7, #52]	@ 0x34
 800b558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f003 0301 	and.w	r3, r3, #1
 800b560:	2b00      	cmp	r3, #0
 800b562:	d000      	beq.n	800b566 <mscd_xfer_cb+0x486>
 800b564:	be00      	bkpt	0x0000
 800b566:	2300      	movs	r3, #0
 800b568:	e000      	b.n	800b56c <mscd_xfer_cb+0x48c>
  }

  return true;
 800b56a:	2301      	movs	r3, #1
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3768      	adds	r7, #104	@ 0x68
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}
 800b574:	20009b5c 	.word	0x20009b5c
 800b578:	e000edf0 	.word	0xe000edf0

0800b57c <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b0ac      	sub	sp, #176	@ 0xb0
 800b580:	af00      	add	r7, sp, #0
 800b582:	60b9      	str	r1, [r7, #8]
 800b584:	607a      	str	r2, [r7, #4]
 800b586:	603b      	str	r3, [r7, #0]
 800b588:	4603      	mov	r3, r0
 800b58a:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 800b58c:	4bc6      	ldr	r3, [pc, #792]	@ (800b8a8 <proc_builtin_scsi+0x32c>)
 800b58e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	781b      	ldrb	r3, [r3, #0]
 800b596:	2b25      	cmp	r3, #37	@ 0x25
 800b598:	f200 82c3 	bhi.w	800bb22 <proc_builtin_scsi+0x5a6>
 800b59c:	a201      	add	r2, pc, #4	@ (adr r2, 800b5a4 <proc_builtin_scsi+0x28>)
 800b59e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5a2:	bf00      	nop
 800b5a4:	0800b63d 	.word	0x0800b63d
 800b5a8:	0800bb23 	.word	0x0800bb23
 800b5ac:	0800bb23 	.word	0x0800bb23
 800b5b0:	0800ba55 	.word	0x0800ba55
 800b5b4:	0800bb23 	.word	0x0800bb23
 800b5b8:	0800bb23 	.word	0x0800bb23
 800b5bc:	0800bb23 	.word	0x0800bb23
 800b5c0:	0800bb23 	.word	0x0800bb23
 800b5c4:	0800bb23 	.word	0x0800bb23
 800b5c8:	0800bb23 	.word	0x0800bb23
 800b5cc:	0800bb23 	.word	0x0800bb23
 800b5d0:	0800bb23 	.word	0x0800bb23
 800b5d4:	0800bb23 	.word	0x0800bb23
 800b5d8:	0800bb23 	.word	0x0800bb23
 800b5dc:	0800bb23 	.word	0x0800bb23
 800b5e0:	0800bb23 	.word	0x0800bb23
 800b5e4:	0800bb23 	.word	0x0800bb23
 800b5e8:	0800bb23 	.word	0x0800bb23
 800b5ec:	0800b91b 	.word	0x0800b91b
 800b5f0:	0800bb23 	.word	0x0800bb23
 800b5f4:	0800bb23 	.word	0x0800bb23
 800b5f8:	0800bb23 	.word	0x0800bb23
 800b5fc:	0800bb23 	.word	0x0800bb23
 800b600:	0800bb23 	.word	0x0800bb23
 800b604:	0800bb23 	.word	0x0800bb23
 800b608:	0800bb23 	.word	0x0800bb23
 800b60c:	0800b999 	.word	0x0800b999
 800b610:	0800b687 	.word	0x0800b687
 800b614:	0800bb23 	.word	0x0800bb23
 800b618:	0800bb23 	.word	0x0800bb23
 800b61c:	0800b70f 	.word	0x0800b70f
 800b620:	0800bb23 	.word	0x0800bb23
 800b624:	0800bb23 	.word	0x0800bb23
 800b628:	0800bb23 	.word	0x0800bb23
 800b62c:	0800bb23 	.word	0x0800bb23
 800b630:	0800b847 	.word	0x0800b847
 800b634:	0800bb23 	.word	0x0800bb23
 800b638:	0800b76b 	.word	0x0800b76b
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800b63c:	2300      	movs	r3, #0
 800b63e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 800b642:	7bfb      	ldrb	r3, [r7, #15]
 800b644:	4618      	mov	r0, r3
 800b646:	f7f5 fdb1 	bl	80011ac <tud_msc_test_unit_ready_cb>
 800b64a:	4603      	mov	r3, r0
 800b64c:	f083 0301 	eor.w	r3, r3, #1
 800b650:	b2db      	uxtb	r3, r3
 800b652:	2b00      	cmp	r3, #0
 800b654:	f000 826a 	beq.w	800bb2c <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 800b658:	f04f 33ff 	mov.w	r3, #4294967295
 800b65c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b660:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b664:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b668:	2b00      	cmp	r3, #0
 800b66a:	f040 825f 	bne.w	800bb2c <proc_builtin_scsi+0x5b0>
 800b66e:	7bfb      	ldrb	r3, [r7, #15]
 800b670:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b674:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800b678:	2300      	movs	r3, #0
 800b67a:	223a      	movs	r2, #58	@ 0x3a
 800b67c:	2102      	movs	r1, #2
 800b67e:	f7ff fb1b 	bl	800acb8 <tud_msc_set_sense>
}
 800b682:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b684:	e252      	b.n	800bb2c <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800b686:	2300      	movs	r3, #0
 800b688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800b692:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b696:	791b      	ldrb	r3, [r3, #4]
 800b698:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	4619      	mov	r1, r3
 800b6a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6a4:	791b      	ldrb	r3, [r3, #4]
 800b6a6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b6aa:	b2db      	uxtb	r3, r3
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	bf14      	ite	ne
 800b6b0:	2301      	movne	r3, #1
 800b6b2:	2300      	moveq	r3, #0
 800b6b4:	b2da      	uxtb	r2, r3
 800b6b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6ba:	791b      	ldrb	r3, [r3, #4]
 800b6bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b6c0:	b2db      	uxtb	r3, r3
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	bf14      	ite	ne
 800b6c6:	2301      	movne	r3, #1
 800b6c8:	2300      	moveq	r3, #0
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	7bf8      	ldrb	r0, [r7, #15]
 800b6ce:	f7ff fab3 	bl	800ac38 <tud_msc_start_stop_cb>
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	f083 0301 	eor.w	r3, r3, #1
 800b6d8:	b2db      	uxtb	r3, r3
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	f000 8228 	beq.w	800bb30 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 800b6e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b6e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b6e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b6ec:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f040 821d 	bne.w	800bb30 <proc_builtin_scsi+0x5b4>
 800b6f6:	7bfb      	ldrb	r3, [r7, #15]
 800b6f8:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b6fc:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800b700:	2300      	movs	r3, #0
 800b702:	223a      	movs	r2, #58	@ 0x3a
 800b704:	2102      	movs	r1, #2
 800b706:	f7ff fad7 	bl	800acb8 <tud_msc_set_sense>
}
 800b70a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b70c:	e210      	b.n	800bb30 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800b70e:	2300      	movs	r3, #0
 800b710:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800b71a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b71e:	7919      	ldrb	r1, [r3, #4]
 800b720:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b724:	795a      	ldrb	r2, [r3, #5]
 800b726:	7bfb      	ldrb	r3, [r7, #15]
 800b728:	4618      	mov	r0, r3
 800b72a:	f7ff fa9a 	bl	800ac62 <tud_msc_prevent_allow_medium_removal_cb>
 800b72e:	4603      	mov	r3, r0
 800b730:	f083 0301 	eor.w	r3, r3, #1
 800b734:	b2db      	uxtb	r3, r3
 800b736:	2b00      	cmp	r3, #0
 800b738:	f000 81fc 	beq.w	800bb34 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800b73c:	f04f 33ff 	mov.w	r3, #4294967295
 800b740:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b744:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b748:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	f040 81f1 	bne.w	800bb34 <proc_builtin_scsi+0x5b8>
 800b752:	7bfb      	ldrb	r3, [r7, #15]
 800b754:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b758:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 800b75c:	2300      	movs	r3, #0
 800b75e:	223a      	movs	r2, #58	@ 0x3a
 800b760:	2102      	movs	r1, #2
 800b762:	f7ff faa9 	bl	800acb8 <tud_msc_set_sense>
}
 800b766:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800b768:	e1e4      	b.n	800bb34 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800b76a:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800b76e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800b772:	7bfb      	ldrb	r3, [r7, #15]
 800b774:	4618      	mov	r0, r3
 800b776:	f7f5 fd2d 	bl	80011d4 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800b77a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800b77e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800b782:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b784:	2b00      	cmp	r3, #0
 800b786:	d003      	beq.n	800b790 <proc_builtin_scsi+0x214>
 800b788:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d116      	bne.n	800b7be <proc_builtin_scsi+0x242>
        resplen = -1;
 800b790:	f04f 33ff 	mov.w	r3, #4294967295
 800b794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b798:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b79c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	f040 81d0 	bne.w	800bb46 <proc_builtin_scsi+0x5ca>
 800b7a6:	7bfb      	ldrb	r3, [r7, #15]
 800b7a8:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b7ac:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	223a      	movs	r2, #58	@ 0x3a
 800b7b4:	2102      	movs	r1, #2
 800b7b6:	f7ff fa7f 	bl	800acb8 <tud_msc_set_sense>
}
 800b7ba:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800b7bc:	e1c3      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800b7be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7c0:	3b01      	subs	r3, #1
 800b7c2:	ba1b      	rev	r3, r3
 800b7c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800b7c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b7ca:	ba1b      	rev	r3, r3
 800b7cc:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800b7ce:	2308      	movs	r3, #8
 800b7d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800b7d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b7d8:	687a      	ldr	r2, [r7, #4]
 800b7da:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b7de:	683a      	ldr	r2, [r7, #0]
 800b7e0:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800b7e4:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800b7e8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800b7ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 800b7f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d102      	bne.n	800b7fe <proc_builtin_scsi+0x282>
    return -1;
 800b7f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b7fc:	e01e      	b.n	800b83c <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800b7fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b802:	2b00      	cmp	r3, #0
 800b804:	d101      	bne.n	800b80a <proc_builtin_scsi+0x28e>
    return 0;
 800b806:	2300      	movs	r3, #0
 800b808:	e018      	b.n	800b83c <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800b80a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d102      	bne.n	800b818 <proc_builtin_scsi+0x29c>
    return -1;
 800b812:	f04f 33ff 	mov.w	r3, #4294967295
 800b816:	e011      	b.n	800b83c <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 800b818:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b81c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b820:	429a      	cmp	r2, r3
 800b822:	d202      	bcs.n	800b82a <proc_builtin_scsi+0x2ae>
    return -1;
 800b824:	f04f 33ff 	mov.w	r3, #4294967295
 800b828:	e008      	b.n	800b83c <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800b82a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b82e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800b832:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800b836:	f006 ffdc 	bl	80127f2 <memcpy>
  return 0;
 800b83a:	2300      	movs	r3, #0
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f000 817b 	beq.w	800bb38 <proc_builtin_scsi+0x5bc>
 800b842:	2300      	movs	r3, #0
 800b844:	e181      	b.n	800bb4a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 800b846:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b84a:	2200      	movs	r2, #0
 800b84c:	601a      	str	r2, [r3, #0]
 800b84e:	605a      	str	r2, [r3, #4]
 800b850:	609a      	str	r2, [r3, #8]
 800b852:	2308      	movs	r3, #8
 800b854:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b858:	2302      	movs	r3, #2
 800b85a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800b85e:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800b862:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800b866:	7bfb      	ldrb	r3, [r7, #15]
 800b868:	4618      	mov	r0, r3
 800b86a:	f7f5 fcb3 	bl	80011d4 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800b86e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b870:	2b00      	cmp	r3, #0
 800b872:	d002      	beq.n	800b87a <proc_builtin_scsi+0x2fe>
 800b874:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b876:	2b00      	cmp	r3, #0
 800b878:	d118      	bne.n	800b8ac <proc_builtin_scsi+0x330>
        resplen = -1;
 800b87a:	f04f 33ff 	mov.w	r3, #4294967295
 800b87e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800b882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b886:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	f040 815b 	bne.w	800bb46 <proc_builtin_scsi+0x5ca>
 800b890:	7bfb      	ldrb	r3, [r7, #15]
 800b892:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b896:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800b89a:	2300      	movs	r3, #0
 800b89c:	223a      	movs	r2, #58	@ 0x3a
 800b89e:	2102      	movs	r1, #2
 800b8a0:	f7ff fa0a 	bl	800acb8 <tud_msc_set_sense>
}
 800b8a4:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800b8a6:	e14e      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
 800b8a8:	20009b1c 	.word	0x20009b1c
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800b8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8ae:	ba1b      	rev	r3, r3
 800b8b0:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800b8b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b8b4:	ba5b      	rev16	r3, r3
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800b8ba:	230c      	movs	r3, #12
 800b8bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 800b8c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8c4:	687a      	ldr	r2, [r7, #4]
 800b8c6:	67ba      	str	r2, [r7, #120]	@ 0x78
 800b8c8:	683a      	ldr	r2, [r7, #0]
 800b8ca:	677a      	str	r2, [r7, #116]	@ 0x74
 800b8cc:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800b8d0:	673a      	str	r2, [r7, #112]	@ 0x70
 800b8d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 800b8d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d102      	bne.n	800b8e0 <proc_builtin_scsi+0x364>
    return -1;
 800b8da:	f04f 33ff 	mov.w	r3, #4294967295
 800b8de:	e017      	b.n	800b910 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 800b8e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d101      	bne.n	800b8ea <proc_builtin_scsi+0x36e>
    return 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	e012      	b.n	800b910 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800b8ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d102      	bne.n	800b8f6 <proc_builtin_scsi+0x37a>
    return -1;
 800b8f0:	f04f 33ff 	mov.w	r3, #4294967295
 800b8f4:	e00c      	b.n	800b910 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 800b8f6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b8f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b8fa:	429a      	cmp	r2, r3
 800b8fc:	d202      	bcs.n	800b904 <proc_builtin_scsi+0x388>
    return -1;
 800b8fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b902:	e005      	b.n	800b910 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 800b904:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b906:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b908:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800b90a:	f006 ff72 	bl	80127f2 <memcpy>
  return 0;
 800b90e:	2300      	movs	r3, #0
 800b910:	2b00      	cmp	r3, #0
 800b912:	f000 8113 	beq.w	800bb3c <proc_builtin_scsi+0x5c0>
 800b916:	2300      	movs	r3, #0
 800b918:	e117      	b.n	800bb4a <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 800b920:	2224      	movs	r2, #36	@ 0x24
 800b922:	2100      	movs	r1, #0
 800b924:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800b928:	f006 fee8 	bl	80126fc <memset>
      inquiry_rsp->is_removable = 1;
 800b92c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b930:	7853      	ldrb	r3, [r2, #1]
 800b932:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b936:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 800b938:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b93c:	2202      	movs	r2, #2
 800b93e:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 800b940:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b944:	78d3      	ldrb	r3, [r2, #3]
 800b946:	2102      	movs	r1, #2
 800b948:	f361 0303 	bfi	r3, r1, #0, #4
 800b94c:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800b94e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b952:	221f      	movs	r2, #31
 800b954:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 800b956:	7bfb      	ldrb	r3, [r7, #15]
 800b958:	683a      	ldr	r2, [r7, #0]
 800b95a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800b95e:	4618      	mov	r0, r3
 800b960:	f7fe fff0 	bl	800a944 <tud_msc_inquiry2_cb>
 800b964:	4603      	mov	r3, r0
 800b966:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800b96a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b96e:	2b00      	cmp	r3, #0
 800b970:	f040 80e6 	bne.w	800bb40 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 800b974:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b978:	f103 0108 	add.w	r1, r3, #8
 800b97c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b980:	f103 0210 	add.w	r2, r3, #16
 800b984:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b988:	3320      	adds	r3, #32
 800b98a:	7bf8      	ldrb	r0, [r7, #15]
 800b98c:	f7f5 fbec 	bl	8001168 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 800b990:	2324      	movs	r3, #36	@ 0x24
 800b992:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800b996:	e0d3      	b.n	800bb40 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 800b998:	2303      	movs	r3, #3
 800b99a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800b99e:	2300      	movs	r3, #0
 800b9a0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800b9a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b9a8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b9ac:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b9b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b9b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b9b8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800b9bc:	2300      	movs	r3, #0
 800b9be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800b9c2:	7bfb      	ldrb	r3, [r7, #15]
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f7ff f96b 	bl	800aca0 <tud_msc_is_writable_cb>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 800b9d0:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	bf14      	ite	ne
 800b9d8:	2301      	movne	r3, #1
 800b9da:	2300      	moveq	r3, #0
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	f083 0301 	eor.w	r3, r3, #1
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	f003 0301 	and.w	r3, r3, #1
 800b9e8:	b2da      	uxtb	r2, r3
 800b9ea:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b9ee:	f362 13c7 	bfi	r3, r2, #7, #1
 800b9f2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 800b9f6:	2304      	movs	r3, #4
 800b9f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 800b9fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba00:	687a      	ldr	r2, [r7, #4]
 800ba02:	66ba      	str	r2, [r7, #104]	@ 0x68
 800ba04:	683a      	ldr	r2, [r7, #0]
 800ba06:	667a      	str	r2, [r7, #100]	@ 0x64
 800ba08:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800ba0c:	663a      	str	r2, [r7, #96]	@ 0x60
 800ba0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 800ba10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d102      	bne.n	800ba1c <proc_builtin_scsi+0x4a0>
    return -1;
 800ba16:	f04f 33ff 	mov.w	r3, #4294967295
 800ba1a:	e017      	b.n	800ba4c <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 800ba1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d101      	bne.n	800ba26 <proc_builtin_scsi+0x4aa>
    return 0;
 800ba22:	2300      	movs	r3, #0
 800ba24:	e012      	b.n	800ba4c <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 800ba26:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d102      	bne.n	800ba32 <proc_builtin_scsi+0x4b6>
    return -1;
 800ba2c:	f04f 33ff 	mov.w	r3, #4294967295
 800ba30:	e00c      	b.n	800ba4c <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 800ba32:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ba34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba36:	429a      	cmp	r2, r3
 800ba38:	d202      	bcs.n	800ba40 <proc_builtin_scsi+0x4c4>
    return -1;
 800ba3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ba3e:	e005      	b.n	800ba4c <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 800ba40:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ba42:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ba44:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800ba46:	f006 fed4 	bl	80127f2 <memcpy>
  return 0;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d079      	beq.n	800bb44 <proc_builtin_scsi+0x5c8>
 800ba50:	2300      	movs	r3, #0
 800ba52:	e07a      	b.n	800bb4a <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 800ba54:	f107 0310 	add.w	r3, r7, #16
 800ba58:	2200      	movs	r2, #0
 800ba5a:	601a      	str	r2, [r3, #0]
 800ba5c:	605a      	str	r2, [r3, #4]
 800ba5e:	609a      	str	r2, [r3, #8]
 800ba60:	60da      	str	r2, [r3, #12]
 800ba62:	821a      	strh	r2, [r3, #16]
 800ba64:	7c3b      	ldrb	r3, [r7, #16]
 800ba66:	2270      	movs	r2, #112	@ 0x70
 800ba68:	f362 0306 	bfi	r3, r2, #0, #7
 800ba6c:	743b      	strb	r3, [r7, #16]
 800ba6e:	7c3b      	ldrb	r3, [r7, #16]
 800ba70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba74:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 800ba76:	230a      	movs	r3, #10
 800ba78:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 800ba7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba7e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ba82:	f003 030f 	and.w	r3, r3, #15
 800ba86:	b2da      	uxtb	r2, r3
 800ba88:	7cbb      	ldrb	r3, [r7, #18]
 800ba8a:	f362 0303 	bfi	r3, r2, #0, #4
 800ba8e:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 800ba90:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba94:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800ba98:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 800ba9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ba9e:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800baa2:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 800baa4:	2312      	movs	r3, #18
 800baa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800baaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800bab2:	683a      	ldr	r2, [r7, #0]
 800bab4:	657a      	str	r2, [r7, #84]	@ 0x54
 800bab6:	f107 0210 	add.w	r2, r7, #16
 800baba:	653a      	str	r2, [r7, #80]	@ 0x50
 800babc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800babe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d102      	bne.n	800baca <proc_builtin_scsi+0x54e>
    return -1;
 800bac4:	f04f 33ff 	mov.w	r3, #4294967295
 800bac8:	e017      	b.n	800bafa <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 800baca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d101      	bne.n	800bad4 <proc_builtin_scsi+0x558>
    return 0;
 800bad0:	2300      	movs	r3, #0
 800bad2:	e012      	b.n	800bafa <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 800bad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d102      	bne.n	800bae0 <proc_builtin_scsi+0x564>
    return -1;
 800bada:	f04f 33ff 	mov.w	r3, #4294967295
 800bade:	e00c      	b.n	800bafa <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 800bae0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d202      	bcs.n	800baee <proc_builtin_scsi+0x572>
    return -1;
 800bae8:	f04f 33ff 	mov.w	r3, #4294967295
 800baec:	e005      	b.n	800bafa <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 800baee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800baf0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800baf2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800baf4:	f006 fe7d 	bl	80127f2 <memcpy>
  return 0;
 800baf8:	2300      	movs	r3, #0
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d001      	beq.n	800bb02 <proc_builtin_scsi+0x586>
 800bafe:	2300      	movs	r3, #0
 800bb00:	e023      	b.n	800bb4a <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	b29a      	uxth	r2, r3
 800bb06:	7bfb      	ldrb	r3, [r7, #15]
 800bb08:	6879      	ldr	r1, [r7, #4]
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	f7ff f8b9 	bl	800ac82 <tud_msc_request_sense_cb>
 800bb10:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 800bb14:	7bf8      	ldrb	r0, [r7, #15]
 800bb16:	2300      	movs	r3, #0
 800bb18:	2200      	movs	r2, #0
 800bb1a:	2100      	movs	r1, #0
 800bb1c:	f7ff f8cc 	bl	800acb8 <tud_msc_set_sense>
 800bb20:	e011      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 800bb22:	f04f 33ff 	mov.w	r3, #4294967295
 800bb26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800bb2a:	e00c      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb2c:	bf00      	nop
 800bb2e:	e00a      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb30:	bf00      	nop
 800bb32:	e008      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb34:	bf00      	nop
 800bb36:	e006      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb38:	bf00      	nop
 800bb3a:	e004      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb3c:	bf00      	nop
 800bb3e:	e002      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb40:	bf00      	nop
 800bb42:	e000      	b.n	800bb46 <proc_builtin_scsi+0x5ca>
      break;
 800bb44:	bf00      	nop
  }

  return resplen;
 800bb46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	37b0      	adds	r7, #176	@ 0xb0
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}
 800bb52:	bf00      	nop

0800bb54 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 800bb54:	b580      	push	{r7, lr}
 800bb56:	b092      	sub	sp, #72	@ 0x48
 800bb58:	af02      	add	r7, sp, #8
 800bb5a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb66:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800bb68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb6a:	330f      	adds	r3, #15
 800bb6c:	3307      	adds	r3, #7
 800bb6e:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800bb70:	6a3b      	ldr	r3, [r7, #32]
 800bb72:	881b      	ldrh	r3, [r3, #0]
 800bb74:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 800bb76:	8bfb      	ldrh	r3, [r7, #30]
 800bb78:	ba5b      	rev16	r3, r3
 800bb7a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800bb7c:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800bb7e:	8bbb      	ldrh	r3, [r7, #28]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d101      	bne.n	800bb88 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 800bb84:	2300      	movs	r3, #0
 800bb86:	e005      	b.n	800bb94 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 800bb88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb8a:	689a      	ldr	r2, [r3, #8]
 800bb8c:	8bbb      	ldrh	r3, [r7, #28]
 800bb8e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb92:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800bb94:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 800bb96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d043      	beq.n	800bc24 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bb9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb9e:	330f      	adds	r3, #15
 800bba0:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800bba2:	693b      	ldr	r3, [r7, #16]
 800bba4:	3302      	adds	r3, #2
 800bba6:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800bbb6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bbb8:	fbb1 f3f3 	udiv	r3, r1, r3
 800bbbc:	4413      	add	r3, r2
 800bbbe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbc4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800bbc6:	fbb3 f1f2 	udiv	r1, r3, r2
 800bbca:	fb01 f202 	mul.w	r2, r1, r2
 800bbce:	1a9b      	subs	r3, r3, r2
 800bbd0:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800bbd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbd4:	689a      	ldr	r2, [r3, #8]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bbda:	1ad3      	subs	r3, r2, r3
 800bbdc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bbe0:	61ba      	str	r2, [r7, #24]
 800bbe2:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800bbe4:	69ba      	ldr	r2, [r7, #24]
 800bbe6:	697b      	ldr	r3, [r7, #20]
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	bf28      	it	cs
 800bbec:	4613      	movcs	r3, r2
 800bbee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 800bbf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbfa:	7b58      	ldrb	r0, [r3, #13]
 800bbfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bbfe:	9300      	str	r3, [sp, #0]
 800bc00:	4b0a      	ldr	r3, [pc, #40]	@ (800bc2c <proc_read10_cmd+0xd8>)
 800bc02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc04:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bc06:	f7f5 fafd 	bl	8001204 <tud_msc_read10_cb>
 800bc0a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800bc0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc0e:	f113 0f02 	cmn.w	r3, #2
 800bc12:	d007      	beq.n	800bc24 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 800bc1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f000 f806 	bl	800bc30 <proc_read_io_data>
  }
}
 800bc24:	3740      	adds	r7, #64	@ 0x40
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}
 800bc2a:	bf00      	nop
 800bc2c:	20009b5c 	.word	0x20009b5c

0800bc30 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b08c      	sub	sp, #48	@ 0x30
 800bc34:	af02      	add	r7, sp, #8
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	7fdb      	ldrb	r3, [r3, #31]
 800bc3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	dd1b      	ble.n	800bc80 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800bc4e:	683b      	ldr	r3, [r7, #0]
 800bc50:	b29b      	uxth	r3, r3
 800bc52:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800bc56:	2200      	movs	r2, #0
 800bc58:	9200      	str	r2, [sp, #0]
 800bc5a:	4a27      	ldr	r2, [pc, #156]	@ (800bcf8 <proc_read_io_data+0xc8>)
 800bc5c:	f002 ffce 	bl	800ebfc <usbd_edpt_xfer>
 800bc60:	4603      	mov	r3, r0
 800bc62:	f083 0301 	eor.w	r3, r3, #1
 800bc66:	b2db      	uxtb	r3, r3
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d042      	beq.n	800bcf2 <proc_read_io_data+0xc2>
 800bc6c:	4b23      	ldr	r3, [pc, #140]	@ (800bcfc <proc_read_io_data+0xcc>)
 800bc6e:	623b      	str	r3, [r7, #32]
 800bc70:	6a3b      	ldr	r3, [r7, #32]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f003 0301 	and.w	r3, r3, #1
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d039      	beq.n	800bcf0 <proc_read_io_data+0xc0>
 800bc7c:	be00      	bkpt	0x0000
 800bc7e:	e037      	b.n	800bcf0 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc86:	d003      	beq.n	800bc90 <proc_read_io_data+0x60>
 800bc88:	683b      	ldr	r3, [r7, #0]
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d00f      	beq.n	800bcae <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800bc8e:	e030      	b.n	800bcf2 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	7b5b      	ldrb	r3, [r3, #13]
 800bc94:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800bc96:	7ff8      	ldrb	r0, [r7, #31]
 800bc98:	2300      	movs	r3, #0
 800bc9a:	223a      	movs	r2, #58	@ 0x3a
 800bc9c:	2102      	movs	r1, #2
 800bc9e:	f7ff f80b 	bl	800acb8 <tud_msc_set_sense>
}
 800bca2:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800bca4:	2101      	movs	r1, #1
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f7fe fe5a 	bl	800a960 <fail_scsi_op>
        break;
 800bcac:	e021      	b.n	800bcf2 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800bcb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bcb8:	77bb      	strb	r3, [r7, #30]
 800bcba:	4613      	mov	r3, r2
 800bcbc:	777b      	strb	r3, [r7, #29]
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	61bb      	str	r3, [r7, #24]
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	75fb      	strb	r3, [r7, #23]
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800bcca:	7fbb      	ldrb	r3, [r7, #30]
 800bccc:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800bcce:	2307      	movs	r3, #7
 800bcd0:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800bcd2:	7f7b      	ldrb	r3, [r7, #29]
 800bcd4:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800bcd6:	69bb      	ldr	r3, [r7, #24]
 800bcd8:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800bcda:	7dfb      	ldrb	r3, [r7, #23]
 800bcdc:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800bcde:	7dba      	ldrb	r2, [r7, #22]
 800bce0:	f107 0308 	add.w	r3, r7, #8
 800bce4:	4611      	mov	r1, r2
 800bce6:	4618      	mov	r0, r3
 800bce8:	f002 fb6e 	bl	800e3c8 <dcd_event_handler>
}
 800bcec:	bf00      	nop
        break;
 800bcee:	e000      	b.n	800bcf2 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800bcf0:	bf00      	nop
    }
  }
}
 800bcf2:	3728      	adds	r7, #40	@ 0x28
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	20009b5c 	.word	0x20009b5c
 800bcfc:	e000edf0 	.word	0xe000edf0

0800bd00 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b08a      	sub	sp, #40	@ 0x28
 800bd04:	af02      	add	r7, sp, #8
 800bd06:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 800bd0c:	69fb      	ldr	r3, [r7, #28]
 800bd0e:	7b5b      	ldrb	r3, [r3, #13]
 800bd10:	4618      	mov	r0, r3
 800bd12:	f7fe ffc5 	bl	800aca0 <tud_msc_is_writable_cb>
 800bd16:	4603      	mov	r3, r0
 800bd18:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800bd1a:	7efb      	ldrb	r3, [r7, #27]
 800bd1c:	f083 0301 	eor.w	r3, r3, #1
 800bd20:	b2db      	uxtb	r3, r3
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d00b      	beq.n	800bd3e <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 800bd26:	69fb      	ldr	r3, [r7, #28]
 800bd28:	7b58      	ldrb	r0, [r3, #13]
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	2227      	movs	r2, #39	@ 0x27
 800bd2e:	2107      	movs	r1, #7
 800bd30:	f7fe ffc2 	bl	800acb8 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800bd34:	2101      	movs	r1, #1
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f7fe fe12 	bl	800a960 <fail_scsi_op>
    return;
 800bd3c:	e029      	b.n	800bd92 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800bd3e:	69fb      	ldr	r3, [r7, #28]
 800bd40:	689a      	ldr	r2, [r3, #8]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd46:	1ad3      	subs	r3, r2, r3
 800bd48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800bd4c:	613a      	str	r2, [r7, #16]
 800bd4e:	60fb      	str	r3, [r7, #12]
 800bd50:	693a      	ldr	r2, [r7, #16]
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	4293      	cmp	r3, r2
 800bd56:	bf28      	it	cs
 800bd58:	4613      	movcs	r3, r2
 800bd5a:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	7fd8      	ldrb	r0, [r3, #31]
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800bd66:	8b3b      	ldrh	r3, [r7, #24]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	9200      	str	r2, [sp, #0]
 800bd6c:	4a0a      	ldr	r2, [pc, #40]	@ (800bd98 <proc_write10_cmd+0x98>)
 800bd6e:	f002 ff45 	bl	800ebfc <usbd_edpt_xfer>
 800bd72:	4603      	mov	r3, r0
 800bd74:	f083 0301 	eor.w	r3, r3, #1
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d009      	beq.n	800bd92 <proc_write10_cmd+0x92>
 800bd7e:	4b07      	ldr	r3, [pc, #28]	@ (800bd9c <proc_write10_cmd+0x9c>)
 800bd80:	617b      	str	r3, [r7, #20]
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f003 0301 	and.w	r3, r3, #1
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d000      	beq.n	800bd90 <proc_write10_cmd+0x90>
 800bd8e:	be00      	bkpt	0x0000
 800bd90:	bf00      	nop
}
 800bd92:	3720      	adds	r7, #32
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}
 800bd98:	20009b5c 	.word	0x20009b5c
 800bd9c:	e000edf0 	.word	0xe000edf0

0800bda0 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b090      	sub	sp, #64	@ 0x40
 800bda4:	af02      	add	r7, sp, #8
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdb0:	623b      	str	r3, [r7, #32]
 800bdb2:	6a3b      	ldr	r3, [r7, #32]
 800bdb4:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800bdb6:	69fb      	ldr	r3, [r7, #28]
 800bdb8:	330f      	adds	r3, #15
 800bdba:	3307      	adds	r3, #7
 800bdbc:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 800bdbe:	69bb      	ldr	r3, [r7, #24]
 800bdc0:	881b      	ldrh	r3, [r3, #0]
 800bdc2:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 800bdc4:	8afb      	ldrh	r3, [r7, #22]
 800bdc6:	ba5b      	rev16	r3, r3
 800bdc8:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800bdca:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 800bdcc:	8abb      	ldrh	r3, [r7, #20]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d101      	bne.n	800bdd6 <proc_write10_host_data+0x36>
    return 0; // invalid block count
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	e005      	b.n	800bde2 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800bdd6:	6a3b      	ldr	r3, [r7, #32]
 800bdd8:	689a      	ldr	r2, [r3, #8]
 800bdda:	8abb      	ldrh	r3, [r7, #20]
 800bddc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bde0:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800bde2:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 800bde4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d035      	beq.n	800be56 <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800bdea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdec:	330f      	adds	r3, #15
 800bdee:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	3302      	adds	r3, #2
 800bdf4:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800be04:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800be06:	fbb1 f3f3 	udiv	r3, r1, r3
 800be0a:	4413      	add	r3, r2
 800be0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be12:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800be14:	fbb3 f1f2 	udiv	r1, r3, r2
 800be18:	fb01 f202 	mul.w	r2, r1, r2
 800be1c:	1a9b      	subs	r3, r3, r2
 800be1e:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2201      	movs	r2, #1
 800be24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 800be28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be2a:	7b58      	ldrb	r0, [r3, #13]
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	9300      	str	r3, [sp, #0]
 800be30:	4b0a      	ldr	r3, [pc, #40]	@ (800be5c <proc_write10_host_data+0xbc>)
 800be32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be34:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be36:	f7f5 fa0b 	bl	8001250 <tud_msc_write10_cb>
 800be3a:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800be3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be3e:	f113 0f02 	cmn.w	r3, #2
 800be42:	d008      	beq.n	800be56 <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2200      	movs	r2, #0
 800be48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 800be4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be4e:	6839      	ldr	r1, [r7, #0]
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 f805 	bl	800be60 <proc_write_io_data>
  }
}
 800be56:	3738      	adds	r7, #56	@ 0x38
 800be58:	46bd      	mov	sp, r7
 800be5a:	bd80      	pop	{r7, pc}
 800be5c:	20009b5c 	.word	0x20009b5c

0800be60 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 800be60:	b580      	push	{r7, lr}
 800be62:	b08c      	sub	sp, #48	@ 0x30
 800be64:	af00      	add	r7, sp, #0
 800be66:	60f8      	str	r0, [r7, #12]
 800be68:	60b9      	str	r1, [r7, #8]
 800be6a:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	da14      	bge.n	800be9c <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be78:	d15f      	bne.n	800bf3a <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	7b5b      	ldrb	r3, [r3, #13]
 800be7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800be82:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800be86:	2300      	movs	r3, #0
 800be88:	223a      	movs	r2, #58	@ 0x3a
 800be8a:	2102      	movs	r1, #2
 800be8c:	f7fe ff14 	bl	800acb8 <tud_msc_set_sense>
}
 800be90:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800be92:	2101      	movs	r1, #1
 800be94:	68f8      	ldr	r0, [r7, #12]
 800be96:	f7fe fd63 	bl	800a960 <fail_scsi_op>
        break;
 800be9a:	e04f      	b.n	800bf3c <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	68ba      	ldr	r2, [r7, #8]
 800bea0:	429a      	cmp	r2, r3
 800bea2:	d935      	bls.n	800bf10 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	68ba      	ldr	r2, [r7, #8]
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	dd07      	ble.n	800bec2 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	4a23      	ldr	r2, [pc, #140]	@ (800bf44 <proc_write_io_data+0xe4>)
 800beb6:	4413      	add	r3, r2
 800beb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800beba:	4619      	mov	r1, r3
 800bebc:	4821      	ldr	r0, [pc, #132]	@ (800bf44 <proc_write_io_data+0xe4>)
 800bebe:	f006 fc03 	bl	80126c8 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	7fda      	ldrb	r2, [r3, #31]
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800becc:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 800bed0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800bed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bed6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bed8:	2300      	movs	r3, #0
 800beda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800bede:	2300      	movs	r3, #0
 800bee0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800bee4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bee8:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800beea:	2307      	movs	r3, #7
 800beec:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 800beee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800bef2:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 800bef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef6:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800bef8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800befc:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 800befe:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800bf02:	f107 0314 	add.w	r3, r7, #20
 800bf06:	4611      	mov	r1, r2
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f002 fa5d 	bl	800e3c8 <dcd_event_handler>
}
 800bf0e:	e015      	b.n	800bf3c <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf14:	68bb      	ldr	r3, [r7, #8]
 800bf16:	441a      	add	r2, r3
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf24:	429a      	cmp	r2, r3
 800bf26:	d304      	bcc.n	800bf32 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2202      	movs	r2, #2
 800bf2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 800bf30:	e004      	b.n	800bf3c <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 800bf32:	68f8      	ldr	r0, [r7, #12]
 800bf34:	f7ff fee4 	bl	800bd00 <proc_write10_cmd>
}
 800bf38:	e000      	b.n	800bf3c <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800bf3a:	bf00      	nop
}
 800bf3c:	bf00      	nop
 800bf3e:	3730      	adds	r7, #48	@ 0x30
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}
 800bf44:	20009b5c 	.word	0x20009b5c

0800bf48 <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800bf48:	b480      	push	{r7}
 800bf4a:	b083      	sub	sp, #12
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	4603      	mov	r3, r0
 800bf50:	6039      	str	r1, [r7, #0]
 800bf52:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 800bf54:	bf00      	nop
 800bf56:	370c      	adds	r7, #12
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr

0800bf60 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b086      	sub	sp, #24
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	4603      	mov	r3, r0
 800bf68:	60b9      	str	r1, [r7, #8]
 800bf6a:	607a      	str	r2, [r7, #4]
 800bf6c:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800bf6e:	7bfb      	ldrb	r3, [r7, #15]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d001      	beq.n	800bf78 <tud_vendor_n_write+0x18>
 800bf74:	2300      	movs	r3, #0
 800bf76:	e011      	b.n	800bf9c <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
 800bf7a:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800bf7e:	fb02 f303 	mul.w	r3, r2, r3
 800bf82:	4a08      	ldr	r2, [pc, #32]	@ (800bfa4 <tud_vendor_n_write+0x44>)
 800bf84:	4413      	add	r3, r2
 800bf86:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800bf88:	697b      	ldr	r3, [r7, #20]
 800bf8a:	7818      	ldrb	r0, [r3, #0]
 800bf8c:	697b      	ldr	r3, [r7, #20]
 800bf8e:	1d19      	adds	r1, r3, #4
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	68ba      	ldr	r2, [r7, #8]
 800bf96:	f005 fe75 	bl	8011c84 <tu_edpt_stream_write>
 800bf9a:	4603      	mov	r3, r0
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3718      	adds	r7, #24
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}
 800bfa4:	20011b5c 	.word	0x20011b5c

0800bfa8 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b084      	sub	sp, #16
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	4603      	mov	r3, r0
 800bfb0:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800bfb2:	79fb      	ldrb	r3, [r7, #7]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d001      	beq.n	800bfbc <tud_vendor_n_write_flush+0x14>
 800bfb8:	2300      	movs	r3, #0
 800bfba:	e010      	b.n	800bfde <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800bfbc:	79fb      	ldrb	r3, [r7, #7]
 800bfbe:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800bfc2:	fb02 f303 	mul.w	r3, r2, r3
 800bfc6:	4a08      	ldr	r2, [pc, #32]	@ (800bfe8 <tud_vendor_n_write_flush+0x40>)
 800bfc8:	4413      	add	r3, r2
 800bfca:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	781a      	ldrb	r2, [r3, #0]
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	3304      	adds	r3, #4
 800bfd4:	4619      	mov	r1, r3
 800bfd6:	4610      	mov	r0, r2
 800bfd8:	f005 fd84 	bl	8011ae4 <tu_edpt_stream_write_xfer>
 800bfdc:	4603      	mov	r3, r0
}
 800bfde:	4618      	mov	r0, r3
 800bfe0:	3710      	adds	r7, #16
 800bfe2:	46bd      	mov	sp, r7
 800bfe4:	bd80      	pop	{r7, pc}
 800bfe6:	bf00      	nop
 800bfe8:	20011b5c 	.word	0x20011b5c

0800bfec <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b084      	sub	sp, #16
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	4603      	mov	r3, r0
 800bff4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800bff6:	79fb      	ldrb	r3, [r7, #7]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d001      	beq.n	800c000 <tud_vendor_n_write_available+0x14>
 800bffc:	2300      	movs	r3, #0
 800bffe:	e010      	b.n	800c022 <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800c000:	79fb      	ldrb	r3, [r7, #7]
 800c002:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c006:	fb02 f303 	mul.w	r3, r2, r3
 800c00a:	4a08      	ldr	r2, [pc, #32]	@ (800c02c <tud_vendor_n_write_available+0x40>)
 800c00c:	4413      	add	r3, r2
 800c00e:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	781a      	ldrb	r2, [r3, #0]
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	3304      	adds	r3, #4
 800c018:	4619      	mov	r1, r3
 800c01a:	4610      	mov	r0, r2
 800c01c:	f005 ff2a 	bl	8011e74 <tu_edpt_stream_write_available>
 800c020:	4603      	mov	r3, r0
}
 800c022:	4618      	mov	r0, r3
 800c024:	3710      	adds	r7, #16
 800c026:	46bd      	mov	sp, r7
 800c028:	bd80      	pop	{r7, pc}
 800c02a:	bf00      	nop
 800c02c:	20011b5c 	.word	0x20011b5c

0800c030 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800c030:	b580      	push	{r7, lr}
 800c032:	b08a      	sub	sp, #40	@ 0x28
 800c034:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 800c036:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c03a:	2100      	movs	r1, #0
 800c03c:	4822      	ldr	r0, [pc, #136]	@ (800c0c8 <vendord_init+0x98>)
 800c03e:	f006 fb5d 	bl	80126fc <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c042:	2300      	movs	r3, #0
 800c044:	75fb      	strb	r3, [r7, #23]
 800c046:	e036      	b.n	800c0b6 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c048:	7dfb      	ldrb	r3, [r7, #23]
 800c04a:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c04e:	fb02 f303 	mul.w	r3, r2, r3
 800c052:	4a1d      	ldr	r2, [pc, #116]	@ (800c0c8 <vendord_init+0x98>)
 800c054:	4413      	add	r3, r2
 800c056:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
 800c058:	7dfb      	ldrb	r3, [r7, #23]
 800c05a:	019b      	lsls	r3, r3, #6
 800c05c:	4a1b      	ldr	r2, [pc, #108]	@ (800c0cc <vendord_init+0x9c>)
 800c05e:	4413      	add	r3, r2
 800c060:	60fb      	str	r3, [r7, #12]
    #else
    uint8_t *epout_buf = NULL;
    #endif

    uint8_t *epin_buf = NULL;
 800c062:	2300      	movs	r3, #0
 800c064:	60bb      	str	r3, [r7, #8]
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
  #else
    uint8_t *rx_ff_buf = NULL;
 800c066:	2300      	movs	r3, #0
 800c068:	607b      	str	r3, [r7, #4]
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	f103 0018 	add.w	r0, r3, #24
 800c070:	2340      	movs	r3, #64	@ 0x40
 800c072:	9303      	str	r3, [sp, #12]
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	9302      	str	r3, [sp, #8]
 800c078:	2300      	movs	r3, #0
 800c07a:	9301      	str	r3, [sp, #4]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	9300      	str	r3, [sp, #0]
 800c080:	2300      	movs	r3, #0
 800c082:	2200      	movs	r2, #0
 800c084:	2100      	movs	r1, #0
 800c086:	f005 fc60 	bl	801194a <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	332c      	adds	r3, #44	@ 0x2c
 800c08e:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800c090:	693b      	ldr	r3, [r7, #16]
 800c092:	1d18      	adds	r0, r3, #4
 800c094:	2340      	movs	r3, #64	@ 0x40
 800c096:	9303      	str	r3, [sp, #12]
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	9302      	str	r3, [sp, #8]
 800c09c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c0a0:	9301      	str	r3, [sp, #4]
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	9300      	str	r3, [sp, #0]
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	2100      	movs	r1, #0
 800c0ac:	f005 fc4d 	bl	801194a <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c0b0:	7dfb      	ldrb	r3, [r7, #23]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	75fb      	strb	r3, [r7, #23]
 800c0b6:	7dfb      	ldrb	r3, [r7, #23]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d0c5      	beq.n	800c048 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800c0bc:	bf00      	nop
 800c0be:	bf00      	nop
 800c0c0:	3718      	adds	r7, #24
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}
 800c0c6:	bf00      	nop
 800c0c8:	20011b5c 	.word	0x20011b5c
 800c0cc:	20011d88 	.word	0x20011d88

0800c0d0 <vendord_deinit>:

bool vendord_deinit(void) {
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b082      	sub	sp, #8
 800c0d4:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	71fb      	strb	r3, [r7, #7]
 800c0da:	e014      	b.n	800c106 <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c0dc:	79fb      	ldrb	r3, [r7, #7]
 800c0de:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c0e2:	fb02 f303 	mul.w	r3, r2, r3
 800c0e6:	4a0c      	ldr	r2, [pc, #48]	@ (800c118 <vendord_deinit+0x48>)
 800c0e8:	4413      	add	r3, r2
 800c0ea:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	3318      	adds	r3, #24
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f005 fc52 	bl	801199a <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 800c0f6:	683b      	ldr	r3, [r7, #0]
 800c0f8:	3304      	adds	r3, #4
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f005 fc4d 	bl	801199a <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c100:	79fb      	ldrb	r3, [r7, #7]
 800c102:	3301      	adds	r3, #1
 800c104:	71fb      	strb	r3, [r7, #7]
 800c106:	79fb      	ldrb	r3, [r7, #7]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d0e7      	beq.n	800c0dc <vendord_deinit+0xc>
  }
  return true;
 800c10c:	2301      	movs	r3, #1
}
 800c10e:	4618      	mov	r0, r3
 800c110:	3708      	adds	r7, #8
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}
 800c116:	bf00      	nop
 800c118:	20011b5c 	.word	0x20011b5c

0800c11c <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b088      	sub	sp, #32
 800c120:	af00      	add	r7, sp, #0
 800c122:	4603      	mov	r3, r0
 800c124:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c126:	2300      	movs	r3, #0
 800c128:	77fb      	strb	r3, [r7, #31]
 800c12a:	e02d      	b.n	800c188 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800c12c:	7ffb      	ldrb	r3, [r7, #31]
 800c12e:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c132:	fb02 f303 	mul.w	r3, r2, r3
 800c136:	4a18      	ldr	r2, [pc, #96]	@ (800c198 <vendord_reset+0x7c>)
 800c138:	4413      	add	r3, r2
 800c13a:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 800c13c:	2202      	movs	r2, #2
 800c13e:	2100      	movs	r1, #0
 800c140:	69b8      	ldr	r0, [r7, #24]
 800c142:	f006 fadb 	bl	80126fc <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800c146:	69bb      	ldr	r3, [r7, #24]
 800c148:	3318      	adds	r3, #24
 800c14a:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	3308      	adds	r3, #8
 800c150:	4618      	mov	r0, r3
 800c152:	f000 fa18 	bl	800c586 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800c156:	69bb      	ldr	r3, [r7, #24]
 800c158:	3318      	adds	r3, #24
 800c15a:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2200      	movs	r2, #0
 800c160:	705a      	strb	r2, [r3, #1]
}
 800c162:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800c164:	69bb      	ldr	r3, [r7, #24]
 800c166:	3304      	adds	r3, #4
 800c168:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	3308      	adds	r3, #8
 800c16e:	4618      	mov	r0, r3
 800c170:	f000 fa09 	bl	800c586 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800c174:	69bb      	ldr	r3, [r7, #24]
 800c176:	3304      	adds	r3, #4
 800c178:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	2200      	movs	r2, #0
 800c17e:	705a      	strb	r2, [r3, #1]
}
 800c180:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800c182:	7ffb      	ldrb	r3, [r7, #31]
 800c184:	3301      	adds	r3, #1
 800c186:	77fb      	strb	r3, [r7, #31]
 800c188:	7ffb      	ldrb	r3, [r7, #31]
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d0ce      	beq.n	800c12c <vendord_reset+0x10>
  }
}
 800c18e:	bf00      	nop
 800c190:	bf00      	nop
 800c192:	3720      	adds	r7, #32
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}
 800c198:	20011b5c 	.word	0x20011b5c

0800c19c <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 800c19c:	b480      	push	{r7}
 800c19e:	b085      	sub	sp, #20
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	73fb      	strb	r3, [r7, #15]
 800c1aa:	e023      	b.n	800c1f4 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c1ac:	7bfb      	ldrb	r3, [r7, #15]
 800c1ae:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c1b2:	fb02 f303 	mul.w	r3, r2, r3
 800c1b6:	4a14      	ldr	r2, [pc, #80]	@ (800c208 <find_vendor_itf+0x6c>)
 800c1b8:	4413      	add	r3, r2
 800c1ba:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 800c1bc:	79fb      	ldrb	r3, [r7, #7]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d109      	bne.n	800c1d6 <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800c1c2:	68bb      	ldr	r3, [r7, #8]
 800c1c4:	7e5b      	ldrb	r3, [r3, #25]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d111      	bne.n	800c1ee <find_vendor_itf+0x52>
 800c1ca:	68bb      	ldr	r3, [r7, #8]
 800c1cc:	795b      	ldrb	r3, [r3, #5]
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d10d      	bne.n	800c1ee <find_vendor_itf+0x52>
        return idx;
 800c1d2:	7bfb      	ldrb	r3, [r7, #15]
 800c1d4:	e012      	b.n	800c1fc <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	7e5b      	ldrb	r3, [r3, #25]
 800c1da:	79fa      	ldrb	r2, [r7, #7]
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d004      	beq.n	800c1ea <find_vendor_itf+0x4e>
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	795b      	ldrb	r3, [r3, #5]
 800c1e4:	79fa      	ldrb	r2, [r7, #7]
 800c1e6:	429a      	cmp	r2, r3
 800c1e8:	d101      	bne.n	800c1ee <find_vendor_itf+0x52>
      return idx;
 800c1ea:	7bfb      	ldrb	r3, [r7, #15]
 800c1ec:	e006      	b.n	800c1fc <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800c1ee:	7bfb      	ldrb	r3, [r7, #15]
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	73fb      	strb	r3, [r7, #15]
 800c1f4:	7bfb      	ldrb	r3, [r7, #15]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d0d8      	beq.n	800c1ac <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 800c1fa:	23ff      	movs	r3, #255	@ 0xff
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3714      	adds	r7, #20
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	20011b5c 	.word	0x20011b5c

0800c20c <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b09e      	sub	sp, #120	@ 0x78
 800c210:	af00      	add	r7, sp, #0
 800c212:	4603      	mov	r3, r0
 800c214:	6039      	str	r1, [r7, #0]
 800c216:	71fb      	strb	r3, [r7, #7]
 800c218:	4613      	mov	r3, r2
 800c21a:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	795b      	ldrb	r3, [r3, #5]
 800c220:	2bff      	cmp	r3, #255	@ 0xff
 800c222:	d001      	beq.n	800c228 <vendord_open+0x1c>
 800c224:	2300      	movs	r3, #0
 800c226:	e0f4      	b.n	800c412 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 800c228:	88bb      	ldrh	r3, [r7, #4]
 800c22a:	683a      	ldr	r2, [r7, #0]
 800c22c:	4413      	add	r3, r2
 800c22e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c234:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c236:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c23a:	781b      	ldrb	r3, [r3, #0]
 800c23c:	461a      	mov	r2, r3
 800c23e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c240:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800c242:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800c244:	2000      	movs	r0, #0
 800c246:	f7ff ffa9 	bl	800c19c <find_vendor_itf>
 800c24a:	4603      	mov	r3, r0
 800c24c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800c250:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c254:	2b00      	cmp	r3, #0
 800c256:	d00a      	beq.n	800c26e <vendord_open+0x62>
 800c258:	4b70      	ldr	r3, [pc, #448]	@ (800c41c <vendord_open+0x210>)
 800c25a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c25c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f003 0301 	and.w	r3, r3, #1
 800c264:	2b00      	cmp	r3, #0
 800c266:	d000      	beq.n	800c26a <vendord_open+0x5e>
 800c268:	be00      	bkpt	0x0000
 800c26a:	2300      	movs	r3, #0
 800c26c:	e0d1      	b.n	800c412 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c26e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c272:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c276:	fb02 f303 	mul.w	r3, r2, r3
 800c27a:	4a69      	ldr	r2, [pc, #420]	@ (800c420 <vendord_open+0x214>)
 800c27c:	4413      	add	r3, r2
 800c27e:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800c280:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c282:	79fa      	ldrb	r2, [r7, #7]
 800c284:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	789a      	ldrb	r2, [r3, #2]
 800c28a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c28c:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c28e:	e0a0      	b.n	800c3d2 <vendord_open+0x1c6>
 800c290:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c292:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800c294:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c296:	3301      	adds	r3, #1
 800c298:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800c29a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800c29e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c2a2:	2b04      	cmp	r3, #4
 800c2a4:	f000 80b1 	beq.w	800c40a <vendord_open+0x1fe>
 800c2a8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c2ac:	2b0b      	cmp	r3, #11
 800c2ae:	f000 80ac 	beq.w	800c40a <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800c2b2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c2b6:	2b05      	cmp	r3, #5
 800c2b8:	f040 8081 	bne.w	800c3be <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800c2bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2be:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800c2c0:	79fb      	ldrb	r3, [r7, #7]
 800c2c2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f002 fc03 	bl	800ead0 <usbd_edpt_open>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	f083 0301 	eor.w	r3, r3, #1
 800c2d0:	b2db      	uxtb	r3, r3
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d00a      	beq.n	800c2ec <vendord_open+0xe0>
 800c2d6:	4b51      	ldr	r3, [pc, #324]	@ (800c41c <vendord_open+0x210>)
 800c2d8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c2da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f003 0301 	and.w	r3, r3, #1
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d000      	beq.n	800c2e8 <vendord_open+0xdc>
 800c2e6:	be00      	bkpt	0x0000
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	e092      	b.n	800c412 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800c2ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c2ee:	789b      	ldrb	r3, [r3, #2]
 800c2f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c2f4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c2f8:	09db      	lsrs	r3, r3, #7
 800c2fa:	b2db      	uxtb	r3, r3
 800c2fc:	2b01      	cmp	r3, #1
 800c2fe:	d128      	bne.n	800c352 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800c300:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c302:	3304      	adds	r3, #4
 800c304:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800c306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c308:	785b      	ldrb	r3, [r3, #1]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d157      	bne.n	800c3be <vendord_open+0x1b2>
 800c30e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c310:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c312:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c314:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800c316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c318:	789a      	ldrb	r2, [r3, #2]
 800c31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c31c:	705a      	strb	r2, [r3, #1]
 800c31e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c320:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800c322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c324:	889b      	ldrh	r3, [r3, #4]
 800c326:	b29b      	uxth	r3, r3
 800c328:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c32c:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800c32e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c332:	bf0c      	ite	eq
 800c334:	2301      	moveq	r3, #1
 800c336:	2300      	movne	r3, #0
 800c338:	b2d9      	uxtb	r1, r3
 800c33a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c33c:	7813      	ldrb	r3, [r2, #0]
 800c33e:	f361 0341 	bfi	r3, r1, #1, #1
 800c342:	7013      	strb	r3, [r2, #0]
}
 800c344:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800c346:	79fb      	ldrb	r3, [r7, #7]
 800c348:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c34a:	4618      	mov	r0, r3
 800c34c:	f005 fbca 	bl	8011ae4 <tu_edpt_stream_write_xfer>
 800c350:	e035      	b.n	800c3be <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800c352:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c354:	3318      	adds	r3, #24
 800c356:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800c358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c35a:	785b      	ldrb	r3, [r3, #1]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	d12e      	bne.n	800c3be <vendord_open+0x1b2>
 800c360:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c362:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c364:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c366:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800c368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c36a:	789a      	ldrb	r2, [r3, #2]
 800c36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c36e:	705a      	strb	r2, [r3, #1]
 800c370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c372:	627b      	str	r3, [r7, #36]	@ 0x24
 800c374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c376:	889b      	ldrh	r3, [r3, #4]
 800c378:	b29b      	uxth	r3, r3
 800c37a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c37e:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800c380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c384:	bf0c      	ite	eq
 800c386:	2301      	moveq	r3, #1
 800c388:	2300      	movne	r3, #0
 800c38a:	b2d9      	uxtb	r1, r3
 800c38c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c38e:	7813      	ldrb	r3, [r2, #0]
 800c390:	f361 0341 	bfi	r3, r1, #1, #1
 800c394:	7013      	strb	r3, [r2, #0]
}
 800c396:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800c398:	79fb      	ldrb	r3, [r7, #7]
 800c39a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800c39c:	4618      	mov	r0, r3
 800c39e:	f005 fdc9 	bl	8011f34 <tu_edpt_stream_read_xfer>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d10a      	bne.n	800c3be <vendord_open+0x1b2>
 800c3a8:	4b1c      	ldr	r3, [pc, #112]	@ (800c41c <vendord_open+0x210>)
 800c3aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c3ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	f003 0301 	and.w	r3, r3, #1
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d000      	beq.n	800c3ba <vendord_open+0x1ae>
 800c3b8:	be00      	bkpt	0x0000
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	e029      	b.n	800c412 <vendord_open+0x206>
 800c3be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3c0:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c3c2:	6a3b      	ldr	r3, [r7, #32]
 800c3c4:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c3c6:	69fb      	ldr	r3, [r7, #28]
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	461a      	mov	r2, r3
 800c3cc:	69fb      	ldr	r3, [r7, #28]
 800c3ce:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800c3d0:	677b      	str	r3, [r7, #116]	@ 0x74
 800c3d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3d4:	61bb      	str	r3, [r7, #24]
 800c3d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c3d8:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800c3da:	69ba      	ldr	r2, [r7, #24]
 800c3dc:	697b      	ldr	r3, [r7, #20]
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d301      	bcc.n	800c3e6 <vendord_open+0x1da>
    return false;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	e00e      	b.n	800c404 <vendord_open+0x1f8>
 800c3e6:	69bb      	ldr	r3, [r7, #24]
 800c3e8:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	781b      	ldrb	r3, [r3, #0]
 800c3f2:	461a      	mov	r2, r3
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800c3f8:	697a      	ldr	r2, [r7, #20]
 800c3fa:	429a      	cmp	r2, r3
 800c3fc:	bf2c      	ite	cs
 800c3fe:	2301      	movcs	r3, #1
 800c400:	2300      	movcc	r3, #0
 800c402:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800c404:	2b00      	cmp	r3, #0
 800c406:	f47f af43 	bne.w	800c290 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800c40a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	1ad3      	subs	r3, r2, r3
 800c410:	b29b      	uxth	r3, r3
}
 800c412:	4618      	mov	r0, r3
 800c414:	3778      	adds	r7, #120	@ 0x78
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
 800c41a:	bf00      	nop
 800c41c:	e000edf0 	.word	0xe000edf0
 800c420:	20011b5c 	.word	0x20011b5c

0800c424 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800c424:	b580      	push	{r7, lr}
 800c426:	b08a      	sub	sp, #40	@ 0x28
 800c428:	af00      	add	r7, sp, #0
 800c42a:	603b      	str	r3, [r7, #0]
 800c42c:	4603      	mov	r3, r0
 800c42e:	71fb      	strb	r3, [r7, #7]
 800c430:	460b      	mov	r3, r1
 800c432:	71bb      	strb	r3, [r7, #6]
 800c434:	4613      	mov	r3, r2
 800c436:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 800c438:	79bb      	ldrb	r3, [r7, #6]
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7ff feae 	bl	800c19c <find_vendor_itf>
 800c440:	4603      	mov	r3, r0
 800c442:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800c446:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d001      	beq.n	800c452 <vendord_xfer_cb+0x2e>
 800c44e:	2300      	movs	r3, #0
 800c450:	e060      	b.n	800c514 <vendord_xfer_cb+0xf0>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800c452:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c456:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800c45a:	fb02 f303 	mul.w	r3, r2, r3
 800c45e:	4a2f      	ldr	r2, [pc, #188]	@ (800c51c <vendord_xfer_cb+0xf8>)
 800c460:	4413      	add	r3, r2
 800c462:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800c464:	6a3b      	ldr	r3, [r7, #32]
 800c466:	7e5b      	ldrb	r3, [r3, #25]
 800c468:	79ba      	ldrb	r2, [r7, #6]
 800c46a:	429a      	cmp	r2, r3
 800c46c:	d132      	bne.n	800c4d4 <vendord_xfer_cb+0xb0>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800c46e:	6a3b      	ldr	r3, [r7, #32]
 800c470:	3318      	adds	r3, #24
 800c472:	61fb      	str	r3, [r7, #28]
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	3308      	adds	r3, #8
 800c47c:	617b      	str	r3, [r7, #20]
  return f->depth;
 800c47e:	697b      	ldr	r3, [r7, #20]
 800c480:	889b      	ldrh	r3, [r3, #4]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d014      	beq.n	800c4b0 <vendord_xfer_cb+0x8c>
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d010      	beq.n	800c4b0 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800c48e:	69fb      	ldr	r3, [r7, #28]
 800c490:	f103 0208 	add.w	r2, r3, #8
 800c494:	69fb      	ldr	r3, [r7, #28]
 800c496:	685b      	ldr	r3, [r3, #4]
 800c498:	69b9      	ldr	r1, [r7, #24]
 800c49a:	b289      	uxth	r1, r1
 800c49c:	613a      	str	r2, [r7, #16]
 800c49e:	60fb      	str	r3, [r7, #12]
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800c4a4:	897a      	ldrh	r2, [r7, #10]
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	68f9      	ldr	r1, [r7, #12]
 800c4aa:	6938      	ldr	r0, [r7, #16]
 800c4ac:	f000 fbb8 	bl	800cc20 <tu_fifo_write_n_access_mode>
}
 800c4b0:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
 800c4b2:	6a3b      	ldr	r3, [r7, #32]
 800c4b4:	69d9      	ldr	r1, [r3, #28]
 800c4b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4ba:	683a      	ldr	r2, [r7, #0]
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f7f6 f915 	bl	80026ec <tud_vendor_rx_cb>
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800c4c2:	6a3b      	ldr	r3, [r7, #32]
 800c4c4:	f103 0218 	add.w	r2, r3, #24
 800c4c8:	79fb      	ldrb	r3, [r7, #7]
 800c4ca:	4611      	mov	r1, r2
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f005 fd31 	bl	8011f34 <tu_edpt_stream_read_xfer>
 800c4d2:	e01e      	b.n	800c512 <vendord_xfer_cb+0xee>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800c4d4:	6a3b      	ldr	r3, [r7, #32]
 800c4d6:	795b      	ldrb	r3, [r3, #5]
 800c4d8:	79ba      	ldrb	r2, [r7, #6]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d119      	bne.n	800c512 <vendord_xfer_cb+0xee>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 800c4de:	683b      	ldr	r3, [r7, #0]
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	461a      	mov	r2, r3
 800c4e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c4e8:	4611      	mov	r1, r2
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f7ff fd2c 	bl	800bf48 <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800c4f0:	6a3b      	ldr	r3, [r7, #32]
 800c4f2:	1d1a      	adds	r2, r3, #4
 800c4f4:	79fb      	ldrb	r3, [r7, #7]
 800c4f6:	4611      	mov	r1, r2
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	f005 faf3 	bl	8011ae4 <tu_edpt_stream_write_xfer>
 800c4fe:	4603      	mov	r3, r0
 800c500:	2b00      	cmp	r3, #0
 800c502:	d106      	bne.n	800c512 <vendord_xfer_cb+0xee>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800c504:	6a3b      	ldr	r3, [r7, #32]
 800c506:	1d19      	adds	r1, r3, #4
 800c508:	79fb      	ldrb	r3, [r7, #7]
 800c50a:	683a      	ldr	r2, [r7, #0]
 800c50c:	4618      	mov	r0, r3
 800c50e:	f005 fa4f 	bl	80119b0 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800c512:	2301      	movs	r3, #1
}
 800c514:	4618      	mov	r0, r3
 800c516:	3728      	adds	r7, #40	@ 0x28
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	20011b5c 	.word	0x20011b5c

0800c520 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800c520:	b480      	push	{r7}
 800c522:	b085      	sub	sp, #20
 800c524:	af00      	add	r7, sp, #0
 800c526:	60f8      	str	r0, [r7, #12]
 800c528:	60b9      	str	r1, [r7, #8]
 800c52a:	4611      	mov	r1, r2
 800c52c:	461a      	mov	r2, r3
 800c52e:	460b      	mov	r3, r1
 800c530:	80fb      	strh	r3, [r7, #6]
 800c532:	4613      	mov	r3, r2
 800c534:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800c536:	88fb      	ldrh	r3, [r7, #6]
 800c538:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c53c:	d901      	bls.n	800c542 <tu_fifo_config+0x22>
    return false;
 800c53e:	2300      	movs	r3, #0
 800c540:	e01b      	b.n	800c57a <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	68ba      	ldr	r2, [r7, #8]
 800c546:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	88fa      	ldrh	r2, [r7, #6]
 800c54c:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800c54e:	88bb      	ldrh	r3, [r7, #4]
 800c550:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c554:	b299      	uxth	r1, r3
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	88d3      	ldrh	r3, [r2, #6]
 800c55a:	f361 030e 	bfi	r3, r1, #0, #15
 800c55e:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800c560:	68fa      	ldr	r2, [r7, #12]
 800c562:	79d3      	ldrb	r3, [r2, #7]
 800c564:	7e39      	ldrb	r1, [r7, #24]
 800c566:	f361 13c7 	bfi	r3, r1, #7, #1
 800c56a:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2200      	movs	r2, #0
 800c570:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	2200      	movs	r2, #0
 800c576:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800c578:	2301      	movs	r3, #1
}
 800c57a:	4618      	mov	r0, r3
 800c57c:	3714      	adds	r7, #20
 800c57e:	46bd      	mov	sp, r7
 800c580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c584:	4770      	bx	lr

0800c586 <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800c586:	b480      	push	{r7}
 800c588:	b083      	sub	sp, #12
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	2200      	movs	r2, #0
 800c592:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2200      	movs	r2, #0
 800c598:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800c59a:	2301      	movs	r3, #1
}
 800c59c:	4618      	mov	r0, r3
 800c59e:	370c      	adds	r7, #12
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a6:	4770      	bx	lr

0800c5a8 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	79db      	ldrb	r3, [r3, #7]
 800c5b8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800c5bc:	b2db      	uxtb	r3, r3
 800c5be:	78fa      	ldrb	r2, [r7, #3]
 800c5c0:	429a      	cmp	r2, r3
 800c5c2:	d101      	bne.n	800c5c8 <tu_fifo_set_overwritable+0x20>
    return true;
 800c5c4:	2301      	movs	r3, #1
 800c5c6:	e006      	b.n	800c5d6 <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800c5c8:	687a      	ldr	r2, [r7, #4]
 800c5ca:	79d3      	ldrb	r3, [r2, #7]
 800c5cc:	78f9      	ldrb	r1, [r7, #3]
 800c5ce:	f361 13c7 	bfi	r3, r1, #7, #1
 800c5d2:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800c5d4:	2301      	movs	r3, #1
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	370c      	adds	r7, #12
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr

0800c5e2 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800c5e2:	b580      	push	{r7, lr}
 800c5e4:	b08a      	sub	sp, #40	@ 0x28
 800c5e6:	af00      	add	r7, sp, #0
 800c5e8:	60f8      	str	r0, [r7, #12]
 800c5ea:	60b9      	str	r1, [r7, #8]
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800c5f0:	88fb      	ldrh	r3, [r7, #6]
 800c5f2:	089b      	lsrs	r3, r3, #2
 800c5f4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800c5f6:	e00d      	b.n	800c614 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800c5f8:	68bb      	ldr	r3, [r7, #8]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	623b      	str	r3, [r7, #32]
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	61fb      	str	r3, [r7, #28]
 800c602:	6a3b      	ldr	r3, [r7, #32]
 800c604:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800c606:	69fb      	ldr	r3, [r7, #28]
 800c608:	69ba      	ldr	r2, [r7, #24]
 800c60a:	601a      	str	r2, [r3, #0]
}
 800c60c:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	3304      	adds	r3, #4
 800c612:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800c614:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c616:	1e5a      	subs	r2, r3, #1
 800c618:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1ec      	bne.n	800c5f8 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800c61e:	88fb      	ldrh	r3, [r7, #6]
 800c620:	b2db      	uxtb	r3, r3
 800c622:	f003 0303 	and.w	r3, r3, #3
 800c626:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800c62a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00a      	beq.n	800c648 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800c638:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800c63c:	f107 0314 	add.w	r3, r7, #20
 800c640:	4619      	mov	r1, r3
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f006 f8d5 	bl	80127f2 <memcpy>
  }
}
 800c648:	bf00      	nop
 800c64a:	3728      	adds	r7, #40	@ 0x28
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}

0800c650 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800c650:	b580      	push	{r7, lr}
 800c652:	b088      	sub	sp, #32
 800c654:	af00      	add	r7, sp, #0
 800c656:	60f8      	str	r0, [r7, #12]
 800c658:	60b9      	str	r1, [r7, #8]
 800c65a:	4613      	mov	r3, r2
 800c65c:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800c65e:	88fb      	ldrh	r3, [r7, #6]
 800c660:	089b      	lsrs	r3, r3, #2
 800c662:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800c664:	e008      	b.n	800c678 <ff_pull_fixed_addr_rw32+0x28>
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	3304      	adds	r3, #4
 800c676:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800c678:	8bfb      	ldrh	r3, [r7, #30]
 800c67a:	1e5a      	subs	r2, r3, #1
 800c67c:	83fa      	strh	r2, [r7, #30]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d1f1      	bne.n	800c666 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800c682:	88fb      	ldrh	r3, [r7, #6]
 800c684:	b2db      	uxtb	r3, r3
 800c686:	f003 0303 	and.w	r3, r3, #3
 800c68a:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800c68c:	7f7b      	ldrb	r3, [r7, #29]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d00b      	beq.n	800c6aa <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800c692:	2300      	movs	r3, #0
 800c694:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800c696:	7f7a      	ldrb	r2, [r7, #29]
 800c698:	f107 0314 	add.w	r3, r7, #20
 800c69c:	68b9      	ldr	r1, [r7, #8]
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f006 f8a7 	bl	80127f2 <memcpy>
    *reg_tx = tmp32;
 800c6a4:	697a      	ldr	r2, [r7, #20]
 800c6a6:	68fb      	ldr	r3, [r7, #12]
 800c6a8:	601a      	str	r2, [r3, #0]
  }
}
 800c6aa:	bf00      	nop
 800c6ac:	3720      	adds	r7, #32
 800c6ae:	46bd      	mov	sp, r7
 800c6b0:	bd80      	pop	{r7, pc}

0800c6b2 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800c6b2:	b580      	push	{r7, lr}
 800c6b4:	b092      	sub	sp, #72	@ 0x48
 800c6b6:	af00      	add	r7, sp, #0
 800c6b8:	60f8      	str	r0, [r7, #12]
 800c6ba:	60b9      	str	r1, [r7, #8]
 800c6bc:	4611      	mov	r1, r2
 800c6be:	461a      	mov	r2, r3
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	80fb      	strh	r3, [r7, #6]
 800c6c4:	4613      	mov	r3, r2
 800c6c6:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	889a      	ldrh	r2, [r3, #4]
 800c6cc:	88bb      	ldrh	r3, [r7, #4]
 800c6ce:	1ad3      	subs	r3, r2, r3
 800c6d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800c6d2:	88fa      	ldrh	r2, [r7, #6]
 800c6d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c6d6:	1ad3      	subs	r3, r2, r3
 800c6d8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	88db      	ldrh	r3, [r3, #6]
 800c6de:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c6e2:	b29b      	uxth	r3, r3
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c6e8:	fb13 f302 	smulbb	r3, r3, r2
 800c6ec:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	88db      	ldrh	r3, [r3, #6]
 800c6f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c6f6:	b29b      	uxth	r3, r3
 800c6f8:	461a      	mov	r2, r3
 800c6fa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c6fc:	fb13 f302 	smulbb	r3, r3, r2
 800c700:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800c704:	68fb      	ldr	r3, [r7, #12]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	88ba      	ldrh	r2, [r7, #4]
 800c70a:	68f9      	ldr	r1, [r7, #12]
 800c70c:	88c9      	ldrh	r1, [r1, #6]
 800c70e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c712:	b289      	uxth	r1, r1
 800c714:	fb01 f202 	mul.w	r2, r1, r2
 800c718:	4413      	add	r3, r2
 800c71a:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800c71c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800c720:	2b00      	cmp	r3, #0
 800c722:	d002      	beq.n	800c72a <ff_push_n+0x78>
 800c724:	2b01      	cmp	r3, #1
 800c726:	d023      	beq.n	800c770 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800c728:	e0ba      	b.n	800c8a0 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800c72a:	88fa      	ldrh	r2, [r7, #6]
 800c72c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c72e:	429a      	cmp	r2, r3
 800c730:	d80d      	bhi.n	800c74e <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800c732:	88fb      	ldrh	r3, [r7, #6]
 800c734:	68fa      	ldr	r2, [r7, #12]
 800c736:	88d2      	ldrh	r2, [r2, #6]
 800c738:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c73c:	b292      	uxth	r2, r2
 800c73e:	fb02 f303 	mul.w	r3, r2, r3
 800c742:	461a      	mov	r2, r3
 800c744:	68b9      	ldr	r1, [r7, #8]
 800c746:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c748:	f006 f853 	bl	80127f2 <memcpy>
      break;
 800c74c:	e0a8      	b.n	800c8a0 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800c74e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c750:	461a      	mov	r2, r3
 800c752:	68b9      	ldr	r1, [r7, #8]
 800c754:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c756:	f006 f84c 	bl	80127f2 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	6818      	ldr	r0, [r3, #0]
 800c75e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c760:	68ba      	ldr	r2, [r7, #8]
 800c762:	4413      	add	r3, r2
 800c764:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c768:	4619      	mov	r1, r3
 800c76a:	f006 f842 	bl	80127f2 <memcpy>
      break;
 800c76e:	e097      	b.n	800c8a0 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800c774:	88fa      	ldrh	r2, [r7, #6]
 800c776:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c778:	429a      	cmp	r2, r3
 800c77a:	d80f      	bhi.n	800c79c <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	88db      	ldrh	r3, [r3, #6]
 800c780:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c784:	b29b      	uxth	r3, r3
 800c786:	461a      	mov	r2, r3
 800c788:	88fb      	ldrh	r3, [r7, #6]
 800c78a:	fb13 f302 	smulbb	r3, r3, r2
 800c78e:	b29b      	uxth	r3, r3
 800c790:	461a      	mov	r2, r3
 800c792:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c794:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c796:	f7ff ff24 	bl	800c5e2 <ff_push_fixed_addr_rw32>
      break;
 800c79a:	e080      	b.n	800c89e <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800c79c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c79e:	f023 0303 	bic.w	r3, r3, #3
 800c7a2:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800c7a4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c7aa:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c7ac:	f7ff ff19 	bl	800c5e2 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800c7b0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c7b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c7b4:	4413      	add	r3, r2
 800c7b6:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800c7b8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c7ba:	b2db      	uxtb	r3, r3
 800c7bc:	f003 0303 	and.w	r3, r3, #3
 800c7c0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800c7c4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d05a      	beq.n	800c882 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800c7cc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c7d0:	b29b      	uxth	r3, r3
 800c7d2:	f1c3 0304 	rsb	r3, r3, #4
 800c7d6:	b29a      	uxth	r2, r3
 800c7d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c7dc:	82fb      	strh	r3, [r7, #22]
 800c7de:	4613      	mov	r3, r2
 800c7e0:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c7e2:	8afa      	ldrh	r2, [r7, #22]
 800c7e4:	8abb      	ldrh	r3, [r7, #20]
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	bf28      	it	cs
 800c7ea:	4613      	movcs	r3, r2
 800c7ec:	b29b      	uxth	r3, r3
 800c7ee:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800c7f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c7fe:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c800:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c802:	627a      	str	r2, [r7, #36]	@ 0x24
 800c804:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800c808:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800c80c:	61fb      	str	r3, [r7, #28]
 800c80e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c812:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800c814:	2300      	movs	r3, #0
 800c816:	76bb      	strb	r3, [r7, #26]
 800c818:	e00b      	b.n	800c832 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800c81a:	7ebb      	ldrb	r3, [r7, #26]
 800c81c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c81e:	4413      	add	r3, r2
 800c820:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c822:	b2d2      	uxtb	r2, r2
 800c824:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800c826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c828:	0a1b      	lsrs	r3, r3, #8
 800c82a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800c82c:	7ebb      	ldrb	r3, [r7, #26]
 800c82e:	3301      	adds	r3, #1
 800c830:	76bb      	strb	r3, [r7, #26]
 800c832:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c836:	7ebb      	ldrb	r3, [r7, #26]
 800c838:	429a      	cmp	r2, r3
 800c83a:	d8ee      	bhi.n	800c81a <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800c83c:	2300      	movs	r3, #0
 800c83e:	767b      	strb	r3, [r7, #25]
 800c840:	e00b      	b.n	800c85a <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800c842:	7e7b      	ldrb	r3, [r7, #25]
 800c844:	69fa      	ldr	r2, [r7, #28]
 800c846:	4413      	add	r3, r2
 800c848:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c84a:	b2d2      	uxtb	r2, r2
 800c84c:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800c84e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c850:	0a1b      	lsrs	r3, r3, #8
 800c852:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800c854:	7e7b      	ldrb	r3, [r7, #25]
 800c856:	3301      	adds	r3, #1
 800c858:	767b      	strb	r3, [r7, #25]
 800c85a:	7efa      	ldrb	r2, [r7, #27]
 800c85c:	7e7b      	ldrb	r3, [r7, #25]
 800c85e:	429a      	cmp	r2, r3
 800c860:	d8ef      	bhi.n	800c842 <ff_push_n+0x190>
}
 800c862:	bf00      	nop
          wrap_bytes -= remrem;
 800c864:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c868:	b29b      	uxth	r3, r3
 800c86a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c86e:	1ad3      	subs	r3, r2, r3
 800c870:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c87c:	4413      	add	r3, r2
 800c87e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c880:	e002      	b.n	800c888 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800c888:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d006      	beq.n	800c89e <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800c890:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c894:	461a      	mov	r2, r3
 800c896:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800c898:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800c89a:	f7ff fea2 	bl	800c5e2 <ff_push_fixed_addr_rw32>
      break;
 800c89e:	bf00      	nop
  }
}
 800c8a0:	bf00      	nop
 800c8a2:	3748      	adds	r7, #72	@ 0x48
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b092      	sub	sp, #72	@ 0x48
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	60b9      	str	r1, [r7, #8]
 800c8b2:	4611      	mov	r1, r2
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	460b      	mov	r3, r1
 800c8b8:	80fb      	strh	r3, [r7, #6]
 800c8ba:	4613      	mov	r3, r2
 800c8bc:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	889a      	ldrh	r2, [r3, #4]
 800c8c2:	88bb      	ldrh	r3, [r7, #4]
 800c8c4:	1ad3      	subs	r3, r2, r3
 800c8c6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800c8c8:	88fa      	ldrh	r2, [r7, #6]
 800c8ca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8cc:	1ad3      	subs	r3, r2, r3
 800c8ce:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	88db      	ldrh	r3, [r3, #6]
 800c8d4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c8d8:	b29b      	uxth	r3, r3
 800c8da:	461a      	mov	r2, r3
 800c8dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c8de:	fb13 f302 	smulbb	r3, r3, r2
 800c8e2:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	88db      	ldrh	r3, [r3, #6]
 800c8e8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c8ec:	b29b      	uxth	r3, r3
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c8f2:	fb13 f302 	smulbb	r3, r3, r2
 800c8f6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	88ba      	ldrh	r2, [r7, #4]
 800c900:	68f9      	ldr	r1, [r7, #12]
 800c902:	88c9      	ldrh	r1, [r1, #6]
 800c904:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c908:	b289      	uxth	r1, r1
 800c90a:	fb01 f202 	mul.w	r2, r1, r2
 800c90e:	4413      	add	r3, r2
 800c910:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800c912:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800c916:	2b00      	cmp	r3, #0
 800c918:	d002      	beq.n	800c920 <ff_pull_n+0x78>
 800c91a:	2b01      	cmp	r3, #1
 800c91c:	d023      	beq.n	800c966 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800c91e:	e0c7      	b.n	800cab0 <ff_pull_n+0x208>
      if (n <= lin_count) {
 800c920:	88fa      	ldrh	r2, [r7, #6]
 800c922:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c924:	429a      	cmp	r2, r3
 800c926:	d80d      	bhi.n	800c944 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800c928:	88fb      	ldrh	r3, [r7, #6]
 800c92a:	68fa      	ldr	r2, [r7, #12]
 800c92c:	88d2      	ldrh	r2, [r2, #6]
 800c92e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c932:	b292      	uxth	r2, r2
 800c934:	fb02 f303 	mul.w	r3, r2, r3
 800c938:	461a      	mov	r2, r3
 800c93a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c93c:	68b8      	ldr	r0, [r7, #8]
 800c93e:	f005 ff58 	bl	80127f2 <memcpy>
      break;
 800c942:	e0b5      	b.n	800cab0 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800c944:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c946:	461a      	mov	r2, r3
 800c948:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c94a:	68b8      	ldr	r0, [r7, #8]
 800c94c:	f005 ff51 	bl	80127f2 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800c950:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c952:	68ba      	ldr	r2, [r7, #8]
 800c954:	18d0      	adds	r0, r2, r3
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800c95e:	4619      	mov	r1, r3
 800c960:	f005 ff47 	bl	80127f2 <memcpy>
      break;
 800c964:	e0a4      	b.n	800cab0 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800c96a:	88fa      	ldrh	r2, [r7, #6]
 800c96c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c96e:	429a      	cmp	r2, r3
 800c970:	d80f      	bhi.n	800c992 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	88db      	ldrh	r3, [r3, #6]
 800c976:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	461a      	mov	r2, r3
 800c97e:	88fb      	ldrh	r3, [r7, #6]
 800c980:	fb13 f302 	smulbb	r3, r3, r2
 800c984:	b29b      	uxth	r3, r3
 800c986:	461a      	mov	r2, r3
 800c988:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c98a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c98c:	f7ff fe60 	bl	800c650 <ff_pull_fixed_addr_rw32>
      break;
 800c990:	e08d      	b.n	800caae <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800c992:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c994:	f023 0303 	bic.w	r3, r3, #3
 800c998:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800c99a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c99c:	461a      	mov	r2, r3
 800c99e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c9a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c9a2:	f7ff fe55 	bl	800c650 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800c9a6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c9a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9aa:	4413      	add	r3, r2
 800c9ac:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800c9ae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c9b0:	b2db      	uxtb	r3, r3
 800c9b2:	f003 0303 	and.w	r3, r3, #3
 800c9b6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800c9ba:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d067      	beq.n	800ca92 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800c9c2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800c9c6:	b29b      	uxth	r3, r3
 800c9c8:	f1c3 0304 	rsb	r3, r3, #4
 800c9cc:	b29a      	uxth	r2, r3
 800c9ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c9d2:	827b      	strh	r3, [r7, #18]
 800c9d4:	4613      	mov	r3, r2
 800c9d6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c9d8:	8a7a      	ldrh	r2, [r7, #18]
 800c9da:	8a3b      	ldrh	r3, [r7, #16]
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	bf28      	it	cs
 800c9e0:	4613      	movcs	r3, r2
 800c9e2:	b29b      	uxth	r3, r3
 800c9e4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c9f0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800c9f4:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800c9f8:	623b      	str	r3, [r7, #32]
 800c9fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c9fe:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800ca00:	2300      	movs	r3, #0
 800ca02:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800ca04:	2300      	movs	r3, #0
 800ca06:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800ca08:	2300      	movs	r3, #0
 800ca0a:	75bb      	strb	r3, [r7, #22]
 800ca0c:	e010      	b.n	800ca30 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800ca0e:	7dbb      	ldrb	r3, [r7, #22]
 800ca10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca12:	4413      	add	r3, r2
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	461a      	mov	r2, r3
 800ca18:	7dfb      	ldrb	r3, [r7, #23]
 800ca1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ca1e:	69ba      	ldr	r2, [r7, #24]
 800ca20:	4313      	orrs	r3, r2
 800ca22:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800ca24:	7dfb      	ldrb	r3, [r7, #23]
 800ca26:	3308      	adds	r3, #8
 800ca28:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800ca2a:	7dbb      	ldrb	r3, [r7, #22]
 800ca2c:	3301      	adds	r3, #1
 800ca2e:	75bb      	strb	r3, [r7, #22]
 800ca30:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ca34:	7dbb      	ldrb	r3, [r7, #22]
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d8e9      	bhi.n	800ca0e <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	757b      	strb	r3, [r7, #21]
 800ca3e:	e010      	b.n	800ca62 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800ca40:	7d7b      	ldrb	r3, [r7, #21]
 800ca42:	6a3a      	ldr	r2, [r7, #32]
 800ca44:	4413      	add	r3, r2
 800ca46:	781b      	ldrb	r3, [r3, #0]
 800ca48:	461a      	mov	r2, r3
 800ca4a:	7dfb      	ldrb	r3, [r7, #23]
 800ca4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca50:	69ba      	ldr	r2, [r7, #24]
 800ca52:	4313      	orrs	r3, r2
 800ca54:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800ca56:	7dfb      	ldrb	r3, [r7, #23]
 800ca58:	3308      	adds	r3, #8
 800ca5a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800ca5c:	7d7b      	ldrb	r3, [r7, #21]
 800ca5e:	3301      	adds	r3, #1
 800ca60:	757b      	strb	r3, [r7, #21]
 800ca62:	7ffa      	ldrb	r2, [r7, #31]
 800ca64:	7d7b      	ldrb	r3, [r7, #21]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d8ea      	bhi.n	800ca40 <ff_pull_n+0x198>
  return result;
 800ca6a:	69bb      	ldr	r3, [r7, #24]
 800ca6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800ca6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca72:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800ca74:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca78:	b29b      	uxth	r3, r3
 800ca7a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800ca7e:	1ad3      	subs	r3, r2, r3
 800ca80:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	681a      	ldr	r2, [r3, #0]
 800ca88:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800ca8c:	4413      	add	r3, r2
 800ca8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800ca90:	e002      	b.n	800ca98 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800ca98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d006      	beq.n	800caae <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800caa0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800caa4:	461a      	mov	r2, r3
 800caa6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800caa8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800caaa:	f7ff fdd1 	bl	800c650 <ff_pull_fixed_addr_rw32>
      break;
 800caae:	bf00      	nop
  }
}
 800cab0:	bf00      	nop
 800cab2:	3748      	adds	r7, #72	@ 0x48
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800cab8:	b580      	push	{r7, lr}
 800caba:	b08c      	sub	sp, #48	@ 0x30
 800cabc:	af02      	add	r7, sp, #8
 800cabe:	60f8      	str	r0, [r7, #12]
 800cac0:	60b9      	str	r1, [r7, #8]
 800cac2:	4611      	mov	r1, r2
 800cac4:	461a      	mov	r2, r3
 800cac6:	460b      	mov	r3, r1
 800cac8:	80fb      	strh	r3, [r7, #6]
 800caca:	4613      	mov	r3, r2
 800cacc:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	889b      	ldrh	r3, [r3, #4]
 800cad2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800cad4:	88bb      	ldrh	r3, [r7, #4]
 800cad6:	843b      	strh	r3, [r7, #32]
 800cad8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cada:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800cadc:	8c3a      	ldrh	r2, [r7, #32]
 800cade:	8bfb      	ldrh	r3, [r7, #30]
 800cae0:	429a      	cmp	r2, r3
 800cae2:	d304      	bcc.n	800caee <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800cae4:	8c3a      	ldrh	r2, [r7, #32]
 800cae6:	8bfb      	ldrh	r3, [r7, #30]
 800cae8:	1ad3      	subs	r3, r2, r3
 800caea:	b29b      	uxth	r3, r3
 800caec:	e008      	b.n	800cb00 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800caee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800caf0:	005b      	lsls	r3, r3, #1
 800caf2:	b29a      	uxth	r2, r3
 800caf4:	8c39      	ldrh	r1, [r7, #32]
 800caf6:	8bfb      	ldrh	r3, [r7, #30]
 800caf8:	1acb      	subs	r3, r1, r3
 800cafa:	b29b      	uxth	r3, r3
 800cafc:	4413      	add	r3, r2
 800cafe:	b29b      	uxth	r3, r3
 800cb00:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800cb02:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d101      	bne.n	800cb0c <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800cb08:	2300      	movs	r3, #0
 800cb0a:	e041      	b.n	800cb90 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	889b      	ldrh	r3, [r3, #4]
 800cb10:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d91b      	bls.n	800cb4e <tu_fifo_peek_n_access_mode+0x96>
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	61bb      	str	r3, [r7, #24]
 800cb1a:	88bb      	ldrh	r3, [r7, #4]
 800cb1c:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800cb1e:	69bb      	ldr	r3, [r7, #24]
 800cb20:	889b      	ldrh	r3, [r3, #4]
 800cb22:	8afa      	ldrh	r2, [r7, #22]
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d305      	bcc.n	800cb34 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	889b      	ldrh	r3, [r3, #4]
 800cb2c:	8afa      	ldrh	r2, [r7, #22]
 800cb2e:	1ad3      	subs	r3, r2, r3
 800cb30:	82bb      	strh	r3, [r7, #20]
 800cb32:	e004      	b.n	800cb3e <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800cb34:	69bb      	ldr	r3, [r7, #24]
 800cb36:	889a      	ldrh	r2, [r3, #4]
 800cb38:	8afb      	ldrh	r3, [r7, #22]
 800cb3a:	4413      	add	r3, r2
 800cb3c:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800cb3e:	69bb      	ldr	r3, [r7, #24]
 800cb40:	8aba      	ldrh	r2, [r7, #20]
 800cb42:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800cb44:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800cb46:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	889b      	ldrh	r3, [r3, #4]
 800cb4c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800cb4e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800cb50:	88fb      	ldrh	r3, [r7, #6]
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d201      	bcs.n	800cb5a <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800cb56:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cb58:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	889b      	ldrh	r3, [r3, #4]
 800cb5e:	827b      	strh	r3, [r7, #18]
 800cb60:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cb62:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cb64:	e003      	b.n	800cb6e <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800cb66:	8a3a      	ldrh	r2, [r7, #16]
 800cb68:	8a7b      	ldrh	r3, [r7, #18]
 800cb6a:	1ad3      	subs	r3, r2, r3
 800cb6c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cb6e:	8a7a      	ldrh	r2, [r7, #18]
 800cb70:	8a3b      	ldrh	r3, [r7, #16]
 800cb72:	429a      	cmp	r2, r3
 800cb74:	d9f7      	bls.n	800cb66 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800cb76:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800cb78:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800cb7a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800cb7c:	88fa      	ldrh	r2, [r7, #6]
 800cb7e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800cb82:	9300      	str	r3, [sp, #0]
 800cb84:	460b      	mov	r3, r1
 800cb86:	68b9      	ldr	r1, [r7, #8]
 800cb88:	68f8      	ldr	r0, [r7, #12]
 800cb8a:	f7ff fe8d 	bl	800c8a8 <ff_pull_n>

  return n;
 800cb8e:	88fb      	ldrh	r3, [r7, #6]
}
 800cb90:	4618      	mov	r0, r3
 800cb92:	3728      	adds	r7, #40	@ 0x28
 800cb94:	46bd      	mov	sp, r7
 800cb96:	bd80      	pop	{r7, pc}

0800cb98 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b08a      	sub	sp, #40	@ 0x28
 800cb9c:	af02      	add	r7, sp, #8
 800cb9e:	60f8      	str	r0, [r7, #12]
 800cba0:	60b9      	str	r1, [r7, #8]
 800cba2:	4611      	mov	r1, r2
 800cba4:	461a      	mov	r2, r3
 800cba6:	460b      	mov	r3, r1
 800cba8:	80fb      	strh	r3, [r7, #6]
 800cbaa:	4613      	mov	r3, r2
 800cbac:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	891b      	ldrh	r3, [r3, #8]
 800cbb2:	b298      	uxth	r0, r3
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	895b      	ldrh	r3, [r3, #10]
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	88f9      	ldrh	r1, [r7, #6]
 800cbbc:	797a      	ldrb	r2, [r7, #5]
 800cbbe:	9201      	str	r2, [sp, #4]
 800cbc0:	9300      	str	r3, [sp, #0]
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	460a      	mov	r2, r1
 800cbc6:	68b9      	ldr	r1, [r7, #8]
 800cbc8:	68f8      	ldr	r0, [r7, #12]
 800cbca:	f7ff ff75 	bl	800cab8 <tu_fifo_peek_n_access_mode>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	889a      	ldrh	r2, [r3, #4]
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	895b      	ldrh	r3, [r3, #10]
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	83fa      	strh	r2, [r7, #30]
 800cbde:	83bb      	strh	r3, [r7, #28]
 800cbe0:	88fb      	ldrh	r3, [r7, #6]
 800cbe2:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cbe4:	8bba      	ldrh	r2, [r7, #28]
 800cbe6:	8b7b      	ldrh	r3, [r7, #26]
 800cbe8:	4413      	add	r3, r2
 800cbea:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cbec:	8bba      	ldrh	r2, [r7, #28]
 800cbee:	8b3b      	ldrh	r3, [r7, #24]
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d804      	bhi.n	800cbfe <tu_fifo_read_n_access_mode+0x66>
 800cbf4:	8b3a      	ldrh	r2, [r7, #24]
 800cbf6:	8bfb      	ldrh	r3, [r7, #30]
 800cbf8:	005b      	lsls	r3, r3, #1
 800cbfa:	429a      	cmp	r2, r3
 800cbfc:	db08      	blt.n	800cc10 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cbfe:	8bfb      	ldrh	r3, [r7, #30]
 800cc00:	005b      	lsls	r3, r3, #1
 800cc02:	b29b      	uxth	r3, r3
 800cc04:	425b      	negs	r3, r3
 800cc06:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cc08:	8b3a      	ldrh	r2, [r7, #24]
 800cc0a:	8afb      	ldrh	r3, [r7, #22]
 800cc0c:	4413      	add	r3, r2
 800cc0e:	833b      	strh	r3, [r7, #24]
  return new_idx;
 800cc10:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800cc16:	88fb      	ldrh	r3, [r7, #6]
}
 800cc18:	4618      	mov	r0, r3
 800cc1a:	3720      	adds	r7, #32
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	bd80      	pop	{r7, pc}

0800cc20 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800cc20:	b580      	push	{r7, lr}
 800cc22:	b096      	sub	sp, #88	@ 0x58
 800cc24:	af02      	add	r7, sp, #8
 800cc26:	60f8      	str	r0, [r7, #12]
 800cc28:	60b9      	str	r1, [r7, #8]
 800cc2a:	4611      	mov	r1, r2
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	460b      	mov	r3, r1
 800cc30:	80fb      	strh	r3, [r7, #6]
 800cc32:	4613      	mov	r3, r2
 800cc34:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800cc36:	88fb      	ldrh	r3, [r7, #6]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d101      	bne.n	800cc40 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	e0fb      	b.n	800ce38 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	891b      	ldrh	r3, [r3, #8]
 800cc44:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 800cc48:	68fb      	ldr	r3, [r7, #12]
 800cc4a:	895b      	ldrh	r3, [r3, #10]
 800cc4c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	79db      	ldrb	r3, [r3, #7]
 800cc58:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800cc5c:	b2db      	uxtb	r3, r3
 800cc5e:	f083 0301 	eor.w	r3, r3, #1
 800cc62:	b2db      	uxtb	r3, r3
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d03a      	beq.n	800ccde <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	889b      	ldrh	r3, [r3, #4]
 800cc6c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800cc6e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cc72:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc74:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cc78:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cc7a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cc7c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800cc7e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc80:	867b      	strh	r3, [r7, #50]	@ 0x32
 800cc82:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cc84:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800cc86:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800cc88:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	d304      	bcc.n	800cc98 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 800cc8e:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800cc90:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cc92:	1ad3      	subs	r3, r2, r3
 800cc94:	b29b      	uxth	r3, r3
 800cc96:	e008      	b.n	800ccaa <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cc98:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800cc9a:	005b      	lsls	r3, r3, #1
 800cc9c:	b29a      	uxth	r2, r3
 800cc9e:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800cca0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cca2:	1acb      	subs	r3, r1, r3
 800cca4:	b29b      	uxth	r3, r3
 800cca6:	4413      	add	r3, r2
 800cca8:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800ccaa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800ccac:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ccae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ccb0:	429a      	cmp	r2, r3
 800ccb2:	d904      	bls.n	800ccbe <tu_fifo_write_n_access_mode+0x9e>
 800ccb4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ccb6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ccb8:	1ad3      	subs	r3, r2, r3
 800ccba:	b29b      	uxth	r3, r3
 800ccbc:	e000      	b.n	800ccc0 <tu_fifo_write_n_access_mode+0xa0>
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800ccc4:	88fb      	ldrh	r3, [r7, #6]
 800ccc6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ccc8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800cccc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800ccce:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800ccd0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	bf28      	it	cs
 800ccd6:	4613      	movcs	r3, r2
 800ccd8:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800ccda:	80fb      	strh	r3, [r7, #6]
 800ccdc:	e06b      	b.n	800cdb6 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	889b      	ldrh	r3, [r3, #4]
 800cce2:	88fa      	ldrh	r2, [r7, #6]
 800cce4:	429a      	cmp	r2, r3
 800cce6:	d319      	bcc.n	800cd1c <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800cce8:	797b      	ldrb	r3, [r7, #5]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d10e      	bne.n	800cd0c <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800ccee:	88fb      	ldrh	r3, [r7, #6]
 800ccf0:	68fa      	ldr	r2, [r7, #12]
 800ccf2:	8892      	ldrh	r2, [r2, #4]
 800ccf4:	1a9b      	subs	r3, r3, r2
 800ccf6:	68fa      	ldr	r2, [r7, #12]
 800ccf8:	88d2      	ldrh	r2, [r2, #6]
 800ccfa:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ccfe:	b292      	uxth	r2, r2
 800cd00:	fb02 f303 	mul.w	r3, r2, r3
 800cd04:	461a      	mov	r2, r3
 800cd06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd08:	4413      	add	r3, r2
 800cd0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	889b      	ldrh	r3, [r3, #4]
 800cd10:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800cd12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd16:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800cd1a:	e04c      	b.n	800cdb6 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	889b      	ldrh	r3, [r3, #4]
 800cd20:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800cd22:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cd26:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800cd28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd2c:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800cd2e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cd30:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cd32:	429a      	cmp	r2, r3
 800cd34:	d304      	bcc.n	800cd40 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800cd36:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800cd38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cd3a:	1ad3      	subs	r3, r2, r3
 800cd3c:	b29b      	uxth	r3, r3
 800cd3e:	e008      	b.n	800cd52 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cd40:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cd42:	005b      	lsls	r3, r3, #1
 800cd44:	b29a      	uxth	r2, r3
 800cd46:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800cd48:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cd4a:	1acb      	subs	r3, r1, r3
 800cd4c:	b29b      	uxth	r3, r3
 800cd4e:	4413      	add	r3, r2
 800cd50:	b29b      	uxth	r3, r3
 800cd52:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800cd56:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800cd5a:	88fb      	ldrh	r3, [r7, #6]
 800cd5c:	441a      	add	r2, r3
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	889b      	ldrh	r3, [r3, #4]
 800cd62:	005b      	lsls	r3, r3, #1
 800cd64:	429a      	cmp	r2, r3
 800cd66:	db26      	blt.n	800cdb6 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	8899      	ldrh	r1, [r3, #4]
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	889a      	ldrh	r2, [r3, #4]
 800cd70:	88fb      	ldrh	r3, [r7, #6]
 800cd72:	1ad3      	subs	r3, r2, r3
 800cd74:	b29a      	uxth	r2, r3
 800cd76:	460b      	mov	r3, r1
 800cd78:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800cd7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd7e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cd80:	4613      	mov	r3, r2
 800cd82:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cd84:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cd86:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800cd88:	4413      	add	r3, r2
 800cd8a:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cd8c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cd8e:	8c3b      	ldrh	r3, [r7, #32]
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d804      	bhi.n	800cd9e <tu_fifo_write_n_access_mode+0x17e>
 800cd94:	8c3a      	ldrh	r2, [r7, #32]
 800cd96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cd98:	005b      	lsls	r3, r3, #1
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	db08      	blt.n	800cdb0 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cd9e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800cda0:	005b      	lsls	r3, r3, #1
 800cda2:	b29b      	uxth	r3, r3
 800cda4:	425b      	negs	r3, r3
 800cda6:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cda8:	8c3a      	ldrh	r2, [r7, #32]
 800cdaa:	8bfb      	ldrh	r3, [r7, #30]
 800cdac:	4413      	add	r3, r2
 800cdae:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800cdb0:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800cdb2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800cdb6:	88fb      	ldrh	r3, [r7, #6]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d03c      	beq.n	800ce36 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	889b      	ldrh	r3, [r3, #4]
 800cdc0:	827b      	strh	r3, [r7, #18]
 800cdc2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cdc6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cdc8:	e003      	b.n	800cdd2 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 800cdca:	8a3a      	ldrh	r2, [r7, #16]
 800cdcc:	8a7b      	ldrh	r3, [r7, #18]
 800cdce:	1ad3      	subs	r3, r2, r3
 800cdd0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cdd2:	8a7a      	ldrh	r2, [r7, #18]
 800cdd4:	8a3b      	ldrh	r3, [r7, #16]
 800cdd6:	429a      	cmp	r2, r3
 800cdd8:	d9f7      	bls.n	800cdca <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 800cdda:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800cddc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800cde0:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800cde4:	88fa      	ldrh	r2, [r7, #6]
 800cde6:	797b      	ldrb	r3, [r7, #5]
 800cde8:	9300      	str	r3, [sp, #0]
 800cdea:	460b      	mov	r3, r1
 800cdec:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800cdee:	68f8      	ldr	r0, [r7, #12]
 800cdf0:	f7ff fc5f 	bl	800c6b2 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	889b      	ldrh	r3, [r3, #4]
 800cdf8:	83bb      	strh	r3, [r7, #28]
 800cdfa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800cdfe:	837b      	strh	r3, [r7, #26]
 800ce00:	88fb      	ldrh	r3, [r7, #6]
 800ce02:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800ce04:	8b7a      	ldrh	r2, [r7, #26]
 800ce06:	8b3b      	ldrh	r3, [r7, #24]
 800ce08:	4413      	add	r3, r2
 800ce0a:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800ce0c:	8b7a      	ldrh	r2, [r7, #26]
 800ce0e:	8afb      	ldrh	r3, [r7, #22]
 800ce10:	429a      	cmp	r2, r3
 800ce12:	d804      	bhi.n	800ce1e <tu_fifo_write_n_access_mode+0x1fe>
 800ce14:	8afa      	ldrh	r2, [r7, #22]
 800ce16:	8bbb      	ldrh	r3, [r7, #28]
 800ce18:	005b      	lsls	r3, r3, #1
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	db08      	blt.n	800ce30 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800ce1e:	8bbb      	ldrh	r3, [r7, #28]
 800ce20:	005b      	lsls	r3, r3, #1
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	425b      	negs	r3, r3
 800ce26:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800ce28:	8afa      	ldrh	r2, [r7, #22]
 800ce2a:	8abb      	ldrh	r3, [r7, #20]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800ce30:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800ce36:	88fb      	ldrh	r3, [r7, #6]
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3750      	adds	r7, #80	@ 0x50
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b08a      	sub	sp, #40	@ 0x28
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	60f8      	str	r0, [r7, #12]
 800ce48:	60b9      	str	r1, [r7, #8]
 800ce4a:	4611      	mov	r1, r2
 800ce4c:	461a      	mov	r2, r3
 800ce4e:	460b      	mov	r3, r1
 800ce50:	80fb      	strh	r3, [r7, #6]
 800ce52:	4613      	mov	r3, r2
 800ce54:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	889b      	ldrh	r3, [r3, #4]
 800ce5a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800ce5c:	88fb      	ldrh	r3, [r7, #6]
 800ce5e:	843b      	strh	r3, [r7, #32]
 800ce60:	88bb      	ldrh	r3, [r7, #4]
 800ce62:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800ce64:	8c3a      	ldrh	r2, [r7, #32]
 800ce66:	8bfb      	ldrh	r3, [r7, #30]
 800ce68:	429a      	cmp	r2, r3
 800ce6a:	d304      	bcc.n	800ce76 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800ce6c:	8c3a      	ldrh	r2, [r7, #32]
 800ce6e:	8bfb      	ldrh	r3, [r7, #30]
 800ce70:	1ad3      	subs	r3, r2, r3
 800ce72:	b29b      	uxth	r3, r3
 800ce74:	e008      	b.n	800ce88 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800ce76:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ce78:	005b      	lsls	r3, r3, #1
 800ce7a:	b29a      	uxth	r2, r3
 800ce7c:	8c39      	ldrh	r1, [r7, #32]
 800ce7e:	8bfb      	ldrh	r3, [r7, #30]
 800ce80:	1acb      	subs	r3, r1, r3
 800ce82:	b29b      	uxth	r3, r3
 800ce84:	4413      	add	r3, r2
 800ce86:	b29b      	uxth	r3, r3
 800ce88:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800ce8a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d101      	bne.n	800ce94 <ff_peek_local+0x54>
    return false; // nothing to peek
 800ce90:	2300      	movs	r3, #0
 800ce92:	e042      	b.n	800cf1a <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	889b      	ldrh	r3, [r3, #4]
 800ce98:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d918      	bls.n	800ced0 <ff_peek_local+0x90>
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	61bb      	str	r3, [r7, #24]
 800cea2:	88fb      	ldrh	r3, [r7, #6]
 800cea4:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800cea6:	69bb      	ldr	r3, [r7, #24]
 800cea8:	889b      	ldrh	r3, [r3, #4]
 800ceaa:	8afa      	ldrh	r2, [r7, #22]
 800ceac:	429a      	cmp	r2, r3
 800ceae:	d305      	bcc.n	800cebc <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800ceb0:	69bb      	ldr	r3, [r7, #24]
 800ceb2:	889b      	ldrh	r3, [r3, #4]
 800ceb4:	8afa      	ldrh	r2, [r7, #22]
 800ceb6:	1ad3      	subs	r3, r2, r3
 800ceb8:	82bb      	strh	r3, [r7, #20]
 800ceba:	e004      	b.n	800cec6 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 800cebc:	69bb      	ldr	r3, [r7, #24]
 800cebe:	889a      	ldrh	r2, [r3, #4]
 800cec0:	8afb      	ldrh	r3, [r7, #22]
 800cec2:	4413      	add	r3, r2
 800cec4:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800cec6:	69bb      	ldr	r3, [r7, #24]
 800cec8:	8aba      	ldrh	r2, [r7, #20]
 800ceca:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800cecc:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800cece:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	889b      	ldrh	r3, [r3, #4]
 800ced4:	827b      	strh	r3, [r7, #18]
 800ced6:	88bb      	ldrh	r3, [r7, #4]
 800ced8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800ceda:	e003      	b.n	800cee4 <ff_peek_local+0xa4>
    idx -= depth;
 800cedc:	8a3a      	ldrh	r2, [r7, #16]
 800cede:	8a7b      	ldrh	r3, [r7, #18]
 800cee0:	1ad3      	subs	r3, r2, r3
 800cee2:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800cee4:	8a7a      	ldrh	r2, [r7, #18]
 800cee6:	8a3b      	ldrh	r3, [r7, #16]
 800cee8:	429a      	cmp	r2, r3
 800ceea:	d9f7      	bls.n	800cedc <ff_peek_local+0x9c>
  return idx;
 800ceec:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800ceee:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cef6:	68f9      	ldr	r1, [r7, #12]
 800cef8:	88c9      	ldrh	r1, [r1, #6]
 800cefa:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800cefe:	b289      	uxth	r1, r1
 800cf00:	fb01 f202 	mul.w	r2, r1, r2
 800cf04:	1899      	adds	r1, r3, r2
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	88db      	ldrh	r3, [r3, #6]
 800cf0a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cf0e:	b29b      	uxth	r3, r3
 800cf10:	461a      	mov	r2, r3
 800cf12:	68b8      	ldr	r0, [r7, #8]
 800cf14:	f005 fc6d 	bl	80127f2 <memcpy>

  return true;
 800cf18:	2301      	movs	r3, #1
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3728      	adds	r7, #40	@ 0x28
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}

0800cf22 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b086      	sub	sp, #24
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	6078      	str	r0, [r7, #4]
 800cf2a:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	891b      	ldrh	r3, [r3, #8]
 800cf30:	b29a      	uxth	r2, r3
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	895b      	ldrh	r3, [r3, #10]
 800cf36:	b29b      	uxth	r3, r3
 800cf38:	6839      	ldr	r1, [r7, #0]
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	f7ff ff80 	bl	800ce40 <ff_peek_local>
 800cf40:	4603      	mov	r3, r0
 800cf42:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800cf44:	7dfb      	ldrb	r3, [r7, #23]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d021      	beq.n	800cf8e <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	889a      	ldrh	r2, [r3, #4]
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	895b      	ldrh	r3, [r3, #10]
 800cf52:	b29b      	uxth	r3, r3
 800cf54:	82ba      	strh	r2, [r7, #20]
 800cf56:	827b      	strh	r3, [r7, #18]
 800cf58:	2301      	movs	r3, #1
 800cf5a:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800cf5c:	8a7a      	ldrh	r2, [r7, #18]
 800cf5e:	8a3b      	ldrh	r3, [r7, #16]
 800cf60:	4413      	add	r3, r2
 800cf62:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800cf64:	8a7a      	ldrh	r2, [r7, #18]
 800cf66:	89fb      	ldrh	r3, [r7, #14]
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	d804      	bhi.n	800cf76 <tu_fifo_read+0x54>
 800cf6c:	89fa      	ldrh	r2, [r7, #14]
 800cf6e:	8abb      	ldrh	r3, [r7, #20]
 800cf70:	005b      	lsls	r3, r3, #1
 800cf72:	429a      	cmp	r2, r3
 800cf74:	db08      	blt.n	800cf88 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800cf76:	8abb      	ldrh	r3, [r7, #20]
 800cf78:	005b      	lsls	r3, r3, #1
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	425b      	negs	r3, r3
 800cf7e:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800cf80:	89fa      	ldrh	r2, [r7, #14]
 800cf82:	89bb      	ldrh	r3, [r7, #12]
 800cf84:	4413      	add	r3, r2
 800cf86:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800cf88:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800cf8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3718      	adds	r7, #24
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}

0800cf98 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b08a      	sub	sp, #40	@ 0x28
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	891b      	ldrh	r3, [r3, #8]
 800cfa6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800cfac:	69fb      	ldr	r3, [r7, #28]
 800cfae:	8899      	ldrh	r1, [r3, #4]
 800cfb0:	69fb      	ldr	r3, [r7, #28]
 800cfb2:	891b      	ldrh	r3, [r3, #8]
 800cfb4:	b29a      	uxth	r2, r3
 800cfb6:	69fb      	ldr	r3, [r7, #28]
 800cfb8:	895b      	ldrh	r3, [r3, #10]
 800cfba:	b29b      	uxth	r3, r3
 800cfbc:	8379      	strh	r1, [r7, #26]
 800cfbe:	833a      	strh	r2, [r7, #24]
 800cfc0:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800cfc2:	8b3a      	ldrh	r2, [r7, #24]
 800cfc4:	8afb      	ldrh	r3, [r7, #22]
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d304      	bcc.n	800cfd4 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 800cfca:	8b3a      	ldrh	r2, [r7, #24]
 800cfcc:	8afb      	ldrh	r3, [r7, #22]
 800cfce:	1ad3      	subs	r3, r2, r3
 800cfd0:	b29b      	uxth	r3, r3
 800cfd2:	e008      	b.n	800cfe6 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800cfd4:	8b7b      	ldrh	r3, [r7, #26]
 800cfd6:	005b      	lsls	r3, r3, #1
 800cfd8:	b29a      	uxth	r2, r3
 800cfda:	8b39      	ldrh	r1, [r7, #24]
 800cfdc:	8afb      	ldrh	r3, [r7, #22]
 800cfde:	1acb      	subs	r3, r1, r3
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	4413      	add	r3, r2
 800cfe4:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800cfe6:	69fa      	ldr	r2, [r7, #28]
 800cfe8:	8892      	ldrh	r2, [r2, #4]
 800cfea:	4293      	cmp	r3, r2
 800cfec:	bf2c      	ite	cs
 800cfee:	2301      	movcs	r3, #1
 800cff0:	2300      	movcc	r3, #0
 800cff2:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d00d      	beq.n	800d014 <tu_fifo_write+0x7c>
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	79db      	ldrb	r3, [r3, #7]
 800cffc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800d000:	b2db      	uxtb	r3, r3
 800d002:	f083 0301 	eor.w	r3, r3, #1
 800d006:	b2db      	uxtb	r3, r3
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d003      	beq.n	800d014 <tu_fifo_write+0x7c>
    ret = false;
 800d00c:	2300      	movs	r3, #0
 800d00e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d012:	e046      	b.n	800d0a2 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	889b      	ldrh	r3, [r3, #4]
 800d018:	817b      	strh	r3, [r7, #10]
 800d01a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d01c:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d01e:	e003      	b.n	800d028 <tu_fifo_write+0x90>
    idx -= depth;
 800d020:	893a      	ldrh	r2, [r7, #8]
 800d022:	897b      	ldrh	r3, [r7, #10]
 800d024:	1ad3      	subs	r3, r2, r3
 800d026:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d028:	897a      	ldrh	r2, [r7, #10]
 800d02a:	893b      	ldrh	r3, [r7, #8]
 800d02c:	429a      	cmp	r2, r3
 800d02e:	d9f7      	bls.n	800d020 <tu_fifo_write+0x88>
  return idx;
 800d030:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d032:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d03a:	6879      	ldr	r1, [r7, #4]
 800d03c:	88c9      	ldrh	r1, [r1, #6]
 800d03e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800d042:	b289      	uxth	r1, r1
 800d044:	fb01 f202 	mul.w	r2, r1, r2
 800d048:	1898      	adds	r0, r3, r2
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	88db      	ldrh	r3, [r3, #6]
 800d04e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800d052:	b29b      	uxth	r3, r3
 800d054:	461a      	mov	r2, r3
 800d056:	6839      	ldr	r1, [r7, #0]
 800d058:	f005 fbcb 	bl	80127f2 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	889b      	ldrh	r3, [r3, #4]
 800d060:	82bb      	strh	r3, [r7, #20]
 800d062:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d064:	827b      	strh	r3, [r7, #18]
 800d066:	2301      	movs	r3, #1
 800d068:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800d06a:	8a7a      	ldrh	r2, [r7, #18]
 800d06c:	8a3b      	ldrh	r3, [r7, #16]
 800d06e:	4413      	add	r3, r2
 800d070:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800d072:	8a7a      	ldrh	r2, [r7, #18]
 800d074:	89fb      	ldrh	r3, [r7, #14]
 800d076:	429a      	cmp	r2, r3
 800d078:	d804      	bhi.n	800d084 <tu_fifo_write+0xec>
 800d07a:	89fa      	ldrh	r2, [r7, #14]
 800d07c:	8abb      	ldrh	r3, [r7, #20]
 800d07e:	005b      	lsls	r3, r3, #1
 800d080:	429a      	cmp	r2, r3
 800d082:	db08      	blt.n	800d096 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800d084:	8abb      	ldrh	r3, [r7, #20]
 800d086:	005b      	lsls	r3, r3, #1
 800d088:	b29b      	uxth	r3, r3
 800d08a:	425b      	negs	r3, r3
 800d08c:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800d08e:	89fa      	ldrh	r2, [r7, #14]
 800d090:	89bb      	ldrh	r3, [r7, #12]
 800d092:	4413      	add	r3, r2
 800d094:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800d096:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800d09c:	2301      	movs	r3, #1
 800d09e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800d0a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3728      	adds	r7, #40	@ 0x28
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	bd80      	pop	{r7, pc}

0800d0ae <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800d0ae:	b480      	push	{r7}
 800d0b0:	b08b      	sub	sp, #44	@ 0x2c
 800d0b2:	af00      	add	r7, sp, #0
 800d0b4:	6078      	str	r0, [r7, #4]
 800d0b6:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	891b      	ldrh	r3, [r3, #8]
 800d0bc:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	895b      	ldrh	r3, [r3, #10]
 800d0c2:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	889b      	ldrh	r3, [r3, #4]
 800d0c8:	83bb      	strh	r3, [r7, #28]
 800d0ca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d0cc:	837b      	strh	r3, [r7, #26]
 800d0ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d0d0:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800d0d2:	8b7a      	ldrh	r2, [r7, #26]
 800d0d4:	8b3b      	ldrh	r3, [r7, #24]
 800d0d6:	429a      	cmp	r2, r3
 800d0d8:	d304      	bcc.n	800d0e4 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800d0da:	8b7a      	ldrh	r2, [r7, #26]
 800d0dc:	8b3b      	ldrh	r3, [r7, #24]
 800d0de:	1ad3      	subs	r3, r2, r3
 800d0e0:	b29b      	uxth	r3, r3
 800d0e2:	e008      	b.n	800d0f6 <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800d0e4:	8bbb      	ldrh	r3, [r7, #28]
 800d0e6:	005b      	lsls	r3, r3, #1
 800d0e8:	b29a      	uxth	r2, r3
 800d0ea:	8b79      	ldrh	r1, [r7, #26]
 800d0ec:	8b3b      	ldrh	r3, [r7, #24]
 800d0ee:	1acb      	subs	r3, r1, r3
 800d0f0:	b29b      	uxth	r3, r3
 800d0f2:	4413      	add	r3, r2
 800d0f4:	b29b      	uxth	r3, r3
 800d0f6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	889b      	ldrh	r3, [r3, #4]
 800d0fc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d91b      	bls.n	800d13a <tu_fifo_get_read_info+0x8c>
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	617b      	str	r3, [r7, #20]
 800d106:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d108:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 800d10a:	697b      	ldr	r3, [r7, #20]
 800d10c:	889b      	ldrh	r3, [r3, #4]
 800d10e:	8a7a      	ldrh	r2, [r7, #18]
 800d110:	429a      	cmp	r2, r3
 800d112:	d305      	bcc.n	800d120 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 800d114:	697b      	ldr	r3, [r7, #20]
 800d116:	889b      	ldrh	r3, [r3, #4]
 800d118:	8a7a      	ldrh	r2, [r7, #18]
 800d11a:	1ad3      	subs	r3, r2, r3
 800d11c:	823b      	strh	r3, [r7, #16]
 800d11e:	e004      	b.n	800d12a <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	889a      	ldrh	r2, [r3, #4]
 800d124:	8a7b      	ldrh	r3, [r7, #18]
 800d126:	4413      	add	r3, r2
 800d128:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	8a3a      	ldrh	r2, [r7, #16]
 800d12e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800d130:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800d132:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	889b      	ldrh	r3, [r3, #4]
 800d138:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800d13a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d10c      	bne.n	800d15a <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	2200      	movs	r2, #0
 800d144:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	2200      	movs	r2, #0
 800d14a:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	2200      	movs	r2, #0
 800d150:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	2200      	movs	r2, #0
 800d156:	60da      	str	r2, [r3, #12]
    return;
 800d158:	e045      	b.n	800d1e6 <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	889b      	ldrh	r3, [r3, #4]
 800d15e:	817b      	strh	r3, [r7, #10]
 800d160:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d162:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d164:	e003      	b.n	800d16e <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800d166:	893a      	ldrh	r2, [r7, #8]
 800d168:	897b      	ldrh	r3, [r7, #10]
 800d16a:	1ad3      	subs	r3, r2, r3
 800d16c:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800d16e:	897a      	ldrh	r2, [r7, #10]
 800d170:	893b      	ldrh	r3, [r7, #8]
 800d172:	429a      	cmp	r2, r3
 800d174:	d9f7      	bls.n	800d166 <tu_fifo_get_read_info+0xb8>
  return idx;
 800d176:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800d178:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	889b      	ldrh	r3, [r3, #4]
 800d17e:	81fb      	strh	r3, [r7, #14]
 800d180:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d182:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800d184:	e003      	b.n	800d18e <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800d186:	89ba      	ldrh	r2, [r7, #12]
 800d188:	89fb      	ldrh	r3, [r7, #14]
 800d18a:	1ad3      	subs	r3, r2, r3
 800d18c:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800d18e:	89fa      	ldrh	r2, [r7, #14]
 800d190:	89bb      	ldrh	r3, [r7, #12]
 800d192:	429a      	cmp	r2, r3
 800d194:	d9f7      	bls.n	800d186 <tu_fifo_get_read_info+0xd8>
  return idx;
 800d196:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800d198:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	8bfb      	ldrh	r3, [r7, #30]
 800d1a0:	441a      	add	r2, r3
 800d1a2:	683b      	ldr	r3, [r7, #0]
 800d1a4:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800d1a6:	8c3a      	ldrh	r2, [r7, #32]
 800d1a8:	8bfb      	ldrh	r3, [r7, #30]
 800d1aa:	429a      	cmp	r2, r3
 800d1ac:	d909      	bls.n	800d1c2 <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d1b2:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	2200      	movs	r2, #0
 800d1b8:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	2200      	movs	r2, #0
 800d1be:	60da      	str	r2, [r3, #12]
 800d1c0:	e011      	b.n	800d1e6 <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	889a      	ldrh	r2, [r3, #4]
 800d1c6:	8bfb      	ldrh	r3, [r7, #30]
 800d1c8:	1ad3      	subs	r3, r2, r3
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	881b      	ldrh	r3, [r3, #0]
 800d1d4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d1d6:	1ad3      	subs	r3, r2, r3
 800d1d8:	b29a      	uxth	r2, r3
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681a      	ldr	r2, [r3, #0]
 800d1e2:	683b      	ldr	r3, [r7, #0]
 800d1e4:	60da      	str	r2, [r3, #12]
  }
}
 800d1e6:	372c      	adds	r7, #44	@ 0x2c
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	6039      	str	r1, [r7, #0]
 800d1fa:	71fb      	strb	r3, [r7, #7]
 800d1fc:	4613      	mov	r3, r2
 800d1fe:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800d200:	bf00      	nop
 800d202:	370c      	adds	r7, #12
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr

0800d20c <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800d20c:	b480      	push	{r7}
 800d20e:	b083      	sub	sp, #12
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800d214:	bf00      	nop
 800d216:	370c      	adds	r7, #12
 800d218:	46bd      	mov	sp, r7
 800d21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21e:	4770      	bx	lr

0800d220 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800d220:	b480      	push	{r7}
 800d222:	af00      	add	r7, sp, #0
  return NULL;
 800d224:	2300      	movs	r3, #0
}
 800d226:	4618      	mov	r0, r3
 800d228:	46bd      	mov	sp, r7
 800d22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22e:	4770      	bx	lr

0800d230 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800d230:	b480      	push	{r7}
 800d232:	af00      	add	r7, sp, #0
  return NULL;
 800d234:	2300      	movs	r3, #0
}
 800d236:	4618      	mov	r0, r3
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr

0800d240 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800d240:	b480      	push	{r7}
 800d242:	b083      	sub	sp, #12
 800d244:	af00      	add	r7, sp, #0
 800d246:	4603      	mov	r3, r0
 800d248:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800d24a:	2300      	movs	r3, #0
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	370c      	adds	r7, #12
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800d258:	b480      	push	{r7}
 800d25a:	af00      	add	r7, sp, #0
}
 800d25c:	bf00      	nop
 800d25e:	46bd      	mov	sp, r7
 800d260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d264:	4770      	bx	lr

0800d266 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800d266:	b480      	push	{r7}
 800d268:	af00      	add	r7, sp, #0
}
 800d26a:	bf00      	nop
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	4603      	mov	r3, r0
 800d27c:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800d27e:	bf00      	nop
 800d280:	370c      	adds	r7, #12
 800d282:	46bd      	mov	sp, r7
 800d284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d288:	4770      	bx	lr

0800d28a <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800d28a:	b480      	push	{r7}
 800d28c:	af00      	add	r7, sp, #0
}
 800d28e:	bf00      	nop
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr

0800d298 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800d298:	b480      	push	{r7}
 800d29a:	b083      	sub	sp, #12
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	4603      	mov	r3, r0
 800d2a0:	603a      	str	r2, [r7, #0]
 800d2a2:	71fb      	strb	r3, [r7, #7]
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800d2a8:	2300      	movs	r3, #0
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	370c      	adds	r7, #12
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b4:	4770      	bx	lr

0800d2b6 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800d2b6:	b480      	push	{r7}
 800d2b8:	b083      	sub	sp, #12
 800d2ba:	af00      	add	r7, sp, #0
 800d2bc:	6078      	str	r0, [r7, #4]
 800d2be:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800d2c0:	2301      	movs	r3, #1
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	370c      	adds	r7, #12
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2cc:	4770      	bx	lr

0800d2ce <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800d2ce:	b480      	push	{r7}
 800d2d0:	b083      	sub	sp, #12
 800d2d2:	af00      	add	r7, sp, #0
 800d2d4:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	701a      	strb	r2, [r3, #0]
  return NULL;
 800d2dc:	2300      	movs	r3, #0
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	370c      	adds	r7, #12
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr
	...

0800d2ec <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800d2ec:	b480      	push	{r7}
 800d2ee:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800d2f0:	4b06      	ldr	r3, [pc, #24]	@ (800d30c <tud_mounted+0x20>)
 800d2f2:	785b      	ldrb	r3, [r3, #1]
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	bf14      	ite	ne
 800d2fa:	2301      	movne	r3, #1
 800d2fc:	2300      	moveq	r3, #0
 800d2fe:	b2db      	uxtb	r3, r3
}
 800d300:	4618      	mov	r0, r3
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr
 800d30a:	bf00      	nop
 800d30c:	20011dc8 	.word	0x20011dc8

0800d310 <tud_suspended>:

bool tud_suspended(void) {
 800d310:	b480      	push	{r7}
 800d312:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800d314:	4b07      	ldr	r3, [pc, #28]	@ (800d334 <tud_suspended+0x24>)
 800d316:	781b      	ldrb	r3, [r3, #0]
 800d318:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d31c:	b2db      	uxtb	r3, r3
 800d31e:	2b00      	cmp	r3, #0
 800d320:	bf14      	ite	ne
 800d322:	2301      	movne	r3, #1
 800d324:	2300      	moveq	r3, #0
 800d326:	b2db      	uxtb	r3, r3
}
 800d328:	4618      	mov	r0, r3
 800d32a:	46bd      	mov	sp, r7
 800d32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d330:	4770      	bx	lr
 800d332:	bf00      	nop
 800d334:	20011dc8 	.word	0x20011dc8

0800d338 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 800d338:	b580      	push	{r7, lr}
 800d33a:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 800d33c:	4b03      	ldr	r3, [pc, #12]	@ (800d34c <tud_disconnect+0x14>)
 800d33e:	781b      	ldrb	r3, [r3, #0]
 800d340:	4618      	mov	r0, r3
 800d342:	f002 fe47 	bl	800ffd4 <dcd_disconnect>
  return true;
 800d346:	2301      	movs	r3, #1
}
 800d348:	4618      	mov	r0, r3
 800d34a:	bd80      	pop	{r7, pc}
 800d34c:	2000002d 	.word	0x2000002d

0800d350 <tud_connect>:

bool tud_connect(void) {
 800d350:	b580      	push	{r7, lr}
 800d352:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800d354:	4b03      	ldr	r3, [pc, #12]	@ (800d364 <tud_connect+0x14>)
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	4618      	mov	r0, r3
 800d35a:	f002 fe19 	bl	800ff90 <dcd_connect>
  return true;
 800d35e:	2301      	movs	r3, #1
}
 800d360:	4618      	mov	r0, r3
 800d362:	bd80      	pop	{r7, pc}
 800d364:	2000002d 	.word	0x2000002d

0800d368 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800d368:	b480      	push	{r7}
 800d36a:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800d36c:	4b05      	ldr	r3, [pc, #20]	@ (800d384 <tud_inited+0x1c>)
 800d36e:	781b      	ldrb	r3, [r3, #0]
 800d370:	2bff      	cmp	r3, #255	@ 0xff
 800d372:	bf14      	ite	ne
 800d374:	2301      	movne	r3, #1
 800d376:	2300      	moveq	r3, #0
 800d378:	b2db      	uxtb	r3, r3
}
 800d37a:	4618      	mov	r0, r3
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr
 800d384:	2000002d 	.word	0x2000002d

0800d388 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800d388:	b580      	push	{r7, lr}
 800d38a:	b08e      	sub	sp, #56	@ 0x38
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	4603      	mov	r3, r0
 800d390:	6039      	str	r1, [r7, #0]
 800d392:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800d394:	f7ff ffe8 	bl	800d368 <tud_inited>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d001      	beq.n	800d3a2 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800d39e:	2301      	movs	r3, #1
 800d3a0:	e0b0      	b.n	800d504 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d10a      	bne.n	800d3be <tud_rhport_init+0x36>
 800d3a8:	4b58      	ldr	r3, [pc, #352]	@ (800d50c <tud_rhport_init+0x184>)
 800d3aa:	61fb      	str	r3, [r7, #28]
 800d3ac:	69fb      	ldr	r3, [r7, #28]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	f003 0301 	and.w	r3, r3, #1
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d000      	beq.n	800d3ba <tud_rhport_init+0x32>
 800d3b8:	be00      	bkpt	0x0000
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	e0a2      	b.n	800d504 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800d3be:	222c      	movs	r2, #44	@ 0x2c
 800d3c0:	2100      	movs	r1, #0
 800d3c2:	4853      	ldr	r0, [pc, #332]	@ (800d510 <tud_rhport_init+0x188>)
 800d3c4:	f005 f99a 	bl	80126fc <memset>
  _usbd_queued_setup = 0;
 800d3c8:	4b52      	ldr	r3, [pc, #328]	@ (800d514 <tud_rhport_init+0x18c>)
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	701a      	strb	r2, [r3, #0]
 800d3ce:	4b52      	ldr	r3, [pc, #328]	@ (800d518 <tud_rhport_init+0x190>)
 800d3d0:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800d3d2:	bf00      	nop
 800d3d4:	4b51      	ldr	r3, [pc, #324]	@ (800d51c <tud_rhport_init+0x194>)
 800d3d6:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800d3d8:	69bb      	ldr	r3, [r7, #24]
 800d3da:	3304      	adds	r3, #4
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f7ff f8d2 	bl	800c586 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800d3e2:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800d3e4:	4a4e      	ldr	r2, [pc, #312]	@ (800d520 <tud_rhport_init+0x198>)
 800d3e6:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800d3e8:	4b4d      	ldr	r3, [pc, #308]	@ (800d520 <tud_rhport_init+0x198>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d10a      	bne.n	800d406 <tud_rhport_init+0x7e>
 800d3f0:	4b46      	ldr	r3, [pc, #280]	@ (800d50c <tud_rhport_init+0x184>)
 800d3f2:	623b      	str	r3, [r7, #32]
 800d3f4:	6a3b      	ldr	r3, [r7, #32]
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f003 0301 	and.w	r3, r3, #1
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d000      	beq.n	800d402 <tud_rhport_init+0x7a>
 800d400:	be00      	bkpt	0x0000
 800d402:	2300      	movs	r3, #0
 800d404:	e07e      	b.n	800d504 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800d406:	4847      	ldr	r0, [pc, #284]	@ (800d524 <tud_rhport_init+0x19c>)
 800d408:	f7ff ff61 	bl	800d2ce <usbd_app_driver_get_cb>
 800d40c:	4603      	mov	r3, r0
 800d40e:	4a46      	ldr	r2, [pc, #280]	@ (800d528 <tud_rhport_init+0x1a0>)
 800d410:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800d412:	4b44      	ldr	r3, [pc, #272]	@ (800d524 <tud_rhport_init+0x19c>)
 800d414:	781b      	ldrb	r3, [r3, #0]
 800d416:	2bfb      	cmp	r3, #251	@ 0xfb
 800d418:	d90a      	bls.n	800d430 <tud_rhport_init+0xa8>
 800d41a:	4b3c      	ldr	r3, [pc, #240]	@ (800d50c <tud_rhport_init+0x184>)
 800d41c:	627b      	str	r3, [r7, #36]	@ 0x24
 800d41e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f003 0301 	and.w	r3, r3, #1
 800d426:	2b00      	cmp	r3, #0
 800d428:	d000      	beq.n	800d42c <tud_rhport_init+0xa4>
 800d42a:	be00      	bkpt	0x0000
 800d42c:	2300      	movs	r3, #0
 800d42e:	e069      	b.n	800d504 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d430:	2300      	movs	r3, #0
 800d432:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d436:	e03f      	b.n	800d4b8 <tud_rhport_init+0x130>
 800d438:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d43c:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800d43e:	2300      	movs	r3, #0
 800d440:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800d442:	4b38      	ldr	r3, [pc, #224]	@ (800d524 <tud_rhport_init+0x19c>)
 800d444:	781b      	ldrb	r3, [r3, #0]
 800d446:	7cfa      	ldrb	r2, [r7, #19]
 800d448:	429a      	cmp	r2, r3
 800d44a:	d209      	bcs.n	800d460 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800d44c:	4b36      	ldr	r3, [pc, #216]	@ (800d528 <tud_rhport_init+0x1a0>)
 800d44e:	6819      	ldr	r1, [r3, #0]
 800d450:	7cfa      	ldrb	r2, [r7, #19]
 800d452:	4613      	mov	r3, r2
 800d454:	00db      	lsls	r3, r3, #3
 800d456:	4413      	add	r3, r2
 800d458:	009b      	lsls	r3, r3, #2
 800d45a:	440b      	add	r3, r1
 800d45c:	60fb      	str	r3, [r7, #12]
 800d45e:	e00f      	b.n	800d480 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800d460:	4b30      	ldr	r3, [pc, #192]	@ (800d524 <tud_rhport_init+0x19c>)
 800d462:	781b      	ldrb	r3, [r3, #0]
 800d464:	7cfa      	ldrb	r2, [r7, #19]
 800d466:	1ad3      	subs	r3, r2, r3
 800d468:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d46a:	7cfb      	ldrb	r3, [r7, #19]
 800d46c:	2b03      	cmp	r3, #3
 800d46e:	d807      	bhi.n	800d480 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800d470:	7cfa      	ldrb	r2, [r7, #19]
 800d472:	4613      	mov	r3, r2
 800d474:	00db      	lsls	r3, r3, #3
 800d476:	4413      	add	r3, r2
 800d478:	009b      	lsls	r3, r3, #2
 800d47a:	4a2c      	ldr	r2, [pc, #176]	@ (800d52c <tud_rhport_init+0x1a4>)
 800d47c:	4413      	add	r3, r2
 800d47e:	60fb      	str	r3, [r7, #12]
  return driver;
 800d480:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800d482:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800d484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d486:	2b00      	cmp	r3, #0
 800d488:	d003      	beq.n	800d492 <tud_rhport_init+0x10a>
 800d48a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d48c:	685b      	ldr	r3, [r3, #4]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d10a      	bne.n	800d4a8 <tud_rhport_init+0x120>
 800d492:	4b1e      	ldr	r3, [pc, #120]	@ (800d50c <tud_rhport_init+0x184>)
 800d494:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	f003 0301 	and.w	r3, r3, #1
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d000      	beq.n	800d4a4 <tud_rhport_init+0x11c>
 800d4a2:	be00      	bkpt	0x0000
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	e02d      	b.n	800d504 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800d4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4aa:	685b      	ldr	r3, [r3, #4]
 800d4ac:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d4ae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800d4b2:	3301      	adds	r3, #1
 800d4b4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800d4b8:	4b1a      	ldr	r3, [pc, #104]	@ (800d524 <tud_rhport_init+0x19c>)
 800d4ba:	781b      	ldrb	r3, [r3, #0]
 800d4bc:	3304      	adds	r3, #4
 800d4be:	b2db      	uxtb	r3, r3
 800d4c0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d4c4:	429a      	cmp	r2, r3
 800d4c6:	d3b7      	bcc.n	800d438 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800d4c8:	4a19      	ldr	r2, [pc, #100]	@ (800d530 <tud_rhport_init+0x1a8>)
 800d4ca:	79fb      	ldrb	r3, [r7, #7]
 800d4cc:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800d4ce:	79fb      	ldrb	r3, [r7, #7]
 800d4d0:	6839      	ldr	r1, [r7, #0]
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	f002 fc34 	bl	800fd40 <dcd_init>
 800d4d8:	4603      	mov	r3, r0
 800d4da:	f083 0301 	eor.w	r3, r3, #1
 800d4de:	b2db      	uxtb	r3, r3
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d00a      	beq.n	800d4fa <tud_rhport_init+0x172>
 800d4e4:	4b09      	ldr	r3, [pc, #36]	@ (800d50c <tud_rhport_init+0x184>)
 800d4e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	f003 0301 	and.w	r3, r3, #1
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d000      	beq.n	800d4f6 <tud_rhport_init+0x16e>
 800d4f4:	be00      	bkpt	0x0000
 800d4f6:	2300      	movs	r3, #0
 800d4f8:	e004      	b.n	800d504 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800d4fa:	79fb      	ldrb	r3, [r7, #7]
 800d4fc:	4618      	mov	r0, r3
 800d4fe:	f002 fcbd 	bl	800fe7c <dcd_int_enable>

  return true;
 800d502:	2301      	movs	r3, #1
}
 800d504:	4618      	mov	r0, r3
 800d506:	3738      	adds	r7, #56	@ 0x38
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}
 800d50c:	e000edf0 	.word	0xe000edf0
 800d510:	20011dc8 	.word	0x20011dc8
 800d514:	20011df4 	.word	0x20011df4
 800d518:	20000030 	.word	0x20000030
 800d51c:	20000038 	.word	0x20000038
 800d520:	20011ec0 	.word	0x20011ec0
 800d524:	20011dfc 	.word	0x20011dfc
 800d528:	20011df8 	.word	0x20011df8
 800d52c:	08013908 	.word	0x08013908
 800d530:	2000002d 	.word	0x2000002d

0800d534 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800d534:	b580      	push	{r7, lr}
 800d536:	b088      	sub	sp, #32
 800d538:	af00      	add	r7, sp, #0
 800d53a:	4603      	mov	r3, r0
 800d53c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d53e:	2300      	movs	r3, #0
 800d540:	77fb      	strb	r3, [r7, #31]
 800d542:	e039      	b.n	800d5b8 <configuration_reset+0x84>
 800d544:	7ffb      	ldrb	r3, [r7, #31]
 800d546:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800d548:	2300      	movs	r3, #0
 800d54a:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800d54c:	4b28      	ldr	r3, [pc, #160]	@ (800d5f0 <configuration_reset+0xbc>)
 800d54e:	781b      	ldrb	r3, [r3, #0]
 800d550:	7cfa      	ldrb	r2, [r7, #19]
 800d552:	429a      	cmp	r2, r3
 800d554:	d209      	bcs.n	800d56a <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800d556:	4b27      	ldr	r3, [pc, #156]	@ (800d5f4 <configuration_reset+0xc0>)
 800d558:	6819      	ldr	r1, [r3, #0]
 800d55a:	7cfa      	ldrb	r2, [r7, #19]
 800d55c:	4613      	mov	r3, r2
 800d55e:	00db      	lsls	r3, r3, #3
 800d560:	4413      	add	r3, r2
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	440b      	add	r3, r1
 800d566:	60fb      	str	r3, [r7, #12]
 800d568:	e00f      	b.n	800d58a <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800d56a:	4b21      	ldr	r3, [pc, #132]	@ (800d5f0 <configuration_reset+0xbc>)
 800d56c:	781b      	ldrb	r3, [r3, #0]
 800d56e:	7cfa      	ldrb	r2, [r7, #19]
 800d570:	1ad3      	subs	r3, r2, r3
 800d572:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d574:	7cfb      	ldrb	r3, [r7, #19]
 800d576:	2b03      	cmp	r3, #3
 800d578:	d807      	bhi.n	800d58a <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800d57a:	7cfa      	ldrb	r2, [r7, #19]
 800d57c:	4613      	mov	r3, r2
 800d57e:	00db      	lsls	r3, r3, #3
 800d580:	4413      	add	r3, r2
 800d582:	009b      	lsls	r3, r3, #2
 800d584:	4a1c      	ldr	r2, [pc, #112]	@ (800d5f8 <configuration_reset+0xc4>)
 800d586:	4413      	add	r3, r2
 800d588:	60fb      	str	r3, [r7, #12]
  return driver;
 800d58a:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800d58c:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800d58e:	69bb      	ldr	r3, [r7, #24]
 800d590:	2b00      	cmp	r3, #0
 800d592:	d109      	bne.n	800d5a8 <configuration_reset+0x74>
 800d594:	4b19      	ldr	r3, [pc, #100]	@ (800d5fc <configuration_reset+0xc8>)
 800d596:	617b      	str	r3, [r7, #20]
 800d598:	697b      	ldr	r3, [r7, #20]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f003 0301 	and.w	r3, r3, #1
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d020      	beq.n	800d5e6 <configuration_reset+0xb2>
 800d5a4:	be00      	bkpt	0x0000
 800d5a6:	e01e      	b.n	800d5e6 <configuration_reset+0xb2>
    driver->reset(rhport);
 800d5a8:	69bb      	ldr	r3, [r7, #24]
 800d5aa:	68db      	ldr	r3, [r3, #12]
 800d5ac:	79fa      	ldrb	r2, [r7, #7]
 800d5ae:	4610      	mov	r0, r2
 800d5b0:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d5b2:	7ffb      	ldrb	r3, [r7, #31]
 800d5b4:	3301      	adds	r3, #1
 800d5b6:	77fb      	strb	r3, [r7, #31]
 800d5b8:	4b0d      	ldr	r3, [pc, #52]	@ (800d5f0 <configuration_reset+0xbc>)
 800d5ba:	781b      	ldrb	r3, [r3, #0]
 800d5bc:	3304      	adds	r3, #4
 800d5be:	b2db      	uxtb	r3, r3
 800d5c0:	7ffa      	ldrb	r2, [r7, #31]
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d3be      	bcc.n	800d544 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800d5c6:	222c      	movs	r2, #44	@ 0x2c
 800d5c8:	2100      	movs	r1, #0
 800d5ca:	480d      	ldr	r0, [pc, #52]	@ (800d600 <configuration_reset+0xcc>)
 800d5cc:	f005 f896 	bl	80126fc <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800d5d0:	2210      	movs	r2, #16
 800d5d2:	21ff      	movs	r1, #255	@ 0xff
 800d5d4:	480b      	ldr	r0, [pc, #44]	@ (800d604 <configuration_reset+0xd0>)
 800d5d6:	f005 f891 	bl	80126fc <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800d5da:	220c      	movs	r2, #12
 800d5dc:	21ff      	movs	r1, #255	@ 0xff
 800d5de:	480a      	ldr	r0, [pc, #40]	@ (800d608 <configuration_reset+0xd4>)
 800d5e0:	f005 f88c 	bl	80126fc <memset>
 800d5e4:	e000      	b.n	800d5e8 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800d5e6:	bf00      	nop
}
 800d5e8:	3720      	adds	r7, #32
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	20011dfc 	.word	0x20011dfc
 800d5f4:	20011df8 	.word	0x20011df8
 800d5f8:	08013908 	.word	0x08013908
 800d5fc:	e000edf0 	.word	0xe000edf0
 800d600:	20011dc8 	.word	0x20011dc8
 800d604:	20011dcc 	.word	0x20011dcc
 800d608:	20011ddc 	.word	0x20011ddc

0800d60c <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b082      	sub	sp, #8
 800d610:	af00      	add	r7, sp, #0
 800d612:	4603      	mov	r3, r0
 800d614:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800d616:	79fb      	ldrb	r3, [r7, #7]
 800d618:	4618      	mov	r0, r3
 800d61a:	f7ff ff8b 	bl	800d534 <configuration_reset>
  usbd_control_reset();
 800d61e:	f001 fdd7 	bl	800f1d0 <usbd_control_reset>
}
 800d622:	bf00      	nop
 800d624:	3708      	adds	r7, #8
 800d626:	46bd      	mov	sp, r7
 800d628:	bd80      	pop	{r7, pc}
	...

0800d62c <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800d62c:	b590      	push	{r4, r7, lr}
 800d62e:	b093      	sub	sp, #76	@ 0x4c
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	460b      	mov	r3, r1
 800d636:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800d638:	f7ff fe96 	bl	800d368 <tud_inited>
 800d63c:	4603      	mov	r3, r0
 800d63e:	f083 0301 	eor.w	r3, r3, #1
 800d642:	b2db      	uxtb	r3, r3
 800d644:	2b00      	cmp	r3, #0
 800d646:	f040 8191 	bne.w	800d96c <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800d64a:	4bb5      	ldr	r3, [pc, #724]	@ (800d920 <tud_task_ext+0x2f4>)
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	633b      	str	r3, [r7, #48]	@ 0x30
 800d650:	f107 030c 	add.w	r3, r7, #12
 800d654:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800d65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	2000      	movs	r0, #0
 800d660:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800d662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d664:	3304      	adds	r3, #4
 800d666:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d668:	4618      	mov	r0, r3
 800d66a:	f7ff fc5a 	bl	800cf22 <tu_fifo_read>
 800d66e:	4603      	mov	r3, r0
 800d670:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800d674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	2001      	movs	r0, #1
 800d67a:	4798      	blx	r3

  return success;
 800d67c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d680:	f083 0301 	eor.w	r3, r3, #1
 800d684:	b2db      	uxtb	r3, r3
 800d686:	2b00      	cmp	r3, #0
 800d688:	f040 8172 	bne.w	800d970 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800d68c:	7b7b      	ldrb	r3, [r7, #13]
 800d68e:	3b01      	subs	r3, #1
 800d690:	2b07      	cmp	r3, #7
 800d692:	f200 8153 	bhi.w	800d93c <tud_task_ext+0x310>
 800d696:	a201      	add	r2, pc, #4	@ (adr r2, 800d69c <tud_task_ext+0x70>)
 800d698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d69c:	0800d6bd 	.word	0x0800d6bd
 800d6a0:	0800d6cd 	.word	0x0800d6cd
 800d6a4:	0800d8ef 	.word	0x0800d8ef
 800d6a8:	0800d8a1 	.word	0x0800d8a1
 800d6ac:	0800d8cb 	.word	0x0800d8cb
 800d6b0:	0800d6db 	.word	0x0800d6db
 800d6b4:	0800d78b 	.word	0x0800d78b
 800d6b8:	0800d8df 	.word	0x0800d8df
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800d6bc:	7b3b      	ldrb	r3, [r7, #12]
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7ff ffa4 	bl	800d60c <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800d6c4:	7c3a      	ldrb	r2, [r7, #16]
 800d6c6:	4b97      	ldr	r3, [pc, #604]	@ (800d924 <tud_task_ext+0x2f8>)
 800d6c8:	709a      	strb	r2, [r3, #2]
        break;
 800d6ca:	e14e      	b.n	800d96a <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800d6cc:	7b3b      	ldrb	r3, [r7, #12]
 800d6ce:	4618      	mov	r0, r3
 800d6d0:	f7ff ff9c 	bl	800d60c <usbd_reset>
        tud_umount_cb();
 800d6d4:	f7ff fdc7 	bl	800d266 <tud_umount_cb>
        break;
 800d6d8:	e147      	b.n	800d96a <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800d6da:	4b93      	ldr	r3, [pc, #588]	@ (800d928 <tud_task_ext+0x2fc>)
 800d6dc:	781b      	ldrb	r3, [r3, #0]
 800d6de:	b2db      	uxtb	r3, r3
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d10a      	bne.n	800d6fa <tud_task_ext+0xce>
 800d6e4:	4b91      	ldr	r3, [pc, #580]	@ (800d92c <tud_task_ext+0x300>)
 800d6e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d6e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	f003 0301 	and.w	r3, r3, #1
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	f000 813f 	beq.w	800d974 <tud_task_ext+0x348>
 800d6f6:	be00      	bkpt	0x0000
 800d6f8:	e13c      	b.n	800d974 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800d6fa:	4b8b      	ldr	r3, [pc, #556]	@ (800d928 <tud_task_ext+0x2fc>)
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	b2db      	uxtb	r3, r3
 800d700:	3b01      	subs	r3, #1
 800d702:	b2da      	uxtb	r2, r3
 800d704:	4b88      	ldr	r3, [pc, #544]	@ (800d928 <tud_task_ext+0x2fc>)
 800d706:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800d708:	4b87      	ldr	r3, [pc, #540]	@ (800d928 <tud_task_ext+0x2fc>)
 800d70a:	781b      	ldrb	r3, [r3, #0]
 800d70c:	b2db      	uxtb	r3, r3
 800d70e:	2b00      	cmp	r3, #0
 800d710:	f040 811e 	bne.w	800d950 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800d714:	4a83      	ldr	r2, [pc, #524]	@ (800d924 <tud_task_ext+0x2f8>)
 800d716:	7813      	ldrb	r3, [r2, #0]
 800d718:	f043 0301 	orr.w	r3, r3, #1
 800d71c:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800d71e:	4a81      	ldr	r2, [pc, #516]	@ (800d924 <tud_task_ext+0x2f8>)
 800d720:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d724:	f023 0301 	bic.w	r3, r3, #1
 800d728:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800d72c:	4a7d      	ldr	r2, [pc, #500]	@ (800d924 <tud_task_ext+0x2f8>)
 800d72e:	f892 3020 	ldrb.w	r3, [r2, #32]
 800d732:	f023 0304 	bic.w	r3, r3, #4
 800d736:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800d73a:	4a7a      	ldr	r2, [pc, #488]	@ (800d924 <tud_task_ext+0x2f8>)
 800d73c:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800d740:	f023 0301 	bic.w	r3, r3, #1
 800d744:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800d748:	4a76      	ldr	r2, [pc, #472]	@ (800d924 <tud_task_ext+0x2f8>)
 800d74a:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800d74e:	f023 0304 	bic.w	r3, r3, #4
 800d752:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800d756:	7b3a      	ldrb	r2, [r7, #12]
 800d758:	f107 030c 	add.w	r3, r7, #12
 800d75c:	3304      	adds	r3, #4
 800d75e:	4619      	mov	r1, r3
 800d760:	4610      	mov	r0, r2
 800d762:	f000 f927 	bl	800d9b4 <process_control_request>
 800d766:	4603      	mov	r3, r0
 800d768:	f083 0301 	eor.w	r3, r3, #1
 800d76c:	b2db      	uxtb	r3, r3
 800d76e:	2b00      	cmp	r3, #0
 800d770:	f000 80f0 	beq.w	800d954 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800d774:	7b3b      	ldrb	r3, [r7, #12]
 800d776:	2100      	movs	r1, #0
 800d778:	4618      	mov	r0, r3
 800d77a:	f002 fe07 	bl	801038c <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800d77e:	7b3b      	ldrb	r3, [r7, #12]
 800d780:	2180      	movs	r1, #128	@ 0x80
 800d782:	4618      	mov	r0, r3
 800d784:	f002 fe02 	bl	801038c <dcd_edpt_stall>
        }
        break;
 800d788:	e0e4      	b.n	800d954 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800d78a:	7c3b      	ldrb	r3, [r7, #16]
 800d78c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d790:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d794:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d798:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d79c:	f003 030f 	and.w	r3, r3, #15
 800d7a0:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800d7a2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800d7a6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d7aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d7ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d7b2:	09db      	lsrs	r3, r3, #7
 800d7b4:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800d7b6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800d7ba:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d7be:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d7c2:	4958      	ldr	r1, [pc, #352]	@ (800d924 <tud_task_ext+0x2f8>)
 800d7c4:	0052      	lsls	r2, r2, #1
 800d7c6:	440a      	add	r2, r1
 800d7c8:	4413      	add	r3, r2
 800d7ca:	f103 0220 	add.w	r2, r3, #32
 800d7ce:	7813      	ldrb	r3, [r2, #0]
 800d7d0:	f023 0301 	bic.w	r3, r3, #1
 800d7d4:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800d7d6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d7da:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d7de:	4951      	ldr	r1, [pc, #324]	@ (800d924 <tud_task_ext+0x2f8>)
 800d7e0:	0052      	lsls	r2, r2, #1
 800d7e2:	440a      	add	r2, r1
 800d7e4:	4413      	add	r3, r2
 800d7e6:	f103 0220 	add.w	r2, r3, #32
 800d7ea:	7813      	ldrb	r3, [r2, #0]
 800d7ec:	f023 0304 	bic.w	r3, r3, #4
 800d7f0:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800d7f2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d107      	bne.n	800d80a <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800d7fa:	7b38      	ldrb	r0, [r7, #12]
 800d7fc:	7c7a      	ldrb	r2, [r7, #17]
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800d804:	f001 fd1a 	bl	800f23c <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800d808:	e0af      	b.n	800d96a <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800d80a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800d80e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d812:	4944      	ldr	r1, [pc, #272]	@ (800d924 <tud_task_ext+0x2f8>)
 800d814:	0052      	lsls	r2, r2, #1
 800d816:	440a      	add	r2, r1
 800d818:	4413      	add	r3, r2
 800d81a:	3314      	adds	r3, #20
 800d81c:	781b      	ldrb	r3, [r3, #0]
 800d81e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800d822:	2300      	movs	r3, #0
 800d824:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800d826:	4b42      	ldr	r3, [pc, #264]	@ (800d930 <tud_task_ext+0x304>)
 800d828:	781b      	ldrb	r3, [r3, #0]
 800d82a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d82e:	429a      	cmp	r2, r3
 800d830:	d20a      	bcs.n	800d848 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800d832:	4b40      	ldr	r3, [pc, #256]	@ (800d934 <tud_task_ext+0x308>)
 800d834:	6819      	ldr	r1, [r3, #0]
 800d836:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d83a:	4613      	mov	r3, r2
 800d83c:	00db      	lsls	r3, r3, #3
 800d83e:	4413      	add	r3, r2
 800d840:	009b      	lsls	r3, r3, #2
 800d842:	440b      	add	r3, r1
 800d844:	623b      	str	r3, [r7, #32]
 800d846:	e013      	b.n	800d870 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 800d848:	4b39      	ldr	r3, [pc, #228]	@ (800d930 <tud_task_ext+0x304>)
 800d84a:	781b      	ldrb	r3, [r3, #0]
 800d84c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d850:	1ad3      	subs	r3, r2, r3
 800d852:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d856:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d85a:	2b03      	cmp	r3, #3
 800d85c:	d808      	bhi.n	800d870 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800d85e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800d862:	4613      	mov	r3, r2
 800d864:	00db      	lsls	r3, r3, #3
 800d866:	4413      	add	r3, r2
 800d868:	009b      	lsls	r3, r3, #2
 800d86a:	4a33      	ldr	r2, [pc, #204]	@ (800d938 <tud_task_ext+0x30c>)
 800d86c:	4413      	add	r3, r2
 800d86e:	623b      	str	r3, [r7, #32]
  return driver;
 800d870:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800d872:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800d874:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d876:	2b00      	cmp	r3, #0
 800d878:	d109      	bne.n	800d88e <tud_task_ext+0x262>
 800d87a:	4b2c      	ldr	r3, [pc, #176]	@ (800d92c <tud_task_ext+0x300>)
 800d87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	f003 0301 	and.w	r3, r3, #1
 800d886:	2b00      	cmp	r3, #0
 800d888:	d076      	beq.n	800d978 <tud_task_ext+0x34c>
 800d88a:	be00      	bkpt	0x0000
 800d88c:	e074      	b.n	800d978 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800d88e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d890:	699c      	ldr	r4, [r3, #24]
 800d892:	7b38      	ldrb	r0, [r7, #12]
 800d894:	7c7a      	ldrb	r2, [r7, #17]
 800d896:	697b      	ldr	r3, [r7, #20]
 800d898:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800d89c:	47a0      	blx	r4
        break;
 800d89e:	e064      	b.n	800d96a <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800d8a0:	4b20      	ldr	r3, [pc, #128]	@ (800d924 <tud_task_ext+0x2f8>)
 800d8a2:	781b      	ldrb	r3, [r3, #0]
 800d8a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d8a8:	b2db      	uxtb	r3, r3
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d054      	beq.n	800d958 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800d8ae:	4b1d      	ldr	r3, [pc, #116]	@ (800d924 <tud_task_ext+0x2f8>)
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800d8b6:	b2db      	uxtb	r3, r3
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	bf14      	ite	ne
 800d8bc:	2301      	movne	r3, #1
 800d8be:	2300      	moveq	r3, #0
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7ff fcd6 	bl	800d274 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800d8c8:	e046      	b.n	800d958 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800d8ca:	4b16      	ldr	r3, [pc, #88]	@ (800d924 <tud_task_ext+0x2f8>)
 800d8cc:	781b      	ldrb	r3, [r3, #0]
 800d8ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d8d2:	b2db      	uxtb	r3, r3
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d041      	beq.n	800d95c <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800d8d8:	f7ff fcd7 	bl	800d28a <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800d8dc:	e03e      	b.n	800d95c <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d03d      	beq.n	800d960 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	697a      	ldr	r2, [r7, #20]
 800d8e8:	4610      	mov	r0, r2
 800d8ea:	4798      	blx	r3
        }
        break;
 800d8ec:	e038      	b.n	800d960 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800d8ee:	4b0d      	ldr	r3, [pc, #52]	@ (800d924 <tud_task_ext+0x2f8>)
 800d8f0:	78db      	ldrb	r3, [r3, #3]
 800d8f2:	b2db      	uxtb	r3, r3
 800d8f4:	61fb      	str	r3, [r7, #28]
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800d8fa:	7efb      	ldrb	r3, [r7, #27]
 800d8fc:	69fa      	ldr	r2, [r7, #28]
 800d8fe:	fa22 f303 	lsr.w	r3, r2, r3
 800d902:	f003 0301 	and.w	r3, r3, #1
 800d906:	2b00      	cmp	r3, #0
 800d908:	bf14      	ite	ne
 800d90a:	2301      	movne	r3, #1
 800d90c:	2300      	moveq	r3, #0
 800d90e:	b2db      	uxtb	r3, r3
 800d910:	2b00      	cmp	r3, #0
 800d912:	d027      	beq.n	800d964 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	4618      	mov	r0, r3
 800d918:	f7ff fc78 	bl	800d20c <tud_sof_cb>
        }
      break;
 800d91c:	e022      	b.n	800d964 <tud_task_ext+0x338>
 800d91e:	bf00      	nop
 800d920:	20011ec0 	.word	0x20011ec0
 800d924:	20011dc8 	.word	0x20011dc8
 800d928:	20011df4 	.word	0x20011df4
 800d92c:	e000edf0 	.word	0xe000edf0
 800d930:	20011dfc 	.word	0x20011dfc
 800d934:	20011df8 	.word	0x20011df8
 800d938:	08013908 	.word	0x08013908

      default:
        TU_BREAKPOINT();
 800d93c:	4b10      	ldr	r3, [pc, #64]	@ (800d980 <tud_task_ext+0x354>)
 800d93e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	f003 0301 	and.w	r3, r3, #1
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d00d      	beq.n	800d968 <tud_task_ext+0x33c>
 800d94c:	be00      	bkpt	0x0000
        break;
 800d94e:	e00b      	b.n	800d968 <tud_task_ext+0x33c>
          break;
 800d950:	bf00      	nop
 800d952:	e67a      	b.n	800d64a <tud_task_ext+0x1e>
        break;
 800d954:	bf00      	nop
 800d956:	e678      	b.n	800d64a <tud_task_ext+0x1e>
        break;
 800d958:	bf00      	nop
 800d95a:	e676      	b.n	800d64a <tud_task_ext+0x1e>
        break;
 800d95c:	bf00      	nop
 800d95e:	e674      	b.n	800d64a <tud_task_ext+0x1e>
        break;
 800d960:	bf00      	nop
 800d962:	e672      	b.n	800d64a <tud_task_ext+0x1e>
      break;
 800d964:	bf00      	nop
 800d966:	e670      	b.n	800d64a <tud_task_ext+0x1e>
        break;
 800d968:	bf00      	nop
  while (1) {
 800d96a:	e66e      	b.n	800d64a <tud_task_ext+0x1e>
    return;
 800d96c:	bf00      	nop
 800d96e:	e004      	b.n	800d97a <tud_task_ext+0x34e>
      return;
 800d970:	bf00      	nop
 800d972:	e002      	b.n	800d97a <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800d974:	bf00      	nop
 800d976:	e000      	b.n	800d97a <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800d978:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800d97a:	374c      	adds	r7, #76	@ 0x4c
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bd90      	pop	{r4, r7, pc}
 800d980:	e000edf0 	.word	0xe000edf0

0800d984 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800d984:	b580      	push	{r7, lr}
 800d986:	b084      	sub	sp, #16
 800d988:	af00      	add	r7, sp, #0
 800d98a:	4603      	mov	r3, r0
 800d98c:	60b9      	str	r1, [r7, #8]
 800d98e:	607a      	str	r2, [r7, #4]
 800d990:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800d992:	68bb      	ldr	r3, [r7, #8]
 800d994:	695b      	ldr	r3, [r3, #20]
 800d996:	4618      	mov	r0, r3
 800d998:	f001 fc26 	bl	800f1e8 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800d99c:	68bb      	ldr	r3, [r7, #8]
 800d99e:	695b      	ldr	r3, [r3, #20]
 800d9a0:	7bf8      	ldrb	r0, [r7, #15]
 800d9a2:	687a      	ldr	r2, [r7, #4]
 800d9a4:	2101      	movs	r1, #1
 800d9a6:	4798      	blx	r3
 800d9a8:	4603      	mov	r3, r0
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	3710      	adds	r7, #16
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bd80      	pop	{r7, pc}
	...

0800d9b4 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b09a      	sub	sp, #104	@ 0x68
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	4603      	mov	r3, r0
 800d9bc:	6039      	str	r1, [r7, #0]
 800d9be:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800d9c0:	2000      	movs	r0, #0
 800d9c2:	f001 fc11 	bl	800f1e8 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d9ce:	b2db      	uxtb	r3, r3
 800d9d0:	2b60      	cmp	r3, #96	@ 0x60
 800d9d2:	d10a      	bne.n	800d9ea <process_control_request+0x36>
 800d9d4:	4ba8      	ldr	r3, [pc, #672]	@ (800dc78 <process_control_request+0x2c4>)
 800d9d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800d9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	f003 0301 	and.w	r3, r3, #1
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d000      	beq.n	800d9e6 <process_control_request+0x32>
 800d9e4:	be00      	bkpt	0x0000
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	e2cf      	b.n	800df8a <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	781b      	ldrb	r3, [r3, #0]
 800d9ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d9f2:	b2db      	uxtb	r3, r3
 800d9f4:	2b40      	cmp	r3, #64	@ 0x40
 800d9f6:	d10a      	bne.n	800da0e <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800d9f8:	48a0      	ldr	r0, [pc, #640]	@ (800dc7c <process_control_request+0x2c8>)
 800d9fa:	f001 fbf5 	bl	800f1e8 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800d9fe:	79fb      	ldrb	r3, [r7, #7]
 800da00:	683a      	ldr	r2, [r7, #0]
 800da02:	2101      	movs	r1, #1
 800da04:	4618      	mov	r0, r3
 800da06:	f7ff fc47 	bl	800d298 <tud_vendor_control_xfer_cb>
 800da0a:	4603      	mov	r3, r0
 800da0c:	e2bd      	b.n	800df8a <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	781b      	ldrb	r3, [r3, #0]
 800da12:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800da16:	b2db      	uxtb	r3, r3
 800da18:	2b02      	cmp	r3, #2
 800da1a:	f000 81d5 	beq.w	800ddc8 <process_control_request+0x414>
 800da1e:	2b02      	cmp	r3, #2
 800da20:	f300 82a6 	bgt.w	800df70 <process_control_request+0x5bc>
 800da24:	2b00      	cmp	r3, #0
 800da26:	d003      	beq.n	800da30 <process_control_request+0x7c>
 800da28:	2b01      	cmp	r3, #1
 800da2a:	f000 8157 	beq.w	800dcdc <process_control_request+0x328>
 800da2e:	e29f      	b.n	800df70 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800da38:	b2db      	uxtb	r3, r3
 800da3a:	2b20      	cmp	r3, #32
 800da3c:	d14a      	bne.n	800dad4 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	889b      	ldrh	r3, [r3, #4]
 800da42:	b29b      	uxth	r3, r3
 800da44:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800da46:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800da48:	b2db      	uxtb	r3, r3
 800da4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800da4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800da52:	2b0f      	cmp	r3, #15
 800da54:	d901      	bls.n	800da5a <process_control_request+0xa6>
 800da56:	2300      	movs	r3, #0
 800da58:	e297      	b.n	800df8a <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800da5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800da5e:	4a88      	ldr	r2, [pc, #544]	@ (800dc80 <process_control_request+0x2cc>)
 800da60:	4413      	add	r3, r2
 800da62:	791b      	ldrb	r3, [r3, #4]
 800da64:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800da68:	2300      	movs	r3, #0
 800da6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800da6c:	4b85      	ldr	r3, [pc, #532]	@ (800dc84 <process_control_request+0x2d0>)
 800da6e:	781b      	ldrb	r3, [r3, #0]
 800da70:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800da74:	429a      	cmp	r2, r3
 800da76:	d20a      	bcs.n	800da8e <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800da78:	4b83      	ldr	r3, [pc, #524]	@ (800dc88 <process_control_request+0x2d4>)
 800da7a:	6819      	ldr	r1, [r3, #0]
 800da7c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800da80:	4613      	mov	r3, r2
 800da82:	00db      	lsls	r3, r3, #3
 800da84:	4413      	add	r3, r2
 800da86:	009b      	lsls	r3, r3, #2
 800da88:	440b      	add	r3, r1
 800da8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da8c:	e013      	b.n	800dab6 <process_control_request+0x102>
    drvid -= _app_driver_count;
 800da8e:	4b7d      	ldr	r3, [pc, #500]	@ (800dc84 <process_control_request+0x2d0>)
 800da90:	781b      	ldrb	r3, [r3, #0]
 800da92:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800da96:	1ad3      	subs	r3, r2, r3
 800da98:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800da9c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800daa0:	2b03      	cmp	r3, #3
 800daa2:	d808      	bhi.n	800dab6 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800daa4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800daa8:	4613      	mov	r3, r2
 800daaa:	00db      	lsls	r3, r3, #3
 800daac:	4413      	add	r3, r2
 800daae:	009b      	lsls	r3, r3, #2
 800dab0:	4a76      	ldr	r2, [pc, #472]	@ (800dc8c <process_control_request+0x2d8>)
 800dab2:	4413      	add	r3, r2
 800dab4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800dab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dab8:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800daba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d101      	bne.n	800dac4 <process_control_request+0x110>
 800dac0:	2300      	movs	r3, #0
 800dac2:	e262      	b.n	800df8a <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800dac4:	79fb      	ldrb	r3, [r7, #7]
 800dac6:	683a      	ldr	r2, [r7, #0]
 800dac8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800daca:	4618      	mov	r0, r3
 800dacc:	f7ff ff5a 	bl	800d984 <invoke_class_control>
 800dad0:	4603      	mov	r3, r0
 800dad2:	e25a      	b.n	800df8a <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800dad4:	683b      	ldr	r3, [r7, #0]
 800dad6:	781b      	ldrb	r3, [r3, #0]
 800dad8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d00a      	beq.n	800daf8 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800dae2:	4b65      	ldr	r3, [pc, #404]	@ (800dc78 <process_control_request+0x2c4>)
 800dae4:	643b      	str	r3, [r7, #64]	@ 0x40
 800dae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	f003 0301 	and.w	r3, r3, #1
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d000      	beq.n	800daf4 <process_control_request+0x140>
 800daf2:	be00      	bkpt	0x0000
        return false;
 800daf4:	2300      	movs	r3, #0
 800daf6:	e248      	b.n	800df8a <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	785b      	ldrb	r3, [r3, #1]
 800dafc:	2b09      	cmp	r3, #9
 800dafe:	f200 80e0 	bhi.w	800dcc2 <process_control_request+0x30e>
 800db02:	a201      	add	r2, pc, #4	@ (adr r2, 800db08 <process_control_request+0x154>)
 800db04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db08:	0800dc91 	.word	0x0800dc91
 800db0c:	0800dc55 	.word	0x0800dc55
 800db10:	0800dcc3 	.word	0x0800dcc3
 800db14:	0800dc2f 	.word	0x0800dc2f
 800db18:	0800dcc3 	.word	0x0800dcc3
 800db1c:	0800db31 	.word	0x0800db31
 800db20:	0800dc15 	.word	0x0800dc15
 800db24:	0800dcc3 	.word	0x0800dcc3
 800db28:	0800db55 	.word	0x0800db55
 800db2c:	0800db6d 	.word	0x0800db6d
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800db30:	6838      	ldr	r0, [r7, #0]
 800db32:	f001 fb69 	bl	800f208 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	885b      	ldrh	r3, [r3, #2]
 800db3a:	b29b      	uxth	r3, r3
 800db3c:	b2da      	uxtb	r2, r3
 800db3e:	79fb      	ldrb	r3, [r7, #7]
 800db40:	4611      	mov	r1, r2
 800db42:	4618      	mov	r0, r3
 800db44:	f002 f9ea 	bl	800ff1c <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800db48:	4a4d      	ldr	r2, [pc, #308]	@ (800dc80 <process_control_request+0x2cc>)
 800db4a:	7813      	ldrb	r3, [r2, #0]
 800db4c:	f043 0302 	orr.w	r3, r3, #2
 800db50:	7013      	strb	r3, [r2, #0]
        break;
 800db52:	e0c2      	b.n	800dcda <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800db54:	4b4a      	ldr	r3, [pc, #296]	@ (800dc80 <process_control_request+0x2cc>)
 800db56:	785b      	ldrb	r3, [r3, #1]
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800db5c:	f107 0213 	add.w	r2, r7, #19
 800db60:	79f8      	ldrb	r0, [r7, #7]
 800db62:	2301      	movs	r3, #1
 800db64:	6839      	ldr	r1, [r7, #0]
 800db66:	f001 fac3 	bl	800f0f0 <tud_control_xfer>
        }
        break;
 800db6a:	e0b6      	b.n	800dcda <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	885b      	ldrh	r3, [r3, #2]
 800db70:	b29b      	uxth	r3, r3
 800db72:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800db76:	4b42      	ldr	r3, [pc, #264]	@ (800dc80 <process_control_request+0x2cc>)
 800db78:	785b      	ldrb	r3, [r3, #1]
 800db7a:	b2db      	uxtb	r3, r3
 800db7c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800db80:	429a      	cmp	r2, r3
 800db82:	d041      	beq.n	800dc08 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800db84:	4b3e      	ldr	r3, [pc, #248]	@ (800dc80 <process_control_request+0x2cc>)
 800db86:	785b      	ldrb	r3, [r3, #1]
 800db88:	b2db      	uxtb	r3, r3
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d014      	beq.n	800dbb8 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800db8e:	79fb      	ldrb	r3, [r7, #7]
 800db90:	2100      	movs	r1, #0
 800db92:	4618      	mov	r0, r3
 800db94:	f002 fa40 	bl	8010018 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800db98:	79fb      	ldrb	r3, [r7, #7]
 800db9a:	4618      	mov	r0, r3
 800db9c:	f002 faa4 	bl	80100e8 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800dba0:	4b37      	ldr	r3, [pc, #220]	@ (800dc80 <process_control_request+0x2cc>)
 800dba2:	789b      	ldrb	r3, [r3, #2]
 800dba4:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800dba8:	79fb      	ldrb	r3, [r7, #7]
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f7ff fcc2 	bl	800d534 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800dbb0:	4a33      	ldr	r2, [pc, #204]	@ (800dc80 <process_control_request+0x2cc>)
 800dbb2:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800dbb6:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800dbb8:	4a31      	ldr	r2, [pc, #196]	@ (800dc80 <process_control_request+0x2cc>)
 800dbba:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dbbe:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 800dbc0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d102      	bne.n	800dbce <process_control_request+0x21a>
              tud_umount_cb();
 800dbc8:	f7ff fb4d 	bl	800d266 <tud_umount_cb>
 800dbcc:	e01c      	b.n	800dc08 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800dbce:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800dbd2:	79fb      	ldrb	r3, [r7, #7]
 800dbd4:	4611      	mov	r1, r2
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f000 f9e0 	bl	800df9c <process_set_config>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	f083 0301 	eor.w	r3, r3, #1
 800dbe2:	b2db      	uxtb	r3, r3
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d00d      	beq.n	800dc04 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800dbe8:	4b25      	ldr	r3, [pc, #148]	@ (800dc80 <process_control_request+0x2cc>)
 800dbea:	2200      	movs	r2, #0
 800dbec:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800dbee:	4b22      	ldr	r3, [pc, #136]	@ (800dc78 <process_control_request+0x2c4>)
 800dbf0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f003 0301 	and.w	r3, r3, #1
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d000      	beq.n	800dc00 <process_control_request+0x24c>
 800dbfe:	be00      	bkpt	0x0000
 800dc00:	2300      	movs	r3, #0
 800dc02:	e1c2      	b.n	800df8a <process_control_request+0x5d6>
              }
              tud_mount_cb();
 800dc04:	f7ff fb28 	bl	800d258 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800dc08:	79fb      	ldrb	r3, [r7, #7]
 800dc0a:	6839      	ldr	r1, [r7, #0]
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f001 f9eb 	bl	800efe8 <tud_control_status>
        }
        break;
 800dc12:	e062      	b.n	800dcda <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800dc14:	79fb      	ldrb	r3, [r7, #7]
 800dc16:	6839      	ldr	r1, [r7, #0]
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f000 fafb 	bl	800e214 <process_get_descriptor>
 800dc1e:	4603      	mov	r3, r0
 800dc20:	f083 0301 	eor.w	r3, r3, #1
 800dc24:	b2db      	uxtb	r3, r3
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d056      	beq.n	800dcd8 <process_control_request+0x324>
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	e1ad      	b.n	800df8a <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	885b      	ldrh	r3, [r3, #2]
 800dc32:	b29b      	uxth	r3, r3
 800dc34:	2b01      	cmp	r3, #1
 800dc36:	d10b      	bne.n	800dc50 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 800dc38:	4a11      	ldr	r2, [pc, #68]	@ (800dc80 <process_control_request+0x2cc>)
 800dc3a:	7813      	ldrb	r3, [r2, #0]
 800dc3c:	f043 0308 	orr.w	r3, r3, #8
 800dc40:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800dc42:	79fb      	ldrb	r3, [r7, #7]
 800dc44:	6839      	ldr	r1, [r7, #0]
 800dc46:	4618      	mov	r0, r3
 800dc48:	f001 f9ce 	bl	800efe8 <tud_control_status>
              break;
 800dc4c:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800dc4e:	e044      	b.n	800dcda <process_control_request+0x326>
            default: return false;
 800dc50:	2300      	movs	r3, #0
 800dc52:	e19a      	b.n	800df8a <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	885b      	ldrh	r3, [r3, #2]
 800dc58:	b29b      	uxth	r3, r3
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d001      	beq.n	800dc62 <process_control_request+0x2ae>
 800dc5e:	2300      	movs	r3, #0
 800dc60:	e193      	b.n	800df8a <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800dc62:	4a07      	ldr	r2, [pc, #28]	@ (800dc80 <process_control_request+0x2cc>)
 800dc64:	7813      	ldrb	r3, [r2, #0]
 800dc66:	f023 0308 	bic.w	r3, r3, #8
 800dc6a:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800dc6c:	79fb      	ldrb	r3, [r7, #7]
 800dc6e:	6839      	ldr	r1, [r7, #0]
 800dc70:	4618      	mov	r0, r3
 800dc72:	f001 f9b9 	bl	800efe8 <tud_control_status>
          break;
 800dc76:	e030      	b.n	800dcda <process_control_request+0x326>
 800dc78:	e000edf0 	.word	0xe000edf0
 800dc7c:	0800d299 	.word	0x0800d299
 800dc80:	20011dc8 	.word	0x20011dc8
 800dc84:	20011dfc 	.word	0x20011dfc
 800dc88:	20011df8 	.word	0x20011df8
 800dc8c:	08013908 	.word	0x08013908

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800dc90:	4b9b      	ldr	r3, [pc, #620]	@ (800df00 <process_control_request+0x54c>)
 800dc92:	781b      	ldrb	r3, [r3, #0]
 800dc94:	095b      	lsrs	r3, r3, #5
 800dc96:	b2db      	uxtb	r3, r3
 800dc98:	f003 0301 	and.w	r3, r3, #1
 800dc9c:	b29a      	uxth	r2, r3
 800dc9e:	4b98      	ldr	r3, [pc, #608]	@ (800df00 <process_control_request+0x54c>)
 800dca0:	781b      	ldrb	r3, [r3, #0]
 800dca2:	089b      	lsrs	r3, r3, #2
 800dca4:	b2db      	uxtb	r3, r3
 800dca6:	f003 0302 	and.w	r3, r3, #2
 800dcaa:	b29b      	uxth	r3, r3
 800dcac:	4313      	orrs	r3, r2
 800dcae:	b29b      	uxth	r3, r3
 800dcb0:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800dcb2:	f107 0210 	add.w	r2, r7, #16
 800dcb6:	79f8      	ldrb	r0, [r7, #7]
 800dcb8:	2302      	movs	r3, #2
 800dcba:	6839      	ldr	r1, [r7, #0]
 800dcbc:	f001 fa18 	bl	800f0f0 <tud_control_xfer>
          break;
 800dcc0:	e00b      	b.n	800dcda <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800dcc2:	4b90      	ldr	r3, [pc, #576]	@ (800df04 <process_control_request+0x550>)
 800dcc4:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f003 0301 	and.w	r3, r3, #1
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d000      	beq.n	800dcd4 <process_control_request+0x320>
 800dcd2:	be00      	bkpt	0x0000
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	e158      	b.n	800df8a <process_control_request+0x5d6>
        break;
 800dcd8:	bf00      	nop
      }
    break;
 800dcda:	e155      	b.n	800df88 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	889b      	ldrh	r3, [r3, #4]
 800dce0:	b29b      	uxth	r3, r3
 800dce2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800dce4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800dce6:	b2db      	uxtb	r3, r3
 800dce8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800dcec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dcf0:	2b0f      	cmp	r3, #15
 800dcf2:	d901      	bls.n	800dcf8 <process_control_request+0x344>
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	e148      	b.n	800df8a <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dcf8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800dcfc:	4a80      	ldr	r2, [pc, #512]	@ (800df00 <process_control_request+0x54c>)
 800dcfe:	4413      	add	r3, r2
 800dd00:	791b      	ldrb	r3, [r3, #4]
 800dd02:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800dd06:	2300      	movs	r3, #0
 800dd08:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800dd0a:	4b7f      	ldr	r3, [pc, #508]	@ (800df08 <process_control_request+0x554>)
 800dd0c:	781b      	ldrb	r3, [r3, #0]
 800dd0e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d20a      	bcs.n	800dd2c <process_control_request+0x378>
    driver = &_app_driver[drvid];
 800dd16:	4b7d      	ldr	r3, [pc, #500]	@ (800df0c <process_control_request+0x558>)
 800dd18:	6819      	ldr	r1, [r3, #0]
 800dd1a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800dd1e:	4613      	mov	r3, r2
 800dd20:	00db      	lsls	r3, r3, #3
 800dd22:	4413      	add	r3, r2
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	440b      	add	r3, r1
 800dd28:	623b      	str	r3, [r7, #32]
 800dd2a:	e013      	b.n	800dd54 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800dd2c:	4b76      	ldr	r3, [pc, #472]	@ (800df08 <process_control_request+0x554>)
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800dd34:	1ad3      	subs	r3, r2, r3
 800dd36:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800dd3a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800dd3e:	2b03      	cmp	r3, #3
 800dd40:	d808      	bhi.n	800dd54 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800dd42:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800dd46:	4613      	mov	r3, r2
 800dd48:	00db      	lsls	r3, r3, #3
 800dd4a:	4413      	add	r3, r2
 800dd4c:	009b      	lsls	r3, r3, #2
 800dd4e:	4a70      	ldr	r2, [pc, #448]	@ (800df10 <process_control_request+0x55c>)
 800dd50:	4413      	add	r3, r2
 800dd52:	623b      	str	r3, [r7, #32]
  return driver;
 800dd54:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800dd56:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800dd58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d101      	bne.n	800dd62 <process_control_request+0x3ae>
 800dd5e:	2300      	movs	r3, #0
 800dd60:	e113      	b.n	800df8a <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800dd62:	79fb      	ldrb	r3, [r7, #7]
 800dd64:	683a      	ldr	r2, [r7, #0]
 800dd66:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f7ff fe0b 	bl	800d984 <invoke_class_control>
 800dd6e:	4603      	mov	r3, r0
 800dd70:	f083 0301 	eor.w	r3, r3, #1
 800dd74:	b2db      	uxtb	r3, r3
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	f000 8105 	beq.w	800df86 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800dd7c:	683b      	ldr	r3, [r7, #0]
 800dd7e:	781b      	ldrb	r3, [r3, #0]
 800dd80:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dd84:	b2db      	uxtb	r3, r3
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d001      	beq.n	800dd8e <process_control_request+0x3da>
 800dd8a:	2300      	movs	r3, #0
 800dd8c:	e0fd      	b.n	800df8a <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800dd8e:	2000      	movs	r0, #0
 800dd90:	f001 fa2a 	bl	800f1e8 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	785b      	ldrb	r3, [r3, #1]
 800dd98:	2b0a      	cmp	r3, #10
 800dd9a:	d002      	beq.n	800dda2 <process_control_request+0x3ee>
 800dd9c:	2b0b      	cmp	r3, #11
 800dd9e:	d00a      	beq.n	800ddb6 <process_control_request+0x402>
 800dda0:	e00f      	b.n	800ddc2 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800dda2:	2300      	movs	r3, #0
 800dda4:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800dda6:	f107 020f 	add.w	r2, r7, #15
 800ddaa:	79f8      	ldrb	r0, [r7, #7]
 800ddac:	2301      	movs	r3, #1
 800ddae:	6839      	ldr	r1, [r7, #0]
 800ddb0:	f001 f99e 	bl	800f0f0 <tud_control_xfer>
            break;
 800ddb4:	e007      	b.n	800ddc6 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800ddb6:	79fb      	ldrb	r3, [r7, #7]
 800ddb8:	6839      	ldr	r1, [r7, #0]
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f001 f914 	bl	800efe8 <tud_control_status>
            break;
 800ddc0:	e001      	b.n	800ddc6 <process_control_request+0x412>

          default: return false;
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	e0e1      	b.n	800df8a <process_control_request+0x5d6>
        }
      }
      break;
 800ddc6:	e0de      	b.n	800df86 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	889b      	ldrh	r3, [r3, #4]
 800ddcc:	b29b      	uxth	r3, r3
 800ddce:	83bb      	strh	r3, [r7, #28]
 800ddd0:	8bbb      	ldrh	r3, [r7, #28]
 800ddd2:	b2db      	uxtb	r3, r3
 800ddd4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ddd8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800dddc:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ddde:	7fbb      	ldrb	r3, [r7, #30]
 800dde0:	f003 030f 	and.w	r3, r3, #15
 800dde4:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800dde6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800ddea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ddee:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ddf0:	7ffb      	ldrb	r3, [r7, #31]
 800ddf2:	09db      	lsrs	r3, r3, #7
 800ddf4:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800ddf6:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800ddfa:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800ddfe:	2b05      	cmp	r3, #5
 800de00:	d90a      	bls.n	800de18 <process_control_request+0x464>
 800de02:	4b40      	ldr	r3, [pc, #256]	@ (800df04 <process_control_request+0x550>)
 800de04:	65bb      	str	r3, [r7, #88]	@ 0x58
 800de06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	f003 0301 	and.w	r3, r3, #1
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d000      	beq.n	800de14 <process_control_request+0x460>
 800de12:	be00      	bkpt	0x0000
 800de14:	2300      	movs	r3, #0
 800de16:	e0b8      	b.n	800df8a <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800de18:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800de1c:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800de20:	4937      	ldr	r1, [pc, #220]	@ (800df00 <process_control_request+0x54c>)
 800de22:	0052      	lsls	r2, r2, #1
 800de24:	440a      	add	r2, r1
 800de26:	4413      	add	r3, r2
 800de28:	3314      	adds	r3, #20
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800de2e:	2300      	movs	r3, #0
 800de30:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800de32:	4b35      	ldr	r3, [pc, #212]	@ (800df08 <process_control_request+0x554>)
 800de34:	781b      	ldrb	r3, [r3, #0]
 800de36:	7efa      	ldrb	r2, [r7, #27]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d209      	bcs.n	800de50 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800de3c:	4b33      	ldr	r3, [pc, #204]	@ (800df0c <process_control_request+0x558>)
 800de3e:	6819      	ldr	r1, [r3, #0]
 800de40:	7efa      	ldrb	r2, [r7, #27]
 800de42:	4613      	mov	r3, r2
 800de44:	00db      	lsls	r3, r3, #3
 800de46:	4413      	add	r3, r2
 800de48:	009b      	lsls	r3, r3, #2
 800de4a:	440b      	add	r3, r1
 800de4c:	617b      	str	r3, [r7, #20]
 800de4e:	e00f      	b.n	800de70 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800de50:	4b2d      	ldr	r3, [pc, #180]	@ (800df08 <process_control_request+0x554>)
 800de52:	781b      	ldrb	r3, [r3, #0]
 800de54:	7efa      	ldrb	r2, [r7, #27]
 800de56:	1ad3      	subs	r3, r2, r3
 800de58:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800de5a:	7efb      	ldrb	r3, [r7, #27]
 800de5c:	2b03      	cmp	r3, #3
 800de5e:	d807      	bhi.n	800de70 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800de60:	7efa      	ldrb	r2, [r7, #27]
 800de62:	4613      	mov	r3, r2
 800de64:	00db      	lsls	r3, r3, #3
 800de66:	4413      	add	r3, r2
 800de68:	009b      	lsls	r3, r3, #2
 800de6a:	4a29      	ldr	r2, [pc, #164]	@ (800df10 <process_control_request+0x55c>)
 800de6c:	4413      	add	r3, r2
 800de6e:	617b      	str	r3, [r7, #20]
  return driver;
 800de70:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800de72:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	781b      	ldrb	r3, [r3, #0]
 800de78:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800de7c:	b2db      	uxtb	r3, r3
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d00c      	beq.n	800de9c <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800de82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800de84:	2b00      	cmp	r3, #0
 800de86:	d101      	bne.n	800de8c <process_control_request+0x4d8>
 800de88:	2300      	movs	r3, #0
 800de8a:	e07e      	b.n	800df8a <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800de8c:	79fb      	ldrb	r3, [r7, #7]
 800de8e:	683a      	ldr	r2, [r7, #0]
 800de90:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800de92:	4618      	mov	r0, r3
 800de94:	f7ff fd76 	bl	800d984 <invoke_class_control>
 800de98:	4603      	mov	r3, r0
 800de9a:	e076      	b.n	800df8a <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	785b      	ldrb	r3, [r3, #1]
 800dea0:	2b03      	cmp	r3, #3
 800dea2:	d01c      	beq.n	800dede <process_control_request+0x52a>
 800dea4:	2b03      	cmp	r3, #3
 800dea6:	dc56      	bgt.n	800df56 <process_control_request+0x5a2>
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d002      	beq.n	800deb2 <process_control_request+0x4fe>
 800deac:	2b01      	cmp	r3, #1
 800deae:	d016      	beq.n	800dede <process_control_request+0x52a>
 800deb0:	e051      	b.n	800df56 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800deb2:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800deb6:	79fb      	ldrb	r3, [r7, #7]
 800deb8:	4611      	mov	r1, r2
 800deba:	4618      	mov	r0, r3
 800debc:	f001 f83c 	bl	800ef38 <usbd_edpt_stalled>
 800dec0:	4603      	mov	r3, r0
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d001      	beq.n	800deca <process_control_request+0x516>
 800dec6:	2301      	movs	r3, #1
 800dec8:	e000      	b.n	800decc <process_control_request+0x518>
 800deca:	2300      	movs	r3, #0
 800decc:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800dece:	f107 020c 	add.w	r2, r7, #12
 800ded2:	79f8      	ldrb	r0, [r7, #7]
 800ded4:	2302      	movs	r3, #2
 800ded6:	6839      	ldr	r1, [r7, #0]
 800ded8:	f001 f90a 	bl	800f0f0 <tud_control_xfer>
          }
          break;
 800dedc:	e047      	b.n	800df6e <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	885b      	ldrh	r3, [r3, #2]
 800dee2:	b29b      	uxth	r3, r3
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d11c      	bne.n	800df22 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800dee8:	683b      	ldr	r3, [r7, #0]
 800deea:	785b      	ldrb	r3, [r3, #1]
 800deec:	2b01      	cmp	r3, #1
 800deee:	d111      	bne.n	800df14 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800def0:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800def4:	79fb      	ldrb	r3, [r7, #7]
 800def6:	4611      	mov	r1, r2
 800def8:	4618      	mov	r0, r3
 800defa:	f000 ffdf 	bl	800eebc <usbd_edpt_clear_stall>
 800defe:	e010      	b.n	800df22 <process_control_request+0x56e>
 800df00:	20011dc8 	.word	0x20011dc8
 800df04:	e000edf0 	.word	0xe000edf0
 800df08:	20011dfc 	.word	0x20011dfc
 800df0c:	20011df8 	.word	0x20011df8
 800df10:	08013908 	.word	0x08013908
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800df14:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800df18:	79fb      	ldrb	r3, [r7, #7]
 800df1a:	4611      	mov	r1, r2
 800df1c:	4618      	mov	r0, r3
 800df1e:	f000 ff8f 	bl	800ee40 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800df22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df24:	2b00      	cmp	r3, #0
 800df26:	d021      	beq.n	800df6c <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800df28:	79fb      	ldrb	r3, [r7, #7]
 800df2a:	683a      	ldr	r2, [r7, #0]
 800df2c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800df2e:	4618      	mov	r0, r3
 800df30:	f7ff fd28 	bl	800d984 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800df34:	2000      	movs	r0, #0
 800df36:	f001 f957 	bl	800f1e8 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800df3a:	4b16      	ldr	r3, [pc, #88]	@ (800df94 <process_control_request+0x5e0>)
 800df3c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800df40:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800df44:	b2db      	uxtb	r3, r3
 800df46:	2b00      	cmp	r3, #0
 800df48:	d110      	bne.n	800df6c <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800df4a:	79fb      	ldrb	r3, [r7, #7]
 800df4c:	6839      	ldr	r1, [r7, #0]
 800df4e:	4618      	mov	r0, r3
 800df50:	f001 f84a 	bl	800efe8 <tud_control_status>
              }
            }
          }
          break;
 800df54:	e00a      	b.n	800df6c <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800df56:	4b10      	ldr	r3, [pc, #64]	@ (800df98 <process_control_request+0x5e4>)
 800df58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800df5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f003 0301 	and.w	r3, r3, #1
 800df62:	2b00      	cmp	r3, #0
 800df64:	d000      	beq.n	800df68 <process_control_request+0x5b4>
 800df66:	be00      	bkpt	0x0000
            return false;
 800df68:	2300      	movs	r3, #0
 800df6a:	e00e      	b.n	800df8a <process_control_request+0x5d6>
          break;
 800df6c:	bf00      	nop
        }
      }
      break;
 800df6e:	e00b      	b.n	800df88 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800df70:	4b09      	ldr	r3, [pc, #36]	@ (800df98 <process_control_request+0x5e4>)
 800df72:	637b      	str	r3, [r7, #52]	@ 0x34
 800df74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f003 0301 	and.w	r3, r3, #1
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d000      	beq.n	800df82 <process_control_request+0x5ce>
 800df80:	be00      	bkpt	0x0000
      return false;
 800df82:	2300      	movs	r3, #0
 800df84:	e001      	b.n	800df8a <process_control_request+0x5d6>
      break;
 800df86:	bf00      	nop
  }

  return true;
 800df88:	2301      	movs	r3, #1
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3768      	adds	r7, #104	@ 0x68
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}
 800df92:	bf00      	nop
 800df94:	20011dc8 	.word	0x20011dc8
 800df98:	e000edf0 	.word	0xe000edf0

0800df9c <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b096      	sub	sp, #88	@ 0x58
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	460a      	mov	r2, r1
 800dfa6:	71fb      	strb	r3, [r7, #7]
 800dfa8:	4613      	mov	r3, r2
 800dfaa:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800dfac:	79bb      	ldrb	r3, [r7, #6]
 800dfae:	3b01      	subs	r3, #1
 800dfb0:	b2db      	uxtb	r3, r3
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	f7f4 faa8 	bl	8002508 <tud_descriptor_configuration_cb>
 800dfb8:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800dfba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d003      	beq.n	800dfc8 <process_set_config+0x2c>
 800dfc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfc2:	785b      	ldrb	r3, [r3, #1]
 800dfc4:	2b02      	cmp	r3, #2
 800dfc6:	d00a      	beq.n	800dfde <process_set_config+0x42>
 800dfc8:	4b8b      	ldr	r3, [pc, #556]	@ (800e1f8 <process_set_config+0x25c>)
 800dfca:	623b      	str	r3, [r7, #32]
 800dfcc:	6a3b      	ldr	r3, [r7, #32]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	f003 0301 	and.w	r3, r3, #1
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d000      	beq.n	800dfda <process_set_config+0x3e>
 800dfd8:	be00      	bkpt	0x0000
 800dfda:	2300      	movs	r3, #0
 800dfdc:	e107      	b.n	800e1ee <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800dfde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfe0:	79db      	ldrb	r3, [r3, #7]
 800dfe2:	115b      	asrs	r3, r3, #5
 800dfe4:	f003 0301 	and.w	r3, r3, #1
 800dfe8:	b2d9      	uxtb	r1, r3
 800dfea:	4a84      	ldr	r2, [pc, #528]	@ (800e1fc <process_set_config+0x260>)
 800dfec:	7813      	ldrb	r3, [r2, #0]
 800dfee:	f361 1304 	bfi	r3, r1, #4, #1
 800dff2:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800dff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dff6:	79db      	ldrb	r3, [r3, #7]
 800dff8:	119b      	asrs	r3, r3, #6
 800dffa:	f003 0301 	and.w	r3, r3, #1
 800dffe:	b2d9      	uxtb	r1, r3
 800e000:	4a7e      	ldr	r2, [pc, #504]	@ (800e1fc <process_set_config+0x260>)
 800e002:	7813      	ldrb	r3, [r2, #0]
 800e004:	f361 1345 	bfi	r3, r1, #5, #1
 800e008:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800e00a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e00c:	3309      	adds	r3, #9
 800e00e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800e010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e012:	885b      	ldrh	r3, [r3, #2]
 800e014:	b29b      	uxth	r3, r3
 800e016:	461a      	mov	r2, r3
 800e018:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e01a:	4413      	add	r3, r2
 800e01c:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800e01e:	e0e0      	b.n	800e1e2 <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800e020:	2301      	movs	r3, #1
 800e022:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e026:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e028:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800e02a:	69fb      	ldr	r3, [r7, #28]
 800e02c:	3301      	adds	r3, #1
 800e02e:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800e030:	2b0b      	cmp	r3, #11
 800e032:	d10f      	bne.n	800e054 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800e034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e036:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800e038:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e03a:	78db      	ldrb	r3, [r3, #3]
 800e03c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e040:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e042:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800e044:	69bb      	ldr	r3, [r7, #24]
 800e046:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	461a      	mov	r2, r3
 800e04e:	697b      	ldr	r3, [r7, #20]
 800e050:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800e052:	657b      	str	r3, [r7, #84]	@ 0x54
 800e054:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e056:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	3301      	adds	r3, #1
 800e05c:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800e05e:	2b04      	cmp	r3, #4
 800e060:	d00a      	beq.n	800e078 <process_set_config+0xdc>
 800e062:	4b65      	ldr	r3, [pc, #404]	@ (800e1f8 <process_set_config+0x25c>)
 800e064:	627b      	str	r3, [r7, #36]	@ 0x24
 800e066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	f003 0301 	and.w	r3, r3, #1
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d000      	beq.n	800e074 <process_set_config+0xd8>
 800e072:	be00      	bkpt	0x0000
 800e074:	2300      	movs	r3, #0
 800e076:	e0ba      	b.n	800e1ee <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800e078:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e07a:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800e07c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e07e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e080:	1ad3      	subs	r3, r2, r3
 800e082:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800e084:	2300      	movs	r3, #0
 800e086:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e08a:	e08e      	b.n	800e1aa <process_set_config+0x20e>
 800e08c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e090:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800e092:	2300      	movs	r3, #0
 800e094:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800e096:	4b5a      	ldr	r3, [pc, #360]	@ (800e200 <process_set_config+0x264>)
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	7bfa      	ldrb	r2, [r7, #15]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d209      	bcs.n	800e0b4 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800e0a0:	4b58      	ldr	r3, [pc, #352]	@ (800e204 <process_set_config+0x268>)
 800e0a2:	6819      	ldr	r1, [r3, #0]
 800e0a4:	7bfa      	ldrb	r2, [r7, #15]
 800e0a6:	4613      	mov	r3, r2
 800e0a8:	00db      	lsls	r3, r3, #3
 800e0aa:	4413      	add	r3, r2
 800e0ac:	009b      	lsls	r3, r3, #2
 800e0ae:	440b      	add	r3, r1
 800e0b0:	60bb      	str	r3, [r7, #8]
 800e0b2:	e00f      	b.n	800e0d4 <process_set_config+0x138>
    drvid -= _app_driver_count;
 800e0b4:	4b52      	ldr	r3, [pc, #328]	@ (800e200 <process_set_config+0x264>)
 800e0b6:	781b      	ldrb	r3, [r3, #0]
 800e0b8:	7bfa      	ldrb	r2, [r7, #15]
 800e0ba:	1ad3      	subs	r3, r2, r3
 800e0bc:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e0be:	7bfb      	ldrb	r3, [r7, #15]
 800e0c0:	2b03      	cmp	r3, #3
 800e0c2:	d807      	bhi.n	800e0d4 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800e0c4:	7bfa      	ldrb	r2, [r7, #15]
 800e0c6:	4613      	mov	r3, r2
 800e0c8:	00db      	lsls	r3, r3, #3
 800e0ca:	4413      	add	r3, r2
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	4a4e      	ldr	r2, [pc, #312]	@ (800e208 <process_set_config+0x26c>)
 800e0d0:	4413      	add	r3, r2
 800e0d2:	60bb      	str	r3, [r7, #8]
  return driver;
 800e0d4:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800e0d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800e0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d10a      	bne.n	800e0f4 <process_set_config+0x158>
 800e0de:	4b46      	ldr	r3, [pc, #280]	@ (800e1f8 <process_set_config+0x25c>)
 800e0e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e0e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e4:	681b      	ldr	r3, [r3, #0]
 800e0e6:	f003 0301 	and.w	r3, r3, #1
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d000      	beq.n	800e0f0 <process_set_config+0x154>
 800e0ee:	be00      	bkpt	0x0000
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	e07c      	b.n	800e1ee <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800e0f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800e0fa:	79f8      	ldrb	r0, [r7, #7]
 800e0fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e0fe:	4798      	blx	r3
 800e100:	4603      	mov	r3, r0
 800e102:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800e104:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e106:	2b08      	cmp	r3, #8
 800e108:	d94a      	bls.n	800e1a0 <process_set_config+0x204>
 800e10a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e10c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e10e:	429a      	cmp	r2, r3
 800e110:	d846      	bhi.n	800e1a0 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800e112:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e116:	2b01      	cmp	r3, #1
 800e118:	d107      	bne.n	800e12a <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800e11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e11c:	691b      	ldr	r3, [r3, #16]
 800e11e:	4a3b      	ldr	r2, [pc, #236]	@ (800e20c <process_set_config+0x270>)
 800e120:	4293      	cmp	r3, r2
 800e122:	d102      	bne.n	800e12a <process_set_config+0x18e>
            assoc_itf_count = 2;
 800e124:	2302      	movs	r3, #2
 800e126:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800e12a:	2300      	movs	r3, #0
 800e12c:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800e130:	e024      	b.n	800e17c <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800e132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e134:	789a      	ldrb	r2, [r3, #2]
 800e136:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e13a:	4413      	add	r3, r2
 800e13c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800e140:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e144:	4a2d      	ldr	r2, [pc, #180]	@ (800e1fc <process_set_config+0x260>)
 800e146:	4413      	add	r3, r2
 800e148:	791b      	ldrb	r3, [r3, #4]
 800e14a:	2bff      	cmp	r3, #255	@ 0xff
 800e14c:	d00a      	beq.n	800e164 <process_set_config+0x1c8>
 800e14e:	4b2a      	ldr	r3, [pc, #168]	@ (800e1f8 <process_set_config+0x25c>)
 800e150:	633b      	str	r3, [r7, #48]	@ 0x30
 800e152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	f003 0301 	and.w	r3, r3, #1
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d000      	beq.n	800e160 <process_set_config+0x1c4>
 800e15e:	be00      	bkpt	0x0000
 800e160:	2300      	movs	r3, #0
 800e162:	e044      	b.n	800e1ee <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800e164:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e168:	4a24      	ldr	r2, [pc, #144]	@ (800e1fc <process_set_config+0x260>)
 800e16a:	4413      	add	r3, r2
 800e16c:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e170:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800e172:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800e176:	3301      	adds	r3, #1
 800e178:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800e17c:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800e180:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e184:	429a      	cmp	r2, r3
 800e186:	d3d4      	bcc.n	800e132 <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800e188:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e18c:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800e18e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e190:	481f      	ldr	r0, [pc, #124]	@ (800e210 <process_set_config+0x274>)
 800e192:	f003 fb95 	bl	80118c0 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800e196:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e198:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e19a:	4413      	add	r3, r2
 800e19c:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800e19e:	e00d      	b.n	800e1bc <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800e1a0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800e1a4:	3301      	adds	r3, #1
 800e1a6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800e1aa:	4b15      	ldr	r3, [pc, #84]	@ (800e200 <process_set_config+0x264>)
 800e1ac:	781b      	ldrb	r3, [r3, #0]
 800e1ae:	3304      	adds	r3, #4
 800e1b0:	b2db      	uxtb	r3, r3
 800e1b2:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	f4ff af68 	bcc.w	800e08c <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800e1bc:	4b10      	ldr	r3, [pc, #64]	@ (800e200 <process_set_config+0x264>)
 800e1be:	781b      	ldrb	r3, [r3, #0]
 800e1c0:	3304      	adds	r3, #4
 800e1c2:	b2db      	uxtb	r3, r3
 800e1c4:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800e1c8:	429a      	cmp	r2, r3
 800e1ca:	d30a      	bcc.n	800e1e2 <process_set_config+0x246>
 800e1cc:	4b0a      	ldr	r3, [pc, #40]	@ (800e1f8 <process_set_config+0x25c>)
 800e1ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e1d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	f003 0301 	and.w	r3, r3, #1
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d000      	beq.n	800e1de <process_set_config+0x242>
 800e1dc:	be00      	bkpt	0x0000
 800e1de:	2300      	movs	r3, #0
 800e1e0:	e005      	b.n	800e1ee <process_set_config+0x252>
  while( p_desc < desc_end )
 800e1e2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e1e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e1e6:	429a      	cmp	r2, r3
 800e1e8:	f4ff af1a 	bcc.w	800e020 <process_set_config+0x84>
  }

  return true;
 800e1ec:	2301      	movs	r3, #1
}
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	3758      	adds	r7, #88	@ 0x58
 800e1f2:	46bd      	mov	sp, r7
 800e1f4:	bd80      	pop	{r7, pc}
 800e1f6:	bf00      	nop
 800e1f8:	e000edf0 	.word	0xe000edf0
 800e1fc:	20011dc8 	.word	0x20011dc8
 800e200:	20011dfc 	.word	0x20011dfc
 800e204:	20011df8 	.word	0x20011df8
 800e208:	08013908 	.word	0x08013908
 800e20c:	08009949 	.word	0x08009949
 800e210:	20011ddc 	.word	0x20011ddc

0800e214 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b094      	sub	sp, #80	@ 0x50
 800e218:	af00      	add	r7, sp, #0
 800e21a:	4603      	mov	r3, r0
 800e21c:	6039      	str	r1, [r7, #0]
 800e21e:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	885b      	ldrh	r3, [r3, #2]
 800e224:	b29b      	uxth	r3, r3
 800e226:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800e228:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e22a:	0a1b      	lsrs	r3, r3, #8
 800e22c:	b29b      	uxth	r3, r3
 800e22e:	b2db      	uxtb	r3, r3
 800e230:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	885b      	ldrh	r3, [r3, #2]
 800e238:	b29b      	uxth	r3, r3
 800e23a:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800e23c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e23e:	b2db      	uxtb	r3, r3
 800e240:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800e244:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e248:	3b01      	subs	r3, #1
 800e24a:	2b0e      	cmp	r3, #14
 800e24c:	f200 80b4 	bhi.w	800e3b8 <process_get_descriptor+0x1a4>
 800e250:	a201      	add	r2, pc, #4	@ (adr r2, 800e258 <process_get_descriptor+0x44>)
 800e252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e256:	bf00      	nop
 800e258:	0800e295 	.word	0x0800e295
 800e25c:	0800e2f9 	.word	0x0800e2f9
 800e260:	0800e35f 	.word	0x0800e35f
 800e264:	0800e3b9 	.word	0x0800e3b9
 800e268:	0800e3b9 	.word	0x0800e3b9
 800e26c:	0800e393 	.word	0x0800e393
 800e270:	0800e2f9 	.word	0x0800e2f9
 800e274:	0800e3b9 	.word	0x0800e3b9
 800e278:	0800e3b9 	.word	0x0800e3b9
 800e27c:	0800e3b9 	.word	0x0800e3b9
 800e280:	0800e3b9 	.word	0x0800e3b9
 800e284:	0800e3b9 	.word	0x0800e3b9
 800e288:	0800e3b9 	.word	0x0800e3b9
 800e28c:	0800e3b9 	.word	0x0800e3b9
 800e290:	0800e2c7 	.word	0x0800e2c7
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800e294:	f7f4 f908 	bl	80024a8 <tud_descriptor_device_cb>
 800e298:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800e29a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d10a      	bne.n	800e2b6 <process_get_descriptor+0xa2>
 800e2a0:	4b48      	ldr	r3, [pc, #288]	@ (800e3c4 <process_get_descriptor+0x1b0>)
 800e2a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e2a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	f003 0301 	and.w	r3, r3, #1
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d000      	beq.n	800e2b2 <process_get_descriptor+0x9e>
 800e2b0:	be00      	bkpt	0x0000
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	e081      	b.n	800e3ba <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800e2b6:	79f8      	ldrb	r0, [r7, #7]
 800e2b8:	2312      	movs	r3, #18
 800e2ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2bc:	6839      	ldr	r1, [r7, #0]
 800e2be:	f000 ff17 	bl	800f0f0 <tud_control_xfer>
 800e2c2:	4603      	mov	r3, r0
 800e2c4:	e079      	b.n	800e3ba <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800e2c6:	f7fe ffab 	bl	800d220 <tud_descriptor_bos_cb>
 800e2ca:	4603      	mov	r3, r0
 800e2cc:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800e2ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d101      	bne.n	800e2d8 <process_get_descriptor+0xc4>
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	e070      	b.n	800e3ba <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800e2d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e2da:	3302      	adds	r3, #2
 800e2dc:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800e2de:	6a3b      	ldr	r3, [r7, #32]
 800e2e0:	881b      	ldrh	r3, [r3, #0]
 800e2e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800e2e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e2e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800e2ec:	79f8      	ldrb	r0, [r7, #7]
 800e2ee:	6839      	ldr	r1, [r7, #0]
 800e2f0:	f000 fefe 	bl	800f0f0 <tud_control_xfer>
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	e060      	b.n	800e3ba <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800e2f8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e2fc:	2b02      	cmp	r3, #2
 800e2fe:	d114      	bne.n	800e32a <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800e300:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e304:	4618      	mov	r0, r3
 800e306:	f7f4 f8ff 	bl	8002508 <tud_descriptor_configuration_cb>
 800e30a:	4603      	mov	r3, r0
 800e30c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800e30e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e310:	2b00      	cmp	r3, #0
 800e312:	d116      	bne.n	800e342 <process_get_descriptor+0x12e>
 800e314:	4b2b      	ldr	r3, [pc, #172]	@ (800e3c4 <process_get_descriptor+0x1b0>)
 800e316:	637b      	str	r3, [r7, #52]	@ 0x34
 800e318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	f003 0301 	and.w	r3, r3, #1
 800e320:	2b00      	cmp	r3, #0
 800e322:	d000      	beq.n	800e326 <process_get_descriptor+0x112>
 800e324:	be00      	bkpt	0x0000
 800e326:	2300      	movs	r3, #0
 800e328:	e047      	b.n	800e3ba <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800e32a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e32e:	4618      	mov	r0, r3
 800e330:	f7fe ff86 	bl	800d240 <tud_descriptor_other_speed_configuration_cb>
 800e334:	4603      	mov	r3, r0
 800e336:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800e338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d101      	bne.n	800e342 <process_get_descriptor+0x12e>
 800e33e:	2300      	movs	r3, #0
 800e340:	e03b      	b.n	800e3ba <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800e342:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e344:	3302      	adds	r3, #2
 800e346:	61fb      	str	r3, [r7, #28]
 800e348:	69fb      	ldr	r3, [r7, #28]
 800e34a:	881b      	ldrh	r3, [r3, #0]
 800e34c:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800e34e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e350:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800e352:	79f8      	ldrb	r0, [r7, #7]
 800e354:	6839      	ldr	r1, [r7, #0]
 800e356:	f000 fecb 	bl	800f0f0 <tud_control_xfer>
 800e35a:	4603      	mov	r3, r0
 800e35c:	e02d      	b.n	800e3ba <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	889b      	ldrh	r3, [r3, #4]
 800e362:	b29a      	uxth	r2, r3
 800e364:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800e368:	4611      	mov	r1, r2
 800e36a:	4618      	mov	r0, r3
 800e36c:	f7f4 f8f2 	bl	8002554 <tud_descriptor_string_cb>
 800e370:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800e372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e374:	2b00      	cmp	r3, #0
 800e376:	d101      	bne.n	800e37c <process_get_descriptor+0x168>
 800e378:	2300      	movs	r3, #0
 800e37a:	e01e      	b.n	800e3ba <process_get_descriptor+0x1a6>
 800e37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e37e:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800e380:	69bb      	ldr	r3, [r7, #24]
 800e382:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800e384:	79f8      	ldrb	r0, [r7, #7]
 800e386:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e388:	6839      	ldr	r1, [r7, #0]
 800e38a:	f000 feb1 	bl	800f0f0 <tud_control_xfer>
 800e38e:	4603      	mov	r3, r0
 800e390:	e013      	b.n	800e3ba <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800e392:	f7fe ff4d 	bl	800d230 <tud_descriptor_device_qualifier_cb>
 800e396:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800e398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d101      	bne.n	800e3a2 <process_get_descriptor+0x18e>
 800e39e:	2300      	movs	r3, #0
 800e3a0:	e00b      	b.n	800e3ba <process_get_descriptor+0x1a6>
 800e3a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3a4:	617b      	str	r3, [r7, #20]
 800e3a6:	697b      	ldr	r3, [r7, #20]
 800e3a8:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800e3aa:	79f8      	ldrb	r0, [r7, #7]
 800e3ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e3ae:	6839      	ldr	r1, [r7, #0]
 800e3b0:	f000 fe9e 	bl	800f0f0 <tud_control_xfer>
 800e3b4:	4603      	mov	r3, r0
 800e3b6:	e000      	b.n	800e3ba <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800e3b8:	2300      	movs	r3, #0
  }
}
 800e3ba:	4618      	mov	r0, r3
 800e3bc:	3750      	adds	r7, #80	@ 0x50
 800e3be:	46bd      	mov	sp, r7
 800e3c0:	bd80      	pop	{r7, pc}
 800e3c2:	bf00      	nop
 800e3c4:	e000edf0 	.word	0xe000edf0

0800e3c8 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800e3c8:	b590      	push	{r4, r7, lr}
 800e3ca:	b0a5      	sub	sp, #148	@ 0x94
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]
 800e3d0:	460b      	mov	r3, r1
 800e3d2:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	785b      	ldrb	r3, [r3, #1]
 800e3de:	3b02      	subs	r3, #2
 800e3e0:	2b05      	cmp	r3, #5
 800e3e2:	f200 823c 	bhi.w	800e85e <dcd_event_handler+0x496>
 800e3e6:	a201      	add	r2, pc, #4	@ (adr r2, 800e3ec <dcd_event_handler+0x24>)
 800e3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3ec:	0800e405 	.word	0x0800e405
 800e3f0:	0800e475 	.word	0x0800e475
 800e3f4:	0800e431 	.word	0x0800e431
 800e3f8:	0800e453 	.word	0x0800e453
 800e3fc:	0800e6d5 	.word	0x0800e6d5
 800e400:	0800e6eb 	.word	0x0800e6eb
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800e404:	4aad      	ldr	r2, [pc, #692]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e406:	7813      	ldrb	r3, [r2, #0]
 800e408:	f023 0301 	bic.w	r3, r3, #1
 800e40c:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800e40e:	4aab      	ldr	r2, [pc, #684]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e410:	7813      	ldrb	r3, [r2, #0]
 800e412:	f023 0302 	bic.w	r3, r3, #2
 800e416:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800e418:	4ba8      	ldr	r3, [pc, #672]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e41a:	2200      	movs	r2, #0
 800e41c:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800e41e:	4aa7      	ldr	r2, [pc, #668]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e420:	7813      	ldrb	r3, [r2, #0]
 800e422:	f023 0304 	bic.w	r3, r3, #4
 800e426:	7013      	strb	r3, [r2, #0]
      send = true;
 800e428:	2301      	movs	r3, #1
 800e42a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e42e:	e221      	b.n	800e874 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800e430:	4ba2      	ldr	r3, [pc, #648]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e432:	781b      	ldrb	r3, [r3, #0]
 800e434:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e438:	b2db      	uxtb	r3, r3
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	f000 8213 	beq.w	800e866 <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800e440:	4a9e      	ldr	r2, [pc, #632]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e442:	7813      	ldrb	r3, [r2, #0]
 800e444:	f043 0304 	orr.w	r3, r3, #4
 800e448:	7013      	strb	r3, [r2, #0]
        send = true;
 800e44a:	2301      	movs	r3, #1
 800e44c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800e450:	e209      	b.n	800e866 <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800e452:	4b9a      	ldr	r3, [pc, #616]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e454:	781b      	ldrb	r3, [r3, #0]
 800e456:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e45a:	b2db      	uxtb	r3, r3
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	f000 8204 	beq.w	800e86a <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800e462:	4a96      	ldr	r2, [pc, #600]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e464:	7813      	ldrb	r3, [r2, #0]
 800e466:	f023 0304 	bic.w	r3, r3, #4
 800e46a:	7013      	strb	r3, [r2, #0]
        send = true;
 800e46c:	2301      	movs	r3, #1
 800e46e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800e472:	e1fa      	b.n	800e86a <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800e474:	2300      	movs	r3, #0
 800e476:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e47a:	e044      	b.n	800e506 <dcd_event_handler+0x13e>
 800e47c:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e480:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800e484:	2300      	movs	r3, #0
 800e486:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800e488:	4b8d      	ldr	r3, [pc, #564]	@ (800e6c0 <dcd_event_handler+0x2f8>)
 800e48a:	781b      	ldrb	r3, [r3, #0]
 800e48c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e490:	429a      	cmp	r2, r3
 800e492:	d20a      	bcs.n	800e4aa <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800e494:	4b8b      	ldr	r3, [pc, #556]	@ (800e6c4 <dcd_event_handler+0x2fc>)
 800e496:	6819      	ldr	r1, [r3, #0]
 800e498:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e49c:	4613      	mov	r3, r2
 800e49e:	00db      	lsls	r3, r3, #3
 800e4a0:	4413      	add	r3, r2
 800e4a2:	009b      	lsls	r3, r3, #2
 800e4a4:	440b      	add	r3, r1
 800e4a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e4a8:	e013      	b.n	800e4d2 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800e4aa:	4b85      	ldr	r3, [pc, #532]	@ (800e6c0 <dcd_event_handler+0x2f8>)
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e4b2:	1ad3      	subs	r3, r2, r3
 800e4b4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e4b8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800e4bc:	2b03      	cmp	r3, #3
 800e4be:	d808      	bhi.n	800e4d2 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800e4c0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800e4c4:	4613      	mov	r3, r2
 800e4c6:	00db      	lsls	r3, r3, #3
 800e4c8:	4413      	add	r3, r2
 800e4ca:	009b      	lsls	r3, r3, #2
 800e4cc:	4a7e      	ldr	r2, [pc, #504]	@ (800e6c8 <dcd_event_handler+0x300>)
 800e4ce:	4413      	add	r3, r2
 800e4d0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800e4d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800e4d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800e4d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d00d      	beq.n	800e4fc <dcd_event_handler+0x134>
 800e4e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e4e4:	6a1b      	ldr	r3, [r3, #32]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d008      	beq.n	800e4fc <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800e4ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e4ee:	6a1b      	ldr	r3, [r3, #32]
 800e4f0:	687a      	ldr	r2, [r7, #4]
 800e4f2:	7810      	ldrb	r0, [r2, #0]
 800e4f4:	687a      	ldr	r2, [r7, #4]
 800e4f6:	6852      	ldr	r2, [r2, #4]
 800e4f8:	4611      	mov	r1, r2
 800e4fa:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800e4fc:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e500:	3301      	adds	r3, #1
 800e502:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e506:	4b6e      	ldr	r3, [pc, #440]	@ (800e6c0 <dcd_event_handler+0x2f8>)
 800e508:	781b      	ldrb	r3, [r3, #0]
 800e50a:	3304      	adds	r3, #4
 800e50c:	b2db      	uxtb	r3, r3
 800e50e:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800e512:	429a      	cmp	r2, r3
 800e514:	d3b2      	bcc.n	800e47c <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800e516:	4b69      	ldr	r3, [pc, #420]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e518:	781b      	ldrb	r3, [r3, #0]
 800e51a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800e51e:	b2db      	uxtb	r3, r3
 800e520:	2b00      	cmp	r3, #0
 800e522:	d05a      	beq.n	800e5da <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800e524:	4a65      	ldr	r2, [pc, #404]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e526:	7813      	ldrb	r3, [r2, #0]
 800e528:	f023 0304 	bic.w	r3, r3, #4
 800e52c:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800e52e:	f107 0314 	add.w	r3, r7, #20
 800e532:	2200      	movs	r2, #0
 800e534:	601a      	str	r2, [r3, #0]
 800e536:	605a      	str	r2, [r3, #4]
 800e538:	609a      	str	r2, [r3, #8]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	781b      	ldrb	r3, [r3, #0]
 800e53e:	753b      	strb	r3, [r7, #20]
 800e540:	2305      	movs	r3, #5
 800e542:	757b      	strb	r3, [r7, #21]
 800e544:	f107 0314 	add.w	r3, r7, #20
 800e548:	677b      	str	r3, [r7, #116]	@ 0x74
 800e54a:	78fb      	ldrb	r3, [r7, #3]
 800e54c:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e550:	4b5e      	ldr	r3, [pc, #376]	@ (800e6cc <dcd_event_handler+0x304>)
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e558:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e55a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800e55e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800e562:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e566:	f083 0301 	eor.w	r3, r3, #1
 800e56a:	b2db      	uxtb	r3, r3
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d003      	beq.n	800e578 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800e570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	2000      	movs	r0, #0
 800e576:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e578:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e57a:	3304      	adds	r3, #4
 800e57c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e57e:	4618      	mov	r0, r3
 800e580:	f7fe fd0a 	bl	800cf98 <tu_fifo_write>
 800e584:	4603      	mov	r3, r0
 800e586:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800e58a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800e58e:	f083 0301 	eor.w	r3, r3, #1
 800e592:	b2db      	uxtb	r3, r3
 800e594:	2b00      	cmp	r3, #0
 800e596:	d003      	beq.n	800e5a0 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800e598:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	2001      	movs	r0, #1
 800e59e:	4798      	blx	r3
  }

  return success;
 800e5a0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800e5a4:	f083 0301 	eor.w	r3, r3, #1
 800e5a8:	b2db      	uxtb	r3, r3
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d009      	beq.n	800e5c2 <dcd_event_handler+0x1fa>
 800e5ae:	4b48      	ldr	r3, [pc, #288]	@ (800e6d0 <dcd_event_handler+0x308>)
 800e5b0:	663b      	str	r3, [r7, #96]	@ 0x60
 800e5b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	f003 0301 	and.w	r3, r3, #1
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d00c      	beq.n	800e5d8 <dcd_event_handler+0x210>
 800e5be:	be00      	bkpt	0x0000
 800e5c0:	e00a      	b.n	800e5d8 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e5c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e5c4:	7818      	ldrb	r0, [r3, #0]
 800e5c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e5c8:	785b      	ldrb	r3, [r3, #1]
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800e5d0:	461a      	mov	r2, r3
 800e5d2:	f7fe fe0d 	bl	800d1f0 <tud_event_hook_cb>
  return true;
 800e5d6:	e000      	b.n	800e5da <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e5d8:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800e5da:	4b38      	ldr	r3, [pc, #224]	@ (800e6bc <dcd_event_handler+0x2f4>)
 800e5dc:	78db      	ldrb	r3, [r3, #3]
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800e5e8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e5ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e5ee:	fa22 f303 	lsr.w	r3, r2, r3
 800e5f2:	f003 0301 	and.w	r3, r3, #1
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	bf14      	ite	ne
 800e5fa:	2301      	movne	r3, #1
 800e5fc:	2300      	moveq	r3, #0
 800e5fe:	b2db      	uxtb	r3, r3
 800e600:	2b00      	cmp	r3, #0
 800e602:	f000 8134 	beq.w	800e86e <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800e606:	f107 0308 	add.w	r3, r7, #8
 800e60a:	2200      	movs	r2, #0
 800e60c:	601a      	str	r2, [r3, #0]
 800e60e:	605a      	str	r2, [r3, #4]
 800e610:	609a      	str	r2, [r3, #8]
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	781b      	ldrb	r3, [r3, #0]
 800e616:	723b      	strb	r3, [r7, #8]
 800e618:	2303      	movs	r3, #3
 800e61a:	727b      	strb	r3, [r7, #9]
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	685b      	ldr	r3, [r3, #4]
 800e620:	60fb      	str	r3, [r7, #12]
 800e622:	f107 0308 	add.w	r3, r7, #8
 800e626:	657b      	str	r3, [r7, #84]	@ 0x54
 800e628:	78fb      	ldrb	r3, [r7, #3]
 800e62a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e62e:	4b27      	ldr	r3, [pc, #156]	@ (800e6cc <dcd_event_handler+0x304>)
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e634:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e636:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e638:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e63c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800e640:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e644:	f083 0301 	eor.w	r3, r3, #1
 800e648:	b2db      	uxtb	r3, r3
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d003      	beq.n	800e656 <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800e64e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	2000      	movs	r0, #0
 800e654:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e658:	3304      	adds	r3, #4
 800e65a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e65c:	4618      	mov	r0, r3
 800e65e:	f7fe fc9b 	bl	800cf98 <tu_fifo_write>
 800e662:	4603      	mov	r3, r0
 800e664:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800e668:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800e66c:	f083 0301 	eor.w	r3, r3, #1
 800e670:	b2db      	uxtb	r3, r3
 800e672:	2b00      	cmp	r3, #0
 800e674:	d003      	beq.n	800e67e <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800e676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	2001      	movs	r0, #1
 800e67c:	4798      	blx	r3
  return success;
 800e67e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800e682:	f083 0301 	eor.w	r3, r3, #1
 800e686:	b2db      	uxtb	r3, r3
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d009      	beq.n	800e6a0 <dcd_event_handler+0x2d8>
 800e68c:	4b10      	ldr	r3, [pc, #64]	@ (800e6d0 <dcd_event_handler+0x308>)
 800e68e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	f003 0301 	and.w	r3, r3, #1
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d00c      	beq.n	800e6b6 <dcd_event_handler+0x2ee>
 800e69c:	be00      	bkpt	0x0000
 800e69e:	e00a      	b.n	800e6b6 <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e6a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6a2:	7818      	ldrb	r0, [r3, #0]
 800e6a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6a6:	785b      	ldrb	r3, [r3, #1]
 800e6a8:	4619      	mov	r1, r3
 800e6aa:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e6ae:	461a      	mov	r2, r3
 800e6b0:	f7fe fd9e 	bl	800d1f0 <tud_event_hook_cb>
  return true;
 800e6b4:	e000      	b.n	800e6b8 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e6b6:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800e6b8:	e0d9      	b.n	800e86e <dcd_event_handler+0x4a6>
 800e6ba:	bf00      	nop
 800e6bc:	20011dc8 	.word	0x20011dc8
 800e6c0:	20011dfc 	.word	0x20011dfc
 800e6c4:	20011df8 	.word	0x20011df8
 800e6c8:	08013908 	.word	0x08013908
 800e6cc:	20011ec0 	.word	0x20011ec0
 800e6d0:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800e6d4:	4b90      	ldr	r3, [pc, #576]	@ (800e918 <dcd_event_handler+0x550>)
 800e6d6:	781b      	ldrb	r3, [r3, #0]
 800e6d8:	b2db      	uxtb	r3, r3
 800e6da:	3301      	adds	r3, #1
 800e6dc:	b2da      	uxtb	r2, r3
 800e6de:	4b8e      	ldr	r3, [pc, #568]	@ (800e918 <dcd_event_handler+0x550>)
 800e6e0:	701a      	strb	r2, [r3, #0]
      send = true;
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e6e8:	e0c4      	b.n	800e874 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	791b      	ldrb	r3, [r3, #4]
 800e6ee:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800e6f2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e6f6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e6fa:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800e6fe:	f003 030f 	and.w	r3, r3, #15
 800e702:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800e704:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800e708:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e70c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e710:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e714:	09db      	lsrs	r3, r3, #7
 800e716:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800e718:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800e71c:	2301      	movs	r3, #1
 800e71e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800e722:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e726:	2b00      	cmp	r3, #0
 800e728:	f000 80a3 	beq.w	800e872 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800e72c:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e730:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e734:	4979      	ldr	r1, [pc, #484]	@ (800e91c <dcd_event_handler+0x554>)
 800e736:	0052      	lsls	r2, r2, #1
 800e738:	440a      	add	r2, r1
 800e73a:	4413      	add	r3, r2
 800e73c:	3314      	adds	r3, #20
 800e73e:	781b      	ldrb	r3, [r3, #0]
 800e740:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800e744:	2300      	movs	r3, #0
 800e746:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800e748:	4b75      	ldr	r3, [pc, #468]	@ (800e920 <dcd_event_handler+0x558>)
 800e74a:	781b      	ldrb	r3, [r3, #0]
 800e74c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e750:	429a      	cmp	r2, r3
 800e752:	d20a      	bcs.n	800e76a <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800e754:	4b73      	ldr	r3, [pc, #460]	@ (800e924 <dcd_event_handler+0x55c>)
 800e756:	6819      	ldr	r1, [r3, #0]
 800e758:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e75c:	4613      	mov	r3, r2
 800e75e:	00db      	lsls	r3, r3, #3
 800e760:	4413      	add	r3, r2
 800e762:	009b      	lsls	r3, r3, #2
 800e764:	440b      	add	r3, r1
 800e766:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e768:	e013      	b.n	800e792 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800e76a:	4b6d      	ldr	r3, [pc, #436]	@ (800e920 <dcd_event_handler+0x558>)
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e772:	1ad3      	subs	r3, r2, r3
 800e774:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800e778:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800e77c:	2b03      	cmp	r3, #3
 800e77e:	d808      	bhi.n	800e792 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800e780:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800e784:	4613      	mov	r3, r2
 800e786:	00db      	lsls	r3, r3, #3
 800e788:	4413      	add	r3, r2
 800e78a:	009b      	lsls	r3, r3, #2
 800e78c:	4a66      	ldr	r2, [pc, #408]	@ (800e928 <dcd_event_handler+0x560>)
 800e78e:	4413      	add	r3, r2
 800e790:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800e792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800e794:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800e798:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d068      	beq.n	800e872 <dcd_event_handler+0x4aa>
 800e7a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e7a4:	69db      	ldr	r3, [r3, #28]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d063      	beq.n	800e872 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800e7aa:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e7ae:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e7b2:	495a      	ldr	r1, [pc, #360]	@ (800e91c <dcd_event_handler+0x554>)
 800e7b4:	0052      	lsls	r2, r2, #1
 800e7b6:	440a      	add	r2, r1
 800e7b8:	4413      	add	r3, r2
 800e7ba:	f103 0220 	add.w	r2, r3, #32
 800e7be:	7813      	ldrb	r3, [r2, #0]
 800e7c0:	f023 0301 	bic.w	r3, r3, #1
 800e7c4:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800e7c6:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e7ca:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e7ce:	4953      	ldr	r1, [pc, #332]	@ (800e91c <dcd_event_handler+0x554>)
 800e7d0:	0052      	lsls	r2, r2, #1
 800e7d2:	440a      	add	r2, r1
 800e7d4:	4413      	add	r3, r2
 800e7d6:	f103 0220 	add.w	r2, r3, #32
 800e7da:	7813      	ldrb	r3, [r2, #0]
 800e7dc:	f023 0304 	bic.w	r3, r3, #4
 800e7e0:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800e7e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e7e6:	69dc      	ldr	r4, [r3, #28]
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	7818      	ldrb	r0, [r3, #0]
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	795a      	ldrb	r2, [r3, #5]
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	689b      	ldr	r3, [r3, #8]
 800e7f4:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800e7f8:	47a0      	blx	r4
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	bf14      	ite	ne
 800e800:	2301      	movne	r3, #1
 800e802:	2300      	moveq	r3, #0
 800e804:	b2db      	uxtb	r3, r3
 800e806:	f083 0301 	eor.w	r3, r3, #1
 800e80a:	b2db      	uxtb	r3, r3
 800e80c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800e810:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e814:	f003 0301 	and.w	r3, r3, #1
 800e818:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800e81c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e820:	2b00      	cmp	r3, #0
 800e822:	d026      	beq.n	800e872 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800e824:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e828:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e82c:	493b      	ldr	r1, [pc, #236]	@ (800e91c <dcd_event_handler+0x554>)
 800e82e:	0052      	lsls	r2, r2, #1
 800e830:	440a      	add	r2, r1
 800e832:	4413      	add	r3, r2
 800e834:	f103 0220 	add.w	r2, r3, #32
 800e838:	7813      	ldrb	r3, [r2, #0]
 800e83a:	f043 0301 	orr.w	r3, r3, #1
 800e83e:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800e840:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800e844:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800e848:	4934      	ldr	r1, [pc, #208]	@ (800e91c <dcd_event_handler+0x554>)
 800e84a:	0052      	lsls	r2, r2, #1
 800e84c:	440a      	add	r2, r1
 800e84e:	4413      	add	r3, r2
 800e850:	f103 0220 	add.w	r2, r3, #32
 800e854:	7813      	ldrb	r3, [r2, #0]
 800e856:	f043 0304 	orr.w	r3, r3, #4
 800e85a:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800e85c:	e009      	b.n	800e872 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800e85e:	2301      	movs	r3, #1
 800e860:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800e864:	e006      	b.n	800e874 <dcd_event_handler+0x4ac>
      break;
 800e866:	bf00      	nop
 800e868:	e004      	b.n	800e874 <dcd_event_handler+0x4ac>
      break;
 800e86a:	bf00      	nop
 800e86c:	e002      	b.n	800e874 <dcd_event_handler+0x4ac>
      break;
 800e86e:	bf00      	nop
 800e870:	e000      	b.n	800e874 <dcd_event_handler+0x4ac>
      break;
 800e872:	bf00      	nop
  }

  if (send) {
 800e874:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d049      	beq.n	800e910 <dcd_event_handler+0x548>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e880:	78fb      	ldrb	r3, [r7, #3]
 800e882:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e886:	4b29      	ldr	r3, [pc, #164]	@ (800e92c <dcd_event_handler+0x564>)
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e88c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e88e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e890:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e894:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800e898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e89c:	f083 0301 	eor.w	r3, r3, #1
 800e8a0:	b2db      	uxtb	r3, r3
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d003      	beq.n	800e8ae <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800e8a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	2000      	movs	r0, #0
 800e8ac:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800e8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8b0:	3304      	adds	r3, #4
 800e8b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	f7fe fb6f 	bl	800cf98 <tu_fifo_write>
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800e8c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e8c4:	f083 0301 	eor.w	r3, r3, #1
 800e8c8:	b2db      	uxtb	r3, r3
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d003      	beq.n	800e8d6 <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800e8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	2001      	movs	r0, #1
 800e8d4:	4798      	blx	r3
  return success;
 800e8d6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e8da:	f083 0301 	eor.w	r3, r3, #1
 800e8de:	b2db      	uxtb	r3, r3
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d009      	beq.n	800e8f8 <dcd_event_handler+0x530>
 800e8e4:	4b12      	ldr	r3, [pc, #72]	@ (800e930 <dcd_event_handler+0x568>)
 800e8e6:	623b      	str	r3, [r7, #32]
 800e8e8:	6a3b      	ldr	r3, [r7, #32]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f003 0301 	and.w	r3, r3, #1
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d00c      	beq.n	800e90e <dcd_event_handler+0x546>
 800e8f4:	be00      	bkpt	0x0000
 800e8f6:	e00a      	b.n	800e90e <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800e8f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8fa:	7818      	ldrb	r0, [r3, #0]
 800e8fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8fe:	785b      	ldrb	r3, [r3, #1]
 800e900:	4619      	mov	r1, r3
 800e902:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800e906:	461a      	mov	r2, r3
 800e908:	f7fe fc72 	bl	800d1f0 <tud_event_hook_cb>
  return true;
 800e90c:	e000      	b.n	800e910 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800e90e:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800e910:	bf00      	nop
 800e912:	3794      	adds	r7, #148	@ 0x94
 800e914:	46bd      	mov	sp, r7
 800e916:	bd90      	pop	{r4, r7, pc}
 800e918:	20011df4 	.word	0x20011df4
 800e91c:	20011dc8 	.word	0x20011dc8
 800e920:	20011dfc 	.word	0x20011dfc
 800e924:	20011df8 	.word	0x20011df8
 800e928:	08013908 	.word	0x08013908
 800e92c:	20011ec0 	.word	0x20011ec0
 800e930:	e000edf0 	.word	0xe000edf0

0800e934 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800e934:	b580      	push	{r7, lr}
 800e936:	b082      	sub	sp, #8
 800e938:	af00      	add	r7, sp, #0
 800e93a:	4603      	mov	r3, r0
 800e93c:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800e93e:	79fb      	ldrb	r3, [r7, #7]
 800e940:	2b00      	cmp	r3, #0
 800e942:	d005      	beq.n	800e950 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800e944:	4b07      	ldr	r3, [pc, #28]	@ (800e964 <usbd_int_set+0x30>)
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	4618      	mov	r0, r3
 800e94a:	f001 fa97 	bl	800fe7c <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800e94e:	e004      	b.n	800e95a <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800e950:	4b04      	ldr	r3, [pc, #16]	@ (800e964 <usbd_int_set+0x30>)
 800e952:	781b      	ldrb	r3, [r3, #0]
 800e954:	4618      	mov	r0, r3
 800e956:	f001 fab9 	bl	800fecc <dcd_int_disable>
}
 800e95a:	bf00      	nop
 800e95c:	3708      	adds	r7, #8
 800e95e:	46bd      	mov	sp, r7
 800e960:	bd80      	pop	{r7, pc}
 800e962:	bf00      	nop
 800e964:	2000002d 	.word	0x2000002d

0800e968 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800e968:	b580      	push	{r7, lr}
 800e96a:	b084      	sub	sp, #16
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	4603      	mov	r3, r0
 800e970:	71fb      	strb	r3, [r7, #7]
 800e972:	4b0e      	ldr	r3, [pc, #56]	@ (800e9ac <usbd_spin_lock+0x44>)
 800e974:	60fb      	str	r3, [r7, #12]
 800e976:	79fb      	ldrb	r3, [r7, #7]
 800e978:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800e97a:	7afb      	ldrb	r3, [r7, #11]
 800e97c:	f083 0301 	eor.w	r3, r3, #1
 800e980:	b2db      	uxtb	r3, r3
 800e982:	2b00      	cmp	r3, #0
 800e984:	d007      	beq.n	800e996 <usbd_spin_lock+0x2e>
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	685b      	ldr	r3, [r3, #4]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d103      	bne.n	800e996 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	2000      	movs	r0, #0
 800e994:	4798      	blx	r3
  ctx->nested_count++;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	685b      	ldr	r3, [r3, #4]
 800e99a:	1c5a      	adds	r2, r3, #1
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	605a      	str	r2, [r3, #4]
}
 800e9a0:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800e9a2:	bf00      	nop
 800e9a4:	3710      	adds	r7, #16
 800e9a6:	46bd      	mov	sp, r7
 800e9a8:	bd80      	pop	{r7, pc}
 800e9aa:	bf00      	nop
 800e9ac:	20000030 	.word	0x20000030

0800e9b0 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800e9b0:	b580      	push	{r7, lr}
 800e9b2:	b084      	sub	sp, #16
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	71fb      	strb	r3, [r7, #7]
 800e9ba:	4b10      	ldr	r3, [pc, #64]	@ (800e9fc <usbd_spin_unlock+0x4c>)
 800e9bc:	60fb      	str	r3, [r7, #12]
 800e9be:	79fb      	ldrb	r3, [r7, #7]
 800e9c0:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	685b      	ldr	r3, [r3, #4]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d013      	beq.n	800e9f2 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	685b      	ldr	r3, [r3, #4]
 800e9ce:	1e5a      	subs	r2, r3, #1
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800e9d4:	7afb      	ldrb	r3, [r7, #11]
 800e9d6:	f083 0301 	eor.w	r3, r3, #1
 800e9da:	b2db      	uxtb	r3, r3
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d009      	beq.n	800e9f4 <usbd_spin_unlock+0x44>
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	685b      	ldr	r3, [r3, #4]
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d105      	bne.n	800e9f4 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	2001      	movs	r0, #1
 800e9ee:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800e9f0:	e000      	b.n	800e9f4 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800e9f2:	bf00      	nop
 800e9f4:	bf00      	nop
 800e9f6:	3710      	adds	r7, #16
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}
 800e9fc:	20000030 	.word	0x20000030

0800ea00 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b08a      	sub	sp, #40	@ 0x28
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6039      	str	r1, [r7, #0]
 800ea08:	4611      	mov	r1, r2
 800ea0a:	461a      	mov	r2, r3
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	71fb      	strb	r3, [r7, #7]
 800ea10:	460b      	mov	r3, r1
 800ea12:	71bb      	strb	r3, [r7, #6]
 800ea14:	4613      	mov	r3, r2
 800ea16:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800ea18:	2300      	movs	r3, #0
 800ea1a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea1c:	e04d      	b.n	800eaba <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800ea22:	6a3b      	ldr	r3, [r7, #32]
 800ea24:	785b      	ldrb	r3, [r3, #1]
 800ea26:	2b05      	cmp	r3, #5
 800ea28:	d108      	bne.n	800ea3c <usbd_open_edpt_pair+0x3c>
 800ea2a:	6a3b      	ldr	r3, [r7, #32]
 800ea2c:	78db      	ldrb	r3, [r3, #3]
 800ea2e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ea32:	b2db      	uxtb	r3, r3
 800ea34:	461a      	mov	r2, r3
 800ea36:	797b      	ldrb	r3, [r7, #5]
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	d00a      	beq.n	800ea52 <usbd_open_edpt_pair+0x52>
 800ea3c:	4b23      	ldr	r3, [pc, #140]	@ (800eacc <usbd_open_edpt_pair+0xcc>)
 800ea3e:	61bb      	str	r3, [r7, #24]
 800ea40:	69bb      	ldr	r3, [r7, #24]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	f003 0301 	and.w	r3, r3, #1
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d000      	beq.n	800ea4e <usbd_open_edpt_pair+0x4e>
 800ea4c:	be00      	bkpt	0x0000
 800ea4e:	2300      	movs	r3, #0
 800ea50:	e038      	b.n	800eac4 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ea52:	79fb      	ldrb	r3, [r7, #7]
 800ea54:	6a39      	ldr	r1, [r7, #32]
 800ea56:	4618      	mov	r0, r3
 800ea58:	f000 f83a 	bl	800ead0 <usbd_edpt_open>
 800ea5c:	4603      	mov	r3, r0
 800ea5e:	f083 0301 	eor.w	r3, r3, #1
 800ea62:	b2db      	uxtb	r3, r3
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d00a      	beq.n	800ea7e <usbd_open_edpt_pair+0x7e>
 800ea68:	4b18      	ldr	r3, [pc, #96]	@ (800eacc <usbd_open_edpt_pair+0xcc>)
 800ea6a:	61fb      	str	r3, [r7, #28]
 800ea6c:	69fb      	ldr	r3, [r7, #28]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	f003 0301 	and.w	r3, r3, #1
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d000      	beq.n	800ea7a <usbd_open_edpt_pair+0x7a>
 800ea78:	be00      	bkpt	0x0000
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	e022      	b.n	800eac4 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800ea7e:	6a3b      	ldr	r3, [r7, #32]
 800ea80:	789b      	ldrb	r3, [r3, #2]
 800ea82:	75fb      	strb	r3, [r7, #23]
 800ea84:	7dfb      	ldrb	r3, [r7, #23]
 800ea86:	09db      	lsrs	r3, r3, #7
 800ea88:	b2db      	uxtb	r3, r3
 800ea8a:	2b01      	cmp	r3, #1
 800ea8c:	d104      	bne.n	800ea98 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800ea8e:	6a3b      	ldr	r3, [r7, #32]
 800ea90:	789a      	ldrb	r2, [r3, #2]
 800ea92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea94:	701a      	strb	r2, [r3, #0]
 800ea96:	e003      	b.n	800eaa0 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800ea98:	6a3b      	ldr	r3, [r7, #32]
 800ea9a:	789a      	ldrb	r2, [r3, #2]
 800ea9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea9e:	701a      	strb	r2, [r3, #0]
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800eaa4:	693b      	ldr	r3, [r7, #16]
 800eaa6:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	461a      	mov	r2, r3
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800eab2:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800eab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eab6:	3301      	adds	r3, #1
 800eab8:	627b      	str	r3, [r7, #36]	@ 0x24
 800eaba:	79bb      	ldrb	r3, [r7, #6]
 800eabc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eabe:	429a      	cmp	r2, r3
 800eac0:	dbad      	blt.n	800ea1e <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800eac2:	2301      	movs	r3, #1
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	3728      	adds	r7, #40	@ 0x28
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}
 800eacc:	e000edf0 	.word	0xe000edf0

0800ead0 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800ead0:	b580      	push	{r7, lr}
 800ead2:	b086      	sub	sp, #24
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	4603      	mov	r3, r0
 800ead8:	6039      	str	r1, [r7, #0]
 800eada:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800eadc:	4b1c      	ldr	r3, [pc, #112]	@ (800eb50 <usbd_edpt_open+0x80>)
 800eade:	781b      	ldrb	r3, [r3, #0]
 800eae0:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	789b      	ldrb	r3, [r3, #2]
 800eae6:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800eae8:	7bfb      	ldrb	r3, [r7, #15]
 800eaea:	f003 030f 	and.w	r3, r3, #15
 800eaee:	b2db      	uxtb	r3, r3
 800eaf0:	2b05      	cmp	r3, #5
 800eaf2:	d90a      	bls.n	800eb0a <usbd_edpt_open+0x3a>
 800eaf4:	4b17      	ldr	r3, [pc, #92]	@ (800eb54 <usbd_edpt_open+0x84>)
 800eaf6:	613b      	str	r3, [r7, #16]
 800eaf8:	693b      	ldr	r3, [r7, #16]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	f003 0301 	and.w	r3, r3, #1
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d000      	beq.n	800eb06 <usbd_edpt_open+0x36>
 800eb04:	be00      	bkpt	0x0000
 800eb06:	2300      	movs	r3, #0
 800eb08:	e01d      	b.n	800eb46 <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800eb0a:	4b13      	ldr	r3, [pc, #76]	@ (800eb58 <usbd_edpt_open+0x88>)
 800eb0c:	789b      	ldrb	r3, [r3, #2]
 800eb0e:	2200      	movs	r2, #0
 800eb10:	4619      	mov	r1, r3
 800eb12:	6838      	ldr	r0, [r7, #0]
 800eb14:	f002 fe3a 	bl	801178c <tu_edpt_validate>
 800eb18:	4603      	mov	r3, r0
 800eb1a:	f083 0301 	eor.w	r3, r3, #1
 800eb1e:	b2db      	uxtb	r3, r3
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d00a      	beq.n	800eb3a <usbd_edpt_open+0x6a>
 800eb24:	4b0b      	ldr	r3, [pc, #44]	@ (800eb54 <usbd_edpt_open+0x84>)
 800eb26:	617b      	str	r3, [r7, #20]
 800eb28:	697b      	ldr	r3, [r7, #20]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	f003 0301 	and.w	r3, r3, #1
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d000      	beq.n	800eb36 <usbd_edpt_open+0x66>
 800eb34:	be00      	bkpt	0x0000
 800eb36:	2300      	movs	r3, #0
 800eb38:	e005      	b.n	800eb46 <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800eb3a:	79fb      	ldrb	r3, [r7, #7]
 800eb3c:	6839      	ldr	r1, [r7, #0]
 800eb3e:	4618      	mov	r0, r3
 800eb40:	f001 faa0 	bl	8010084 <dcd_edpt_open>
 800eb44:	4603      	mov	r3, r0
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3718      	adds	r7, #24
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	2000002d 	.word	0x2000002d
 800eb54:	e000edf0 	.word	0xe000edf0
 800eb58:	20011dc8 	.word	0x20011dc8

0800eb5c <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b086      	sub	sp, #24
 800eb60:	af00      	add	r7, sp, #0
 800eb62:	4603      	mov	r3, r0
 800eb64:	460a      	mov	r2, r1
 800eb66:	71fb      	strb	r3, [r7, #7]
 800eb68:	4613      	mov	r3, r2
 800eb6a:	71bb      	strb	r3, [r7, #6]
 800eb6c:	79bb      	ldrb	r3, [r7, #6]
 800eb6e:	73bb      	strb	r3, [r7, #14]
 800eb70:	7bbb      	ldrb	r3, [r7, #14]
 800eb72:	f003 030f 	and.w	r3, r3, #15
 800eb76:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800eb78:	75fb      	strb	r3, [r7, #23]
 800eb7a:	79bb      	ldrb	r3, [r7, #6]
 800eb7c:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800eb7e:	7bfb      	ldrb	r3, [r7, #15]
 800eb80:	09db      	lsrs	r3, r3, #7
 800eb82:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800eb84:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800eb86:	7dfa      	ldrb	r2, [r7, #23]
 800eb88:	7dbb      	ldrb	r3, [r7, #22]
 800eb8a:	0052      	lsls	r2, r2, #1
 800eb8c:	4413      	add	r3, r2
 800eb8e:	3320      	adds	r3, #32
 800eb90:	4a05      	ldr	r2, [pc, #20]	@ (800eba8 <usbd_edpt_claim+0x4c>)
 800eb92:	4413      	add	r3, r2
 800eb94:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800eb96:	2100      	movs	r1, #0
 800eb98:	6938      	ldr	r0, [r7, #16]
 800eb9a:	f002 fd91 	bl	80116c0 <tu_edpt_claim>
 800eb9e:	4603      	mov	r3, r0
}
 800eba0:	4618      	mov	r0, r3
 800eba2:	3718      	adds	r7, #24
 800eba4:	46bd      	mov	sp, r7
 800eba6:	bd80      	pop	{r7, pc}
 800eba8:	20011dc8 	.word	0x20011dc8

0800ebac <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b086      	sub	sp, #24
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	460a      	mov	r2, r1
 800ebb6:	71fb      	strb	r3, [r7, #7]
 800ebb8:	4613      	mov	r3, r2
 800ebba:	71bb      	strb	r3, [r7, #6]
 800ebbc:	79bb      	ldrb	r3, [r7, #6]
 800ebbe:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ebc0:	7bbb      	ldrb	r3, [r7, #14]
 800ebc2:	f003 030f 	and.w	r3, r3, #15
 800ebc6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ebc8:	75fb      	strb	r3, [r7, #23]
 800ebca:	79bb      	ldrb	r3, [r7, #6]
 800ebcc:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ebce:	7bfb      	ldrb	r3, [r7, #15]
 800ebd0:	09db      	lsrs	r3, r3, #7
 800ebd2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ebd4:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ebd6:	7dfa      	ldrb	r2, [r7, #23]
 800ebd8:	7dbb      	ldrb	r3, [r7, #22]
 800ebda:	0052      	lsls	r2, r2, #1
 800ebdc:	4413      	add	r3, r2
 800ebde:	3320      	adds	r3, #32
 800ebe0:	4a05      	ldr	r2, [pc, #20]	@ (800ebf8 <usbd_edpt_release+0x4c>)
 800ebe2:	4413      	add	r3, r2
 800ebe4:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800ebe6:	2100      	movs	r1, #0
 800ebe8:	6938      	ldr	r0, [r7, #16]
 800ebea:	f002 fda5 	bl	8011738 <tu_edpt_release>
 800ebee:	4603      	mov	r3, r0
}
 800ebf0:	4618      	mov	r0, r3
 800ebf2:	3718      	adds	r7, #24
 800ebf4:	46bd      	mov	sp, r7
 800ebf6:	bd80      	pop	{r7, pc}
 800ebf8:	20011dc8 	.word	0x20011dc8

0800ebfc <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b088      	sub	sp, #32
 800ec00:	af02      	add	r7, sp, #8
 800ec02:	603a      	str	r2, [r7, #0]
 800ec04:	461a      	mov	r2, r3
 800ec06:	4603      	mov	r3, r0
 800ec08:	71fb      	strb	r3, [r7, #7]
 800ec0a:	460b      	mov	r3, r1
 800ec0c:	71bb      	strb	r3, [r7, #6]
 800ec0e:	4613      	mov	r3, r2
 800ec10:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800ec12:	4b34      	ldr	r3, [pc, #208]	@ (800ece4 <usbd_edpt_xfer+0xe8>)
 800ec14:	781b      	ldrb	r3, [r3, #0]
 800ec16:	71fb      	strb	r3, [r7, #7]
 800ec18:	79bb      	ldrb	r3, [r7, #6]
 800ec1a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ec1c:	7abb      	ldrb	r3, [r7, #10]
 800ec1e:	f003 030f 	and.w	r3, r3, #15
 800ec22:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ec24:	75fb      	strb	r3, [r7, #23]
 800ec26:	79bb      	ldrb	r3, [r7, #6]
 800ec28:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ec2a:	7afb      	ldrb	r3, [r7, #11]
 800ec2c:	09db      	lsrs	r3, r3, #7
 800ec2e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ec30:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ec32:	7dfa      	ldrb	r2, [r7, #23]
 800ec34:	7dbb      	ldrb	r3, [r7, #22]
 800ec36:	492c      	ldr	r1, [pc, #176]	@ (800ece8 <usbd_edpt_xfer+0xec>)
 800ec38:	0052      	lsls	r2, r2, #1
 800ec3a:	440a      	add	r2, r1
 800ec3c:	4413      	add	r3, r2
 800ec3e:	3320      	adds	r3, #32
 800ec40:	781b      	ldrb	r3, [r3, #0]
 800ec42:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ec46:	b2db      	uxtb	r3, r3
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d00a      	beq.n	800ec62 <usbd_edpt_xfer+0x66>
 800ec4c:	4b27      	ldr	r3, [pc, #156]	@ (800ecec <usbd_edpt_xfer+0xf0>)
 800ec4e:	60fb      	str	r3, [r7, #12]
 800ec50:	68fb      	ldr	r3, [r7, #12]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	f003 0301 	and.w	r3, r3, #1
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d000      	beq.n	800ec5e <usbd_edpt_xfer+0x62>
 800ec5c:	be00      	bkpt	0x0000
 800ec5e:	2300      	movs	r3, #0
 800ec60:	e03c      	b.n	800ecdc <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ec62:	7dfa      	ldrb	r2, [r7, #23]
 800ec64:	7dbb      	ldrb	r3, [r7, #22]
 800ec66:	4920      	ldr	r1, [pc, #128]	@ (800ece8 <usbd_edpt_xfer+0xec>)
 800ec68:	0052      	lsls	r2, r2, #1
 800ec6a:	440a      	add	r2, r1
 800ec6c:	4413      	add	r3, r2
 800ec6e:	f103 0220 	add.w	r2, r3, #32
 800ec72:	7813      	ldrb	r3, [r2, #0]
 800ec74:	f043 0301 	orr.w	r3, r3, #1
 800ec78:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800ec7a:	88ba      	ldrh	r2, [r7, #4]
 800ec7c:	79b9      	ldrb	r1, [r7, #6]
 800ec7e:	79f8      	ldrb	r0, [r7, #7]
 800ec80:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ec84:	9300      	str	r3, [sp, #0]
 800ec86:	4613      	mov	r3, r2
 800ec88:	683a      	ldr	r2, [r7, #0]
 800ec8a:	f001 fac5 	bl	8010218 <dcd_edpt_xfer>
 800ec8e:	4603      	mov	r3, r0
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d001      	beq.n	800ec98 <usbd_edpt_xfer+0x9c>
    return true;
 800ec94:	2301      	movs	r3, #1
 800ec96:	e021      	b.n	800ecdc <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ec98:	7dfa      	ldrb	r2, [r7, #23]
 800ec9a:	7dbb      	ldrb	r3, [r7, #22]
 800ec9c:	4912      	ldr	r1, [pc, #72]	@ (800ece8 <usbd_edpt_xfer+0xec>)
 800ec9e:	0052      	lsls	r2, r2, #1
 800eca0:	440a      	add	r2, r1
 800eca2:	4413      	add	r3, r2
 800eca4:	f103 0220 	add.w	r2, r3, #32
 800eca8:	7813      	ldrb	r3, [r2, #0]
 800ecaa:	f023 0301 	bic.w	r3, r3, #1
 800ecae:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ecb0:	7dfa      	ldrb	r2, [r7, #23]
 800ecb2:	7dbb      	ldrb	r3, [r7, #22]
 800ecb4:	490c      	ldr	r1, [pc, #48]	@ (800ece8 <usbd_edpt_xfer+0xec>)
 800ecb6:	0052      	lsls	r2, r2, #1
 800ecb8:	440a      	add	r2, r1
 800ecba:	4413      	add	r3, r2
 800ecbc:	f103 0220 	add.w	r2, r3, #32
 800ecc0:	7813      	ldrb	r3, [r2, #0]
 800ecc2:	f023 0304 	bic.w	r3, r3, #4
 800ecc6:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800ecc8:	4b08      	ldr	r3, [pc, #32]	@ (800ecec <usbd_edpt_xfer+0xf0>)
 800ecca:	613b      	str	r3, [r7, #16]
 800eccc:	693b      	ldr	r3, [r7, #16]
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	f003 0301 	and.w	r3, r3, #1
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d000      	beq.n	800ecda <usbd_edpt_xfer+0xde>
 800ecd8:	be00      	bkpt	0x0000
    return false;
 800ecda:	2300      	movs	r3, #0
  }
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	3718      	adds	r7, #24
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}
 800ece4:	2000002d 	.word	0x2000002d
 800ece8:	20011dc8 	.word	0x20011dc8
 800ecec:	e000edf0 	.word	0xe000edf0

0800ecf0 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b088      	sub	sp, #32
 800ecf4:	af02      	add	r7, sp, #8
 800ecf6:	603a      	str	r2, [r7, #0]
 800ecf8:	461a      	mov	r2, r3
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	71fb      	strb	r3, [r7, #7]
 800ecfe:	460b      	mov	r3, r1
 800ed00:	71bb      	strb	r3, [r7, #6]
 800ed02:	4613      	mov	r3, r2
 800ed04:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800ed06:	4b34      	ldr	r3, [pc, #208]	@ (800edd8 <usbd_edpt_xfer_fifo+0xe8>)
 800ed08:	781b      	ldrb	r3, [r3, #0]
 800ed0a:	71fb      	strb	r3, [r7, #7]
 800ed0c:	79bb      	ldrb	r3, [r7, #6]
 800ed0e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ed10:	7abb      	ldrb	r3, [r7, #10]
 800ed12:	f003 030f 	and.w	r3, r3, #15
 800ed16:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ed18:	75fb      	strb	r3, [r7, #23]
 800ed1a:	79bb      	ldrb	r3, [r7, #6]
 800ed1c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ed1e:	7afb      	ldrb	r3, [r7, #11]
 800ed20:	09db      	lsrs	r3, r3, #7
 800ed22:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ed24:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ed26:	7dfa      	ldrb	r2, [r7, #23]
 800ed28:	7dbb      	ldrb	r3, [r7, #22]
 800ed2a:	492c      	ldr	r1, [pc, #176]	@ (800eddc <usbd_edpt_xfer_fifo+0xec>)
 800ed2c:	0052      	lsls	r2, r2, #1
 800ed2e:	440a      	add	r2, r1
 800ed30:	4413      	add	r3, r2
 800ed32:	3320      	adds	r3, #32
 800ed34:	781b      	ldrb	r3, [r3, #0]
 800ed36:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ed3a:	b2db      	uxtb	r3, r3
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d00a      	beq.n	800ed56 <usbd_edpt_xfer_fifo+0x66>
 800ed40:	4b27      	ldr	r3, [pc, #156]	@ (800ede0 <usbd_edpt_xfer_fifo+0xf0>)
 800ed42:	60fb      	str	r3, [r7, #12]
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	f003 0301 	and.w	r3, r3, #1
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d000      	beq.n	800ed52 <usbd_edpt_xfer_fifo+0x62>
 800ed50:	be00      	bkpt	0x0000
 800ed52:	2300      	movs	r3, #0
 800ed54:	e03c      	b.n	800edd0 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ed56:	7dfa      	ldrb	r2, [r7, #23]
 800ed58:	7dbb      	ldrb	r3, [r7, #22]
 800ed5a:	4920      	ldr	r1, [pc, #128]	@ (800eddc <usbd_edpt_xfer_fifo+0xec>)
 800ed5c:	0052      	lsls	r2, r2, #1
 800ed5e:	440a      	add	r2, r1
 800ed60:	4413      	add	r3, r2
 800ed62:	f103 0220 	add.w	r2, r3, #32
 800ed66:	7813      	ldrb	r3, [r2, #0]
 800ed68:	f043 0301 	orr.w	r3, r3, #1
 800ed6c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800ed6e:	88ba      	ldrh	r2, [r7, #4]
 800ed70:	79b9      	ldrb	r1, [r7, #6]
 800ed72:	79f8      	ldrb	r0, [r7, #7]
 800ed74:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ed78:	9300      	str	r3, [sp, #0]
 800ed7a:	4613      	mov	r3, r2
 800ed7c:	683a      	ldr	r2, [r7, #0]
 800ed7e:	f001 faa3 	bl	80102c8 <dcd_edpt_xfer_fifo>
 800ed82:	4603      	mov	r3, r0
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	d001      	beq.n	800ed8c <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800ed88:	2301      	movs	r3, #1
 800ed8a:	e021      	b.n	800edd0 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ed8c:	7dfa      	ldrb	r2, [r7, #23]
 800ed8e:	7dbb      	ldrb	r3, [r7, #22]
 800ed90:	4912      	ldr	r1, [pc, #72]	@ (800eddc <usbd_edpt_xfer_fifo+0xec>)
 800ed92:	0052      	lsls	r2, r2, #1
 800ed94:	440a      	add	r2, r1
 800ed96:	4413      	add	r3, r2
 800ed98:	f103 0220 	add.w	r2, r3, #32
 800ed9c:	7813      	ldrb	r3, [r2, #0]
 800ed9e:	f023 0301 	bic.w	r3, r3, #1
 800eda2:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800eda4:	7dfa      	ldrb	r2, [r7, #23]
 800eda6:	7dbb      	ldrb	r3, [r7, #22]
 800eda8:	490c      	ldr	r1, [pc, #48]	@ (800eddc <usbd_edpt_xfer_fifo+0xec>)
 800edaa:	0052      	lsls	r2, r2, #1
 800edac:	440a      	add	r2, r1
 800edae:	4413      	add	r3, r2
 800edb0:	f103 0220 	add.w	r2, r3, #32
 800edb4:	7813      	ldrb	r3, [r2, #0]
 800edb6:	f023 0304 	bic.w	r3, r3, #4
 800edba:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800edbc:	4b08      	ldr	r3, [pc, #32]	@ (800ede0 <usbd_edpt_xfer_fifo+0xf0>)
 800edbe:	613b      	str	r3, [r7, #16]
 800edc0:	693b      	ldr	r3, [r7, #16]
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	f003 0301 	and.w	r3, r3, #1
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d000      	beq.n	800edce <usbd_edpt_xfer_fifo+0xde>
 800edcc:	be00      	bkpt	0x0000
    return false;
 800edce:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800edd0:	4618      	mov	r0, r3
 800edd2:	3718      	adds	r7, #24
 800edd4:	46bd      	mov	sp, r7
 800edd6:	bd80      	pop	{r7, pc}
 800edd8:	2000002d 	.word	0x2000002d
 800eddc:	20011dc8 	.word	0x20011dc8
 800ede0:	e000edf0 	.word	0xe000edf0

0800ede4 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800ede4:	b480      	push	{r7}
 800ede6:	b085      	sub	sp, #20
 800ede8:	af00      	add	r7, sp, #0
 800edea:	4603      	mov	r3, r0
 800edec:	460a      	mov	r2, r1
 800edee:	71fb      	strb	r3, [r7, #7]
 800edf0:	4613      	mov	r3, r2
 800edf2:	71bb      	strb	r3, [r7, #6]
 800edf4:	79bb      	ldrb	r3, [r7, #6]
 800edf6:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800edf8:	7b3b      	ldrb	r3, [r7, #12]
 800edfa:	f003 030f 	and.w	r3, r3, #15
 800edfe:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ee00:	73fb      	strb	r3, [r7, #15]
 800ee02:	79bb      	ldrb	r3, [r7, #6]
 800ee04:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ee06:	7b7b      	ldrb	r3, [r7, #13]
 800ee08:	09db      	lsrs	r3, r3, #7
 800ee0a:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ee0c:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800ee0e:	7bfa      	ldrb	r2, [r7, #15]
 800ee10:	7bbb      	ldrb	r3, [r7, #14]
 800ee12:	490a      	ldr	r1, [pc, #40]	@ (800ee3c <usbd_edpt_busy+0x58>)
 800ee14:	0052      	lsls	r2, r2, #1
 800ee16:	440a      	add	r2, r1
 800ee18:	4413      	add	r3, r2
 800ee1a:	3320      	adds	r3, #32
 800ee1c:	781b      	ldrb	r3, [r3, #0]
 800ee1e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ee22:	b2db      	uxtb	r3, r3
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	bf14      	ite	ne
 800ee28:	2301      	movne	r3, #1
 800ee2a:	2300      	moveq	r3, #0
 800ee2c:	b2db      	uxtb	r3, r3
}
 800ee2e:	4618      	mov	r0, r3
 800ee30:	3714      	adds	r7, #20
 800ee32:	46bd      	mov	sp, r7
 800ee34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee38:	4770      	bx	lr
 800ee3a:	bf00      	nop
 800ee3c:	20011dc8 	.word	0x20011dc8

0800ee40 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b084      	sub	sp, #16
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	4603      	mov	r3, r0
 800ee48:	460a      	mov	r2, r1
 800ee4a:	71fb      	strb	r3, [r7, #7]
 800ee4c:	4613      	mov	r3, r2
 800ee4e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800ee50:	4b18      	ldr	r3, [pc, #96]	@ (800eeb4 <usbd_edpt_stall+0x74>)
 800ee52:	781b      	ldrb	r3, [r3, #0]
 800ee54:	71fb      	strb	r3, [r7, #7]
 800ee56:	79bb      	ldrb	r3, [r7, #6]
 800ee58:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ee5a:	7b3b      	ldrb	r3, [r7, #12]
 800ee5c:	f003 030f 	and.w	r3, r3, #15
 800ee60:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ee62:	73fb      	strb	r3, [r7, #15]
 800ee64:	79bb      	ldrb	r3, [r7, #6]
 800ee66:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ee68:	7b7b      	ldrb	r3, [r7, #13]
 800ee6a:	09db      	lsrs	r3, r3, #7
 800ee6c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ee6e:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800ee70:	79ba      	ldrb	r2, [r7, #6]
 800ee72:	79fb      	ldrb	r3, [r7, #7]
 800ee74:	4611      	mov	r1, r2
 800ee76:	4618      	mov	r0, r3
 800ee78:	f001 fa88 	bl	801038c <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800ee7c:	7bfa      	ldrb	r2, [r7, #15]
 800ee7e:	7bbb      	ldrb	r3, [r7, #14]
 800ee80:	490d      	ldr	r1, [pc, #52]	@ (800eeb8 <usbd_edpt_stall+0x78>)
 800ee82:	0052      	lsls	r2, r2, #1
 800ee84:	440a      	add	r2, r1
 800ee86:	4413      	add	r3, r2
 800ee88:	f103 0220 	add.w	r2, r3, #32
 800ee8c:	7813      	ldrb	r3, [r2, #0]
 800ee8e:	f043 0302 	orr.w	r3, r3, #2
 800ee92:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800ee94:	7bfa      	ldrb	r2, [r7, #15]
 800ee96:	7bbb      	ldrb	r3, [r7, #14]
 800ee98:	4907      	ldr	r1, [pc, #28]	@ (800eeb8 <usbd_edpt_stall+0x78>)
 800ee9a:	0052      	lsls	r2, r2, #1
 800ee9c:	440a      	add	r2, r1
 800ee9e:	4413      	add	r3, r2
 800eea0:	f103 0220 	add.w	r2, r3, #32
 800eea4:	7813      	ldrb	r3, [r2, #0]
 800eea6:	f043 0301 	orr.w	r3, r3, #1
 800eeaa:	7013      	strb	r3, [r2, #0]
}
 800eeac:	bf00      	nop
 800eeae:	3710      	adds	r7, #16
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	bd80      	pop	{r7, pc}
 800eeb4:	2000002d 	.word	0x2000002d
 800eeb8:	20011dc8 	.word	0x20011dc8

0800eebc <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b084      	sub	sp, #16
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	4603      	mov	r3, r0
 800eec4:	460a      	mov	r2, r1
 800eec6:	71fb      	strb	r3, [r7, #7]
 800eec8:	4613      	mov	r3, r2
 800eeca:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800eecc:	4b18      	ldr	r3, [pc, #96]	@ (800ef30 <usbd_edpt_clear_stall+0x74>)
 800eece:	781b      	ldrb	r3, [r3, #0]
 800eed0:	71fb      	strb	r3, [r7, #7]
 800eed2:	79bb      	ldrb	r3, [r7, #6]
 800eed4:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800eed6:	7b3b      	ldrb	r3, [r7, #12]
 800eed8:	f003 030f 	and.w	r3, r3, #15
 800eedc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800eede:	73fb      	strb	r3, [r7, #15]
 800eee0:	79bb      	ldrb	r3, [r7, #6]
 800eee2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800eee4:	7b7b      	ldrb	r3, [r7, #13]
 800eee6:	09db      	lsrs	r3, r3, #7
 800eee8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800eeea:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800eeec:	79ba      	ldrb	r2, [r7, #6]
 800eeee:	79fb      	ldrb	r3, [r7, #7]
 800eef0:	4611      	mov	r1, r2
 800eef2:	4618      	mov	r0, r3
 800eef4:	f001 fa80 	bl	80103f8 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800eef8:	7bfa      	ldrb	r2, [r7, #15]
 800eefa:	7bbb      	ldrb	r3, [r7, #14]
 800eefc:	490d      	ldr	r1, [pc, #52]	@ (800ef34 <usbd_edpt_clear_stall+0x78>)
 800eefe:	0052      	lsls	r2, r2, #1
 800ef00:	440a      	add	r2, r1
 800ef02:	4413      	add	r3, r2
 800ef04:	f103 0220 	add.w	r2, r3, #32
 800ef08:	7813      	ldrb	r3, [r2, #0]
 800ef0a:	f023 0302 	bic.w	r3, r3, #2
 800ef0e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ef10:	7bfa      	ldrb	r2, [r7, #15]
 800ef12:	7bbb      	ldrb	r3, [r7, #14]
 800ef14:	4907      	ldr	r1, [pc, #28]	@ (800ef34 <usbd_edpt_clear_stall+0x78>)
 800ef16:	0052      	lsls	r2, r2, #1
 800ef18:	440a      	add	r2, r1
 800ef1a:	4413      	add	r3, r2
 800ef1c:	f103 0220 	add.w	r2, r3, #32
 800ef20:	7813      	ldrb	r3, [r2, #0]
 800ef22:	f023 0301 	bic.w	r3, r3, #1
 800ef26:	7013      	strb	r3, [r2, #0]
}
 800ef28:	bf00      	nop
 800ef2a:	3710      	adds	r7, #16
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	bd80      	pop	{r7, pc}
 800ef30:	2000002d 	.word	0x2000002d
 800ef34:	20011dc8 	.word	0x20011dc8

0800ef38 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800ef38:	b480      	push	{r7}
 800ef3a:	b085      	sub	sp, #20
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	4603      	mov	r3, r0
 800ef40:	460a      	mov	r2, r1
 800ef42:	71fb      	strb	r3, [r7, #7]
 800ef44:	4613      	mov	r3, r2
 800ef46:	71bb      	strb	r3, [r7, #6]
 800ef48:	79bb      	ldrb	r3, [r7, #6]
 800ef4a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ef4c:	7b3b      	ldrb	r3, [r7, #12]
 800ef4e:	f003 030f 	and.w	r3, r3, #15
 800ef52:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ef54:	73fb      	strb	r3, [r7, #15]
 800ef56:	79bb      	ldrb	r3, [r7, #6]
 800ef58:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ef5a:	7b7b      	ldrb	r3, [r7, #13]
 800ef5c:	09db      	lsrs	r3, r3, #7
 800ef5e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ef60:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800ef62:	7bfa      	ldrb	r2, [r7, #15]
 800ef64:	7bbb      	ldrb	r3, [r7, #14]
 800ef66:	490a      	ldr	r1, [pc, #40]	@ (800ef90 <usbd_edpt_stalled+0x58>)
 800ef68:	0052      	lsls	r2, r2, #1
 800ef6a:	440a      	add	r2, r1
 800ef6c:	4413      	add	r3, r2
 800ef6e:	3320      	adds	r3, #32
 800ef70:	781b      	ldrb	r3, [r3, #0]
 800ef72:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	bf14      	ite	ne
 800ef7c:	2301      	movne	r3, #1
 800ef7e:	2300      	moveq	r3, #0
 800ef80:	b2db      	uxtb	r3, r3
}
 800ef82:	4618      	mov	r0, r3
 800ef84:	3714      	adds	r7, #20
 800ef86:	46bd      	mov	sp, r7
 800ef88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8c:	4770      	bx	lr
 800ef8e:	bf00      	nop
 800ef90:	20011dc8 	.word	0x20011dc8

0800ef94 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800ef94:	b480      	push	{r7}
 800ef96:	b083      	sub	sp, #12
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	6039      	str	r1, [r7, #0]
 800ef9e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efaa:	4770      	bx	lr

0800efac <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800efac:	b580      	push	{r7, lr}
 800efae:	b086      	sub	sp, #24
 800efb0:	af02      	add	r7, sp, #8
 800efb2:	4603      	mov	r3, r0
 800efb4:	6039      	str	r1, [r7, #0]
 800efb6:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800efc0:	b2db      	uxtb	r3, r3
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d001      	beq.n	800efca <status_stage_xact+0x1e>
 800efc6:	2300      	movs	r3, #0
 800efc8:	e000      	b.n	800efcc <status_stage_xact+0x20>
 800efca:	2380      	movs	r3, #128	@ 0x80
 800efcc:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800efce:	7bf9      	ldrb	r1, [r7, #15]
 800efd0:	79f8      	ldrb	r0, [r7, #7]
 800efd2:	2300      	movs	r3, #0
 800efd4:	9300      	str	r3, [sp, #0]
 800efd6:	2300      	movs	r3, #0
 800efd8:	2200      	movs	r2, #0
 800efda:	f7ff fe0f 	bl	800ebfc <usbd_edpt_xfer>
 800efde:	4603      	mov	r3, r0
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3710      	adds	r7, #16
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800efe8:	b580      	push	{r7, lr}
 800efea:	b082      	sub	sp, #8
 800efec:	af00      	add	r7, sp, #0
 800efee:	4603      	mov	r3, r0
 800eff0:	6039      	str	r1, [r7, #0]
 800eff2:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800eff4:	4b0b      	ldr	r3, [pc, #44]	@ (800f024 <tud_control_status+0x3c>)
 800eff6:	683a      	ldr	r2, [r7, #0]
 800eff8:	6810      	ldr	r0, [r2, #0]
 800effa:	6851      	ldr	r1, [r2, #4]
 800effc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800effe:	4b09      	ldr	r3, [pc, #36]	@ (800f024 <tud_control_status+0x3c>)
 800f000:	2200      	movs	r2, #0
 800f002:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800f004:	4b07      	ldr	r3, [pc, #28]	@ (800f024 <tud_control_status+0x3c>)
 800f006:	2200      	movs	r2, #0
 800f008:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800f00a:	4b06      	ldr	r3, [pc, #24]	@ (800f024 <tud_control_status+0x3c>)
 800f00c:	2200      	movs	r2, #0
 800f00e:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800f010:	79fb      	ldrb	r3, [r7, #7]
 800f012:	6839      	ldr	r1, [r7, #0]
 800f014:	4618      	mov	r0, r3
 800f016:	f7ff ffc9 	bl	800efac <status_stage_xact>
 800f01a:	4603      	mov	r3, r0
}
 800f01c:	4618      	mov	r0, r3
 800f01e:	3708      	adds	r7, #8
 800f020:	46bd      	mov	sp, r7
 800f022:	bd80      	pop	{r7, pc}
 800f024:	20011ec4 	.word	0x20011ec4

0800f028 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800f028:	b590      	push	{r4, r7, lr}
 800f02a:	b08b      	sub	sp, #44	@ 0x2c
 800f02c:	af02      	add	r7, sp, #8
 800f02e:	4603      	mov	r3, r0
 800f030:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800f032:	4b2d      	ldr	r3, [pc, #180]	@ (800f0e8 <data_stage_xact+0xc0>)
 800f034:	899a      	ldrh	r2, [r3, #12]
 800f036:	4b2c      	ldr	r3, [pc, #176]	@ (800f0e8 <data_stage_xact+0xc0>)
 800f038:	89db      	ldrh	r3, [r3, #14]
 800f03a:	1ad3      	subs	r3, r2, r3
 800f03c:	b29b      	uxth	r3, r3
 800f03e:	837b      	strh	r3, [r7, #26]
 800f040:	2340      	movs	r3, #64	@ 0x40
 800f042:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f044:	8b7a      	ldrh	r2, [r7, #26]
 800f046:	8b3b      	ldrh	r3, [r7, #24]
 800f048:	4293      	cmp	r3, r2
 800f04a:	bf28      	it	cs
 800f04c:	4613      	movcs	r3, r2
 800f04e:	b29b      	uxth	r3, r3
 800f050:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800f052:	2300      	movs	r3, #0
 800f054:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800f056:	4b24      	ldr	r3, [pc, #144]	@ (800f0e8 <data_stage_xact+0xc0>)
 800f058:	781b      	ldrb	r3, [r3, #0]
 800f05a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f05e:	b2db      	uxtb	r3, r3
 800f060:	2b00      	cmp	r3, #0
 800f062:	d02f      	beq.n	800f0c4 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800f064:	2380      	movs	r3, #128	@ 0x80
 800f066:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800f068:	8bbb      	ldrh	r3, [r7, #28]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d02a      	beq.n	800f0c4 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800f06e:	4b1e      	ldr	r3, [pc, #120]	@ (800f0e8 <data_stage_xact+0xc0>)
 800f070:	689a      	ldr	r2, [r3, #8]
 800f072:	8bbb      	ldrh	r3, [r7, #28]
 800f074:	491d      	ldr	r1, [pc, #116]	@ (800f0ec <data_stage_xact+0xc4>)
 800f076:	6179      	str	r1, [r7, #20]
 800f078:	2140      	movs	r1, #64	@ 0x40
 800f07a:	6139      	str	r1, [r7, #16]
 800f07c:	60fa      	str	r2, [r7, #12]
 800f07e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800f080:	697b      	ldr	r3, [r7, #20]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d102      	bne.n	800f08c <data_stage_xact+0x64>
    return -1;
 800f086:	f04f 33ff 	mov.w	r3, #4294967295
 800f08a:	e017      	b.n	800f0bc <data_stage_xact+0x94>
  if (count == 0u) {
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d101      	bne.n	800f096 <data_stage_xact+0x6e>
    return 0;
 800f092:	2300      	movs	r3, #0
 800f094:	e012      	b.n	800f0bc <data_stage_xact+0x94>
  if (src == NULL) {
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d102      	bne.n	800f0a2 <data_stage_xact+0x7a>
    return -1;
 800f09c:	f04f 33ff 	mov.w	r3, #4294967295
 800f0a0:	e00c      	b.n	800f0bc <data_stage_xact+0x94>
  if (count > destsz) {
 800f0a2:	693a      	ldr	r2, [r7, #16]
 800f0a4:	68bb      	ldr	r3, [r7, #8]
 800f0a6:	429a      	cmp	r2, r3
 800f0a8:	d202      	bcs.n	800f0b0 <data_stage_xact+0x88>
    return -1;
 800f0aa:	f04f 33ff 	mov.w	r3, #4294967295
 800f0ae:	e005      	b.n	800f0bc <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800f0b0:	68ba      	ldr	r2, [r7, #8]
 800f0b2:	68f9      	ldr	r1, [r7, #12]
 800f0b4:	6978      	ldr	r0, [r7, #20]
 800f0b6:	f003 fb9c 	bl	80127f2 <memcpy>
  return 0;
 800f0ba:	2300      	movs	r3, #0
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d001      	beq.n	800f0c4 <data_stage_xact+0x9c>
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	e00d      	b.n	800f0e0 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800f0c4:	8bbb      	ldrh	r3, [r7, #28]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d001      	beq.n	800f0ce <data_stage_xact+0xa6>
 800f0ca:	4a08      	ldr	r2, [pc, #32]	@ (800f0ec <data_stage_xact+0xc4>)
 800f0cc:	e000      	b.n	800f0d0 <data_stage_xact+0xa8>
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	8bbb      	ldrh	r3, [r7, #28]
 800f0d2:	7ff9      	ldrb	r1, [r7, #31]
 800f0d4:	79f8      	ldrb	r0, [r7, #7]
 800f0d6:	2400      	movs	r4, #0
 800f0d8:	9400      	str	r4, [sp, #0]
 800f0da:	f7ff fd8f 	bl	800ebfc <usbd_edpt_xfer>
 800f0de:	4603      	mov	r3, r0
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3724      	adds	r7, #36	@ 0x24
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd90      	pop	{r4, r7, pc}
 800f0e8:	20011ec4 	.word	0x20011ec4
 800f0ec:	20011ed8 	.word	0x20011ed8

0800f0f0 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b088      	sub	sp, #32
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	60b9      	str	r1, [r7, #8]
 800f0f8:	607a      	str	r2, [r7, #4]
 800f0fa:	461a      	mov	r2, r3
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	73fb      	strb	r3, [r7, #15]
 800f100:	4613      	mov	r3, r2
 800f102:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800f104:	4b30      	ldr	r3, [pc, #192]	@ (800f1c8 <tud_control_xfer+0xd8>)
 800f106:	68ba      	ldr	r2, [r7, #8]
 800f108:	6810      	ldr	r0, [r2, #0]
 800f10a:	6851      	ldr	r1, [r2, #4]
 800f10c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800f10e:	4a2e      	ldr	r2, [pc, #184]	@ (800f1c8 <tud_control_xfer+0xd8>)
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800f114:	4b2c      	ldr	r3, [pc, #176]	@ (800f1c8 <tud_control_xfer+0xd8>)
 800f116:	2200      	movs	r2, #0
 800f118:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	88db      	ldrh	r3, [r3, #6]
 800f11e:	b29a      	uxth	r2, r3
 800f120:	89bb      	ldrh	r3, [r7, #12]
 800f122:	827b      	strh	r3, [r7, #18]
 800f124:	4613      	mov	r3, r2
 800f126:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f128:	8a7a      	ldrh	r2, [r7, #18]
 800f12a:	8a3b      	ldrh	r3, [r7, #16]
 800f12c:	4293      	cmp	r3, r2
 800f12e:	bf28      	it	cs
 800f130:	4613      	movcs	r3, r2
 800f132:	b29a      	uxth	r2, r3
 800f134:	4b24      	ldr	r3, [pc, #144]	@ (800f1c8 <tud_control_xfer+0xd8>)
 800f136:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800f138:	68bb      	ldr	r3, [r7, #8]
 800f13a:	88db      	ldrh	r3, [r3, #6]
 800f13c:	b29b      	uxth	r3, r3
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d026      	beq.n	800f190 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800f142:	4b21      	ldr	r3, [pc, #132]	@ (800f1c8 <tud_control_xfer+0xd8>)
 800f144:	899b      	ldrh	r3, [r3, #12]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d00d      	beq.n	800f166 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d10a      	bne.n	800f166 <tud_control_xfer+0x76>
 800f150:	4b1e      	ldr	r3, [pc, #120]	@ (800f1cc <tud_control_xfer+0xdc>)
 800f152:	61bb      	str	r3, [r7, #24]
 800f154:	69bb      	ldr	r3, [r7, #24]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f003 0301 	and.w	r3, r3, #1
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d000      	beq.n	800f162 <tud_control_xfer+0x72>
 800f160:	be00      	bkpt	0x0000
 800f162:	2300      	movs	r3, #0
 800f164:	e02b      	b.n	800f1be <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800f166:	7bfb      	ldrb	r3, [r7, #15]
 800f168:	4618      	mov	r0, r3
 800f16a:	f7ff ff5d 	bl	800f028 <data_stage_xact>
 800f16e:	4603      	mov	r3, r0
 800f170:	f083 0301 	eor.w	r3, r3, #1
 800f174:	b2db      	uxtb	r3, r3
 800f176:	2b00      	cmp	r3, #0
 800f178:	d020      	beq.n	800f1bc <tud_control_xfer+0xcc>
 800f17a:	4b14      	ldr	r3, [pc, #80]	@ (800f1cc <tud_control_xfer+0xdc>)
 800f17c:	617b      	str	r3, [r7, #20]
 800f17e:	697b      	ldr	r3, [r7, #20]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	f003 0301 	and.w	r3, r3, #1
 800f186:	2b00      	cmp	r3, #0
 800f188:	d000      	beq.n	800f18c <tud_control_xfer+0x9c>
 800f18a:	be00      	bkpt	0x0000
 800f18c:	2300      	movs	r3, #0
 800f18e:	e016      	b.n	800f1be <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800f190:	7bfb      	ldrb	r3, [r7, #15]
 800f192:	68b9      	ldr	r1, [r7, #8]
 800f194:	4618      	mov	r0, r3
 800f196:	f7ff ff09 	bl	800efac <status_stage_xact>
 800f19a:	4603      	mov	r3, r0
 800f19c:	f083 0301 	eor.w	r3, r3, #1
 800f1a0:	b2db      	uxtb	r3, r3
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d00a      	beq.n	800f1bc <tud_control_xfer+0xcc>
 800f1a6:	4b09      	ldr	r3, [pc, #36]	@ (800f1cc <tud_control_xfer+0xdc>)
 800f1a8:	61fb      	str	r3, [r7, #28]
 800f1aa:	69fb      	ldr	r3, [r7, #28]
 800f1ac:	681b      	ldr	r3, [r3, #0]
 800f1ae:	f003 0301 	and.w	r3, r3, #1
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d000      	beq.n	800f1b8 <tud_control_xfer+0xc8>
 800f1b6:	be00      	bkpt	0x0000
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	e000      	b.n	800f1be <tud_control_xfer+0xce>
  }

  return true;
 800f1bc:	2301      	movs	r3, #1
}
 800f1be:	4618      	mov	r0, r3
 800f1c0:	3720      	adds	r7, #32
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}
 800f1c6:	bf00      	nop
 800f1c8:	20011ec4 	.word	0x20011ec4
 800f1cc:	e000edf0 	.word	0xe000edf0

0800f1d0 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800f1d0:	b580      	push	{r7, lr}
 800f1d2:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800f1d4:	2214      	movs	r2, #20
 800f1d6:	2100      	movs	r1, #0
 800f1d8:	4802      	ldr	r0, [pc, #8]	@ (800f1e4 <usbd_control_reset+0x14>)
 800f1da:	f003 fa8f 	bl	80126fc <memset>
}
 800f1de:	bf00      	nop
 800f1e0:	bd80      	pop	{r7, pc}
 800f1e2:	bf00      	nop
 800f1e4:	20011ec4 	.word	0x20011ec4

0800f1e8 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800f1e8:	b480      	push	{r7}
 800f1ea:	b083      	sub	sp, #12
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800f1f0:	4a04      	ldr	r2, [pc, #16]	@ (800f204 <usbd_control_set_complete_callback+0x1c>)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	6113      	str	r3, [r2, #16]
}
 800f1f6:	bf00      	nop
 800f1f8:	370c      	adds	r7, #12
 800f1fa:	46bd      	mov	sp, r7
 800f1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f200:	4770      	bx	lr
 800f202:	bf00      	nop
 800f204:	20011ec4 	.word	0x20011ec4

0800f208 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800f208:	b480      	push	{r7}
 800f20a:	b083      	sub	sp, #12
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800f210:	4b09      	ldr	r3, [pc, #36]	@ (800f238 <usbd_control_set_request+0x30>)
 800f212:	687a      	ldr	r2, [r7, #4]
 800f214:	6810      	ldr	r0, [r2, #0]
 800f216:	6851      	ldr	r1, [r2, #4]
 800f218:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800f21a:	4b07      	ldr	r3, [pc, #28]	@ (800f238 <usbd_control_set_request+0x30>)
 800f21c:	2200      	movs	r2, #0
 800f21e:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800f220:	4b05      	ldr	r3, [pc, #20]	@ (800f238 <usbd_control_set_request+0x30>)
 800f222:	2200      	movs	r2, #0
 800f224:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800f226:	4b04      	ldr	r3, [pc, #16]	@ (800f238 <usbd_control_set_request+0x30>)
 800f228:	2200      	movs	r2, #0
 800f22a:	819a      	strh	r2, [r3, #12]
}
 800f22c:	bf00      	nop
 800f22e:	370c      	adds	r7, #12
 800f230:	46bd      	mov	sp, r7
 800f232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f236:	4770      	bx	lr
 800f238:	20011ec4 	.word	0x20011ec4

0800f23c <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b088      	sub	sp, #32
 800f240:	af00      	add	r7, sp, #0
 800f242:	603b      	str	r3, [r7, #0]
 800f244:	4603      	mov	r3, r0
 800f246:	71fb      	strb	r3, [r7, #7]
 800f248:	460b      	mov	r3, r1
 800f24a:	71bb      	strb	r3, [r7, #6]
 800f24c:	4613      	mov	r3, r2
 800f24e:	717b      	strb	r3, [r7, #5]
 800f250:	79bb      	ldrb	r3, [r7, #6]
 800f252:	73fb      	strb	r3, [r7, #15]
 800f254:	7bfb      	ldrb	r3, [r7, #15]
 800f256:	09db      	lsrs	r3, r3, #7
 800f258:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800f25a:	4a4f      	ldr	r2, [pc, #316]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f25c:	7812      	ldrb	r2, [r2, #0]
 800f25e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800f262:	b2d2      	uxtb	r2, r2
 800f264:	4293      	cmp	r3, r2
 800f266:	d01e      	beq.n	800f2a6 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	2b00      	cmp	r3, #0
 800f26c:	d00a      	beq.n	800f284 <usbd_control_xfer_cb+0x48>
 800f26e:	4b4b      	ldr	r3, [pc, #300]	@ (800f39c <usbd_control_xfer_cb+0x160>)
 800f270:	613b      	str	r3, [r7, #16]
 800f272:	693b      	ldr	r3, [r7, #16]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f003 0301 	and.w	r3, r3, #1
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d000      	beq.n	800f280 <usbd_control_xfer_cb+0x44>
 800f27e:	be00      	bkpt	0x0000
 800f280:	2300      	movs	r3, #0
 800f282:	e084      	b.n	800f38e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800f284:	79fb      	ldrb	r3, [r7, #7]
 800f286:	4944      	ldr	r1, [pc, #272]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f288:	4618      	mov	r0, r3
 800f28a:	f7ff fe83 	bl	800ef94 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800f28e:	4b42      	ldr	r3, [pc, #264]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f290:	691b      	ldr	r3, [r3, #16]
 800f292:	2b00      	cmp	r3, #0
 800f294:	d005      	beq.n	800f2a2 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800f296:	4b40      	ldr	r3, [pc, #256]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f298:	691b      	ldr	r3, [r3, #16]
 800f29a:	79f8      	ldrb	r0, [r7, #7]
 800f29c:	4a3e      	ldr	r2, [pc, #248]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f29e:	2103      	movs	r1, #3
 800f2a0:	4798      	blx	r3
    }

    return true;
 800f2a2:	2301      	movs	r3, #1
 800f2a4:	e073      	b.n	800f38e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800f2a6:	4b3c      	ldr	r3, [pc, #240]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f2ae:	b2db      	uxtb	r3, r3
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d10c      	bne.n	800f2ce <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800f2b4:	4b38      	ldr	r3, [pc, #224]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2b6:	689b      	ldr	r3, [r3, #8]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d101      	bne.n	800f2c0 <usbd_control_xfer_cb+0x84>
 800f2bc:	2300      	movs	r3, #0
 800f2be:	e066      	b.n	800f38e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800f2c0:	4b35      	ldr	r3, [pc, #212]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2c2:	689b      	ldr	r3, [r3, #8]
 800f2c4:	683a      	ldr	r2, [r7, #0]
 800f2c6:	4936      	ldr	r1, [pc, #216]	@ (800f3a0 <usbd_control_xfer_cb+0x164>)
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	f003 fa92 	bl	80127f2 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800f2ce:	4b32      	ldr	r3, [pc, #200]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2d0:	89da      	ldrh	r2, [r3, #14]
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	b29b      	uxth	r3, r3
 800f2d6:	4413      	add	r3, r2
 800f2d8:	b29a      	uxth	r2, r3
 800f2da:	4b2f      	ldr	r3, [pc, #188]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2dc:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800f2de:	4b2e      	ldr	r3, [pc, #184]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2e0:	689a      	ldr	r2, [r3, #8]
 800f2e2:	683b      	ldr	r3, [r7, #0]
 800f2e4:	4413      	add	r3, r2
 800f2e6:	4a2c      	ldr	r2, [pc, #176]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2e8:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800f2ea:	4b2b      	ldr	r3, [pc, #172]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2ec:	88da      	ldrh	r2, [r3, #6]
 800f2ee:	4b2a      	ldr	r3, [pc, #168]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f2f0:	89db      	ldrh	r3, [r3, #14]
 800f2f2:	429a      	cmp	r2, r3
 800f2f4:	d002      	beq.n	800f2fc <usbd_control_xfer_cb+0xc0>
 800f2f6:	683b      	ldr	r3, [r7, #0]
 800f2f8:	2b3f      	cmp	r3, #63	@ 0x3f
 800f2fa:	d831      	bhi.n	800f360 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800f2fc:	2301      	movs	r3, #1
 800f2fe:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800f300:	4b25      	ldr	r3, [pc, #148]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f302:	691b      	ldr	r3, [r3, #16]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d007      	beq.n	800f318 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800f308:	4b23      	ldr	r3, [pc, #140]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f30a:	691b      	ldr	r3, [r3, #16]
 800f30c:	79f8      	ldrb	r0, [r7, #7]
 800f30e:	4a22      	ldr	r2, [pc, #136]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f310:	2102      	movs	r1, #2
 800f312:	4798      	blx	r3
 800f314:	4603      	mov	r3, r0
 800f316:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800f318:	7ffb      	ldrb	r3, [r7, #31]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d015      	beq.n	800f34a <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800f31e:	79fb      	ldrb	r3, [r7, #7]
 800f320:	491d      	ldr	r1, [pc, #116]	@ (800f398 <usbd_control_xfer_cb+0x15c>)
 800f322:	4618      	mov	r0, r3
 800f324:	f7ff fe42 	bl	800efac <status_stage_xact>
 800f328:	4603      	mov	r3, r0
 800f32a:	f083 0301 	eor.w	r3, r3, #1
 800f32e:	b2db      	uxtb	r3, r3
 800f330:	2b00      	cmp	r3, #0
 800f332:	d02a      	beq.n	800f38a <usbd_control_xfer_cb+0x14e>
 800f334:	4b19      	ldr	r3, [pc, #100]	@ (800f39c <usbd_control_xfer_cb+0x160>)
 800f336:	617b      	str	r3, [r7, #20]
 800f338:	697b      	ldr	r3, [r7, #20]
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f003 0301 	and.w	r3, r3, #1
 800f340:	2b00      	cmp	r3, #0
 800f342:	d000      	beq.n	800f346 <usbd_control_xfer_cb+0x10a>
 800f344:	be00      	bkpt	0x0000
 800f346:	2300      	movs	r3, #0
 800f348:	e021      	b.n	800f38e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800f34a:	79fb      	ldrb	r3, [r7, #7]
 800f34c:	2100      	movs	r1, #0
 800f34e:	4618      	mov	r0, r3
 800f350:	f001 f81c 	bl	801038c <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800f354:	79fb      	ldrb	r3, [r7, #7]
 800f356:	2180      	movs	r1, #128	@ 0x80
 800f358:	4618      	mov	r0, r3
 800f35a:	f001 f817 	bl	801038c <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800f35e:	e014      	b.n	800f38a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800f360:	79fb      	ldrb	r3, [r7, #7]
 800f362:	4618      	mov	r0, r3
 800f364:	f7ff fe60 	bl	800f028 <data_stage_xact>
 800f368:	4603      	mov	r3, r0
 800f36a:	f083 0301 	eor.w	r3, r3, #1
 800f36e:	b2db      	uxtb	r3, r3
 800f370:	2b00      	cmp	r3, #0
 800f372:	d00b      	beq.n	800f38c <usbd_control_xfer_cb+0x150>
 800f374:	4b09      	ldr	r3, [pc, #36]	@ (800f39c <usbd_control_xfer_cb+0x160>)
 800f376:	61bb      	str	r3, [r7, #24]
 800f378:	69bb      	ldr	r3, [r7, #24]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	f003 0301 	and.w	r3, r3, #1
 800f380:	2b00      	cmp	r3, #0
 800f382:	d000      	beq.n	800f386 <usbd_control_xfer_cb+0x14a>
 800f384:	be00      	bkpt	0x0000
 800f386:	2300      	movs	r3, #0
 800f388:	e001      	b.n	800f38e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800f38a:	bf00      	nop
  }

  return true;
 800f38c:	2301      	movs	r3, #1
}
 800f38e:	4618      	mov	r0, r3
 800f390:	3720      	adds	r7, #32
 800f392:	46bd      	mov	sp, r7
 800f394:	bd80      	pop	{r7, pc}
 800f396:	bf00      	nop
 800f398:	20011ec4 	.word	0x20011ec4
 800f39c:	e000edf0 	.word	0xe000edf0
 800f3a0:	20011ed8 	.word	0x20011ed8

0800f3a4 <__NVIC_EnableIRQ>:
{
 800f3a4:	b480      	push	{r7}
 800f3a6:	b083      	sub	sp, #12
 800f3a8:	af00      	add	r7, sp, #0
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f3ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	db0b      	blt.n	800f3ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f3b6:	79fb      	ldrb	r3, [r7, #7]
 800f3b8:	f003 021f 	and.w	r2, r3, #31
 800f3bc:	4907      	ldr	r1, [pc, #28]	@ (800f3dc <__NVIC_EnableIRQ+0x38>)
 800f3be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f3c2:	095b      	lsrs	r3, r3, #5
 800f3c4:	2001      	movs	r0, #1
 800f3c6:	fa00 f202 	lsl.w	r2, r0, r2
 800f3ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800f3ce:	bf00      	nop
 800f3d0:	370c      	adds	r7, #12
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d8:	4770      	bx	lr
 800f3da:	bf00      	nop
 800f3dc:	e000e100 	.word	0xe000e100

0800f3e0 <__NVIC_DisableIRQ>:
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	b083      	sub	sp, #12
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800f3ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	db12      	blt.n	800f418 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800f3f2:	79fb      	ldrb	r3, [r7, #7]
 800f3f4:	f003 021f 	and.w	r2, r3, #31
 800f3f8:	490a      	ldr	r1, [pc, #40]	@ (800f424 <__NVIC_DisableIRQ+0x44>)
 800f3fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f3fe:	095b      	lsrs	r3, r3, #5
 800f400:	2001      	movs	r0, #1
 800f402:	fa00 f202 	lsl.w	r2, r0, r2
 800f406:	3320      	adds	r3, #32
 800f408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800f40c:	f3bf 8f4f 	dsb	sy
}
 800f410:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800f412:	f3bf 8f6f 	isb	sy
}
 800f416:	bf00      	nop
}
 800f418:	bf00      	nop
 800f41a:	370c      	adds	r7, #12
 800f41c:	46bd      	mov	sp, r7
 800f41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f422:	4770      	bx	lr
 800f424:	e000e100 	.word	0xe000e100

0800f428 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800f428:	b480      	push	{r7}
 800f42a:	b087      	sub	sp, #28
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	4603      	mov	r3, r0
 800f430:	71fb      	strb	r3, [r7, #7]
 800f432:	79fb      	ldrb	r3, [r7, #7]
 800f434:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f436:	7cfb      	ldrb	r3, [r7, #19]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d001      	beq.n	800f440 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800f43c:	2300      	movs	r3, #0
 800f43e:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f440:	7cfb      	ldrb	r3, [r7, #19]
 800f442:	4a15      	ldr	r2, [pc, #84]	@ (800f498 <dma_setup_prepare+0x70>)
 800f444:	011b      	lsls	r3, r3, #4
 800f446:	4413      	add	r3, r2
 800f448:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f44a:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f450:	4a12      	ldr	r2, [pc, #72]	@ (800f49c <dma_setup_prepare+0x74>)
 800f452:	4293      	cmp	r3, r2
 800f454:	d909      	bls.n	800f46a <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f45c:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f45e:	68fb      	ldr	r3, [r7, #12]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	0fdb      	lsrs	r3, r3, #31
 800f464:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800f466:	2b00      	cmp	r3, #0
 800f468:	d110      	bne.n	800f48c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800f46a:	697b      	ldr	r3, [r7, #20]
 800f46c:	4a0c      	ldr	r2, [pc, #48]	@ (800f4a0 <dma_setup_prepare+0x78>)
 800f46e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800f472:	4a0c      	ldr	r2, [pc, #48]	@ (800f4a4 <dma_setup_prepare+0x7c>)
 800f474:	697b      	ldr	r3, [r7, #20]
 800f476:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800f47a:	697b      	ldr	r3, [r7, #20]
 800f47c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800f480:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800f484:	697b      	ldr	r3, [r7, #20]
 800f486:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800f48a:	e000      	b.n	800f48e <dma_setup_prepare+0x66>
      return;
 800f48c:	bf00      	nop
}
 800f48e:	371c      	adds	r7, #28
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr
 800f498:	08013998 	.word	0x08013998
 800f49c:	4f543009 	.word	0x4f543009
 800f4a0:	20080008 	.word	0x20080008
 800f4a4:	20011fa0 	.word	0x20011fa0

0800f4a8 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800f4a8:	b480      	push	{r7}
 800f4aa:	b091      	sub	sp, #68	@ 0x44
 800f4ac:	af00      	add	r7, sp, #0
 800f4ae:	4603      	mov	r3, r0
 800f4b0:	71fb      	strb	r3, [r7, #7]
 800f4b2:	460b      	mov	r3, r1
 800f4b4:	71bb      	strb	r3, [r7, #6]
 800f4b6:	4613      	mov	r3, r2
 800f4b8:	80bb      	strh	r3, [r7, #4]
 800f4ba:	79fb      	ldrb	r3, [r7, #7]
 800f4bc:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f4be:	7e7b      	ldrb	r3, [r7, #25]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d001      	beq.n	800f4c8 <dfifo_alloc+0x20>
    rhport = 0;
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f4c8:	7e7b      	ldrb	r3, [r7, #25]
 800f4ca:	4a64      	ldr	r2, [pc, #400]	@ (800f65c <dfifo_alloc+0x1b4>)
 800f4cc:	011b      	lsls	r3, r3, #4
 800f4ce:	4413      	add	r3, r2
 800f4d0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f4d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800f4d4:	79fb      	ldrb	r3, [r7, #7]
 800f4d6:	011b      	lsls	r3, r3, #4
 800f4d8:	4a60      	ldr	r2, [pc, #384]	@ (800f65c <dfifo_alloc+0x1b4>)
 800f4da:	4413      	add	r3, r2
 800f4dc:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800f4de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4e0:	7a1b      	ldrb	r3, [r3, #8]
 800f4e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800f4e6:	79bb      	ldrb	r3, [r7, #6]
 800f4e8:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f4ea:	7ebb      	ldrb	r3, [r7, #26]
 800f4ec:	f003 030f 	and.w	r3, r3, #15
 800f4f0:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800f4f2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800f4f6:	79bb      	ldrb	r3, [r7, #6]
 800f4f8:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f4fa:	7efb      	ldrb	r3, [r7, #27]
 800f4fc:	09db      	lsrs	r3, r3, #7
 800f4fe:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800f500:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800f504:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800f508:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f50c:	429a      	cmp	r2, r3
 800f50e:	d30a      	bcc.n	800f526 <dfifo_alloc+0x7e>
 800f510:	4b53      	ldr	r3, [pc, #332]	@ (800f660 <dfifo_alloc+0x1b8>)
 800f512:	61fb      	str	r3, [r7, #28]
 800f514:	69fb      	ldr	r3, [r7, #28]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	f003 0301 	and.w	r3, r3, #1
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d000      	beq.n	800f522 <dfifo_alloc+0x7a>
 800f520:	be00      	bkpt	0x0000
 800f522:	2300      	movs	r3, #0
 800f524:	e094      	b.n	800f650 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800f526:	88bb      	ldrh	r3, [r7, #4]
 800f528:	617b      	str	r3, [r7, #20]
 800f52a:	2304      	movs	r3, #4
 800f52c:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800f52e:	697a      	ldr	r2, [r7, #20]
 800f530:	693b      	ldr	r3, [r7, #16]
 800f532:	4413      	add	r3, r2
 800f534:	1e5a      	subs	r2, r3, #1
 800f536:	693b      	ldr	r3, [r7, #16]
 800f538:	fbb2 f3f3 	udiv	r3, r2, r3
 800f53c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800f53e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800f542:	2b00      	cmp	r3, #0
 800f544:	d12a      	bne.n	800f59c <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800f546:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f548:	009b      	lsls	r3, r3, #2
 800f54a:	b29b      	uxth	r3, r3
 800f54c:	81fb      	strh	r3, [r7, #14]
 800f54e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f552:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800f554:	89fb      	ldrh	r3, [r7, #14]
 800f556:	089b      	lsrs	r3, r3, #2
 800f558:	b29b      	uxth	r3, r3
 800f55a:	f103 0208 	add.w	r2, r3, #8
 800f55e:	7b7b      	ldrb	r3, [r7, #13]
 800f560:	4413      	add	r3, r2
 800f562:	b29b      	uxth	r3, r3
 800f564:	005b      	lsls	r3, r3, #1
 800f566:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800f568:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800f56a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f56c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f56e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f570:	429a      	cmp	r2, r3
 800f572:	d26c      	bcs.n	800f64e <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800f574:	4b3b      	ldr	r3, [pc, #236]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f576:	889b      	ldrh	r3, [r3, #4]
 800f578:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f57a:	429a      	cmp	r2, r3
 800f57c:	d90a      	bls.n	800f594 <dfifo_alloc+0xec>
 800f57e:	4b38      	ldr	r3, [pc, #224]	@ (800f660 <dfifo_alloc+0x1b8>)
 800f580:	623b      	str	r3, [r7, #32]
 800f582:	6a3b      	ldr	r3, [r7, #32]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	f003 0301 	and.w	r3, r3, #1
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d000      	beq.n	800f590 <dfifo_alloc+0xe8>
 800f58e:	be00      	bkpt	0x0000
 800f590:	2300      	movs	r3, #0
 800f592:	e05d      	b.n	800f650 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800f594:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f598:	625a      	str	r2, [r3, #36]	@ 0x24
 800f59a:	e058      	b.n	800f64e <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800f59c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f59e:	7a5b      	ldrb	r3, [r3, #9]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d016      	beq.n	800f5d2 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800f5a4:	4b2f      	ldr	r3, [pc, #188]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f5a6:	799a      	ldrb	r2, [r3, #6]
 800f5a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5aa:	7a5b      	ldrb	r3, [r3, #9]
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	d30a      	bcc.n	800f5c6 <dfifo_alloc+0x11e>
 800f5b0:	4b2b      	ldr	r3, [pc, #172]	@ (800f660 <dfifo_alloc+0x1b8>)
 800f5b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	f003 0301 	and.w	r3, r3, #1
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d000      	beq.n	800f5c2 <dfifo_alloc+0x11a>
 800f5c0:	be00      	bkpt	0x0000
 800f5c2:	2300      	movs	r3, #0
 800f5c4:	e044      	b.n	800f650 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800f5c6:	4b27      	ldr	r3, [pc, #156]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f5c8:	799b      	ldrb	r3, [r3, #6]
 800f5ca:	3301      	adds	r3, #1
 800f5cc:	b2da      	uxtb	r2, r3
 800f5ce:	4b25      	ldr	r3, [pc, #148]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f5d0:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800f5d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5d4:	689b      	ldr	r3, [r3, #8]
 800f5d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d102      	bne.n	800f5e4 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800f5de:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f5e0:	005b      	lsls	r3, r3, #1
 800f5e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800f5e4:	4b1f      	ldr	r3, [pc, #124]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f5e6:	889b      	ldrh	r3, [r3, #4]
 800f5e8:	4619      	mov	r1, r3
 800f5ea:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5f0:	4413      	add	r3, r2
 800f5f2:	4299      	cmp	r1, r3
 800f5f4:	d20a      	bcs.n	800f60c <dfifo_alloc+0x164>
 800f5f6:	4b1a      	ldr	r3, [pc, #104]	@ (800f660 <dfifo_alloc+0x1b8>)
 800f5f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f5fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	f003 0301 	and.w	r3, r3, #1
 800f602:	2b00      	cmp	r3, #0
 800f604:	d000      	beq.n	800f608 <dfifo_alloc+0x160>
 800f606:	be00      	bkpt	0x0000
 800f608:	2300      	movs	r3, #0
 800f60a:	e021      	b.n	800f650 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800f60c:	4b15      	ldr	r3, [pc, #84]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f60e:	889a      	ldrh	r2, [r3, #4]
 800f610:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f612:	1ad3      	subs	r3, r2, r3
 800f614:	b29a      	uxth	r2, r3
 800f616:	4b13      	ldr	r3, [pc, #76]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f618:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800f61a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d107      	bne.n	800f632 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800f622:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f624:	041b      	lsls	r3, r3, #16
 800f626:	4a0f      	ldr	r2, [pc, #60]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f628:	8892      	ldrh	r2, [r2, #4]
 800f62a:	431a      	orrs	r2, r3
 800f62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f62e:	629a      	str	r2, [r3, #40]	@ 0x28
 800f630:	e00d      	b.n	800f64e <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800f632:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f634:	041a      	lsls	r2, r3, #16
 800f636:	4b0b      	ldr	r3, [pc, #44]	@ (800f664 <dfifo_alloc+0x1bc>)
 800f638:	889b      	ldrh	r3, [r3, #4]
 800f63a:	4619      	mov	r1, r3
 800f63c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800f640:	3b01      	subs	r3, #1
 800f642:	430a      	orrs	r2, r1
 800f644:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f646:	3340      	adds	r3, #64	@ 0x40
 800f648:	009b      	lsls	r3, r3, #2
 800f64a:	440b      	add	r3, r1
 800f64c:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800f64e:	2301      	movs	r3, #1
}
 800f650:	4618      	mov	r0, r3
 800f652:	3744      	adds	r7, #68	@ 0x44
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr
 800f65c:	08013998 	.word	0x08013998
 800f660:	e000edf0 	.word	0xe000edf0
 800f664:	20011f98 	.word	0x20011f98

0800f668 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800f668:	b580      	push	{r7, lr}
 800f66a:	b088      	sub	sp, #32
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	4603      	mov	r3, r0
 800f670:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800f672:	79fb      	ldrb	r3, [r7, #7]
 800f674:	011b      	lsls	r3, r3, #4
 800f676:	4a27      	ldr	r2, [pc, #156]	@ (800f714 <dfifo_device_init+0xac>)
 800f678:	4413      	add	r3, r2
 800f67a:	61fb      	str	r3, [r7, #28]
 800f67c:	79fb      	ldrb	r3, [r7, #7]
 800f67e:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f680:	7b3b      	ldrb	r3, [r7, #12]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d001      	beq.n	800f68a <dfifo_device_init+0x22>
    rhport = 0;
 800f686:	2300      	movs	r3, #0
 800f688:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f68a:	7b3b      	ldrb	r3, [r7, #12]
 800f68c:	4a21      	ldr	r2, [pc, #132]	@ (800f714 <dfifo_device_init+0xac>)
 800f68e:	011b      	lsls	r3, r3, #4
 800f690:	4413      	add	r3, r2
 800f692:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f694:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800f696:	69fb      	ldr	r3, [r7, #28]
 800f698:	7a1b      	ldrb	r3, [r3, #8]
 800f69a:	2240      	movs	r2, #64	@ 0x40
 800f69c:	81fa      	strh	r2, [r7, #14]
 800f69e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800f6a0:	89fb      	ldrh	r3, [r7, #14]
 800f6a2:	089b      	lsrs	r3, r3, #2
 800f6a4:	b29b      	uxth	r3, r3
 800f6a6:	f103 0208 	add.w	r2, r3, #8
 800f6aa:	7b7b      	ldrb	r3, [r7, #13]
 800f6ac:	4413      	add	r3, r2
 800f6ae:	b29b      	uxth	r3, r3
 800f6b0:	005b      	lsls	r3, r3, #1
 800f6b2:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800f6b4:	461a      	mov	r2, r3
 800f6b6:	69bb      	ldr	r3, [r7, #24]
 800f6b8:	625a      	str	r2, [r3, #36]	@ 0x24
 800f6ba:	69bb      	ldr	r3, [r7, #24]
 800f6bc:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f6be:	693b      	ldr	r3, [r7, #16]
 800f6c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f6c2:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f6c4:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800f6c6:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800f6c8:	69fb      	ldr	r3, [r7, #28]
 800f6ca:	68db      	ldr	r3, [r3, #12]
 800f6cc:	089b      	lsrs	r3, r3, #2
 800f6ce:	b29a      	uxth	r2, r3
 800f6d0:	4b11      	ldr	r3, [pc, #68]	@ (800f718 <dfifo_device_init+0xb0>)
 800f6d2:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800f6d4:	7dfb      	ldrb	r3, [r7, #23]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d009      	beq.n	800f6ee <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800f6da:	4b0f      	ldr	r3, [pc, #60]	@ (800f718 <dfifo_device_init+0xb0>)
 800f6dc:	889a      	ldrh	r2, [r3, #4]
 800f6de:	69fb      	ldr	r3, [r7, #28]
 800f6e0:	7a1b      	ldrb	r3, [r3, #8]
 800f6e2:	005b      	lsls	r3, r3, #1
 800f6e4:	b29b      	uxth	r3, r3
 800f6e6:	1ad3      	subs	r3, r2, r3
 800f6e8:	b29a      	uxth	r2, r3
 800f6ea:	4b0b      	ldr	r3, [pc, #44]	@ (800f718 <dfifo_device_init+0xb0>)
 800f6ec:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800f6ee:	4b0a      	ldr	r3, [pc, #40]	@ (800f718 <dfifo_device_init+0xb0>)
 800f6f0:	889b      	ldrh	r3, [r3, #4]
 800f6f2:	461a      	mov	r2, r3
 800f6f4:	4613      	mov	r3, r2
 800f6f6:	041b      	lsls	r3, r3, #16
 800f6f8:	441a      	add	r2, r3
 800f6fa:	69bb      	ldr	r3, [r7, #24]
 800f6fc:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800f6fe:	79fb      	ldrb	r3, [r7, #7]
 800f700:	2240      	movs	r2, #64	@ 0x40
 800f702:	2180      	movs	r1, #128	@ 0x80
 800f704:	4618      	mov	r0, r3
 800f706:	f7ff fecf 	bl	800f4a8 <dfifo_alloc>
}
 800f70a:	bf00      	nop
 800f70c:	3720      	adds	r7, #32
 800f70e:	46bd      	mov	sp, r7
 800f710:	bd80      	pop	{r7, pc}
 800f712:	bf00      	nop
 800f714:	08013998 	.word	0x08013998
 800f718:	20011f98 	.word	0x20011f98

0800f71c <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800f71c:	b480      	push	{r7}
 800f71e:	b08b      	sub	sp, #44	@ 0x2c
 800f720:	af00      	add	r7, sp, #0
 800f722:	4603      	mov	r3, r0
 800f724:	6039      	str	r1, [r7, #0]
 800f726:	71fb      	strb	r3, [r7, #7]
 800f728:	79fb      	ldrb	r3, [r7, #7]
 800f72a:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f72c:	7c7b      	ldrb	r3, [r7, #17]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d001      	beq.n	800f736 <edpt_activate+0x1a>
    rhport = 0;
 800f732:	2300      	movs	r3, #0
 800f734:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f736:	7c7b      	ldrb	r3, [r7, #17]
 800f738:	4a4f      	ldr	r2, [pc, #316]	@ (800f878 <edpt_activate+0x15c>)
 800f73a:	011b      	lsls	r3, r3, #4
 800f73c:	4413      	add	r3, r2
 800f73e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f740:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800f742:	683b      	ldr	r3, [r7, #0]
 800f744:	789b      	ldrb	r3, [r3, #2]
 800f746:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f748:	7cbb      	ldrb	r3, [r7, #18]
 800f74a:	f003 030f 	and.w	r3, r3, #15
 800f74e:	b2db      	uxtb	r3, r3
 800f750:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	789b      	ldrb	r3, [r3, #2]
 800f758:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f75a:	7cfb      	ldrb	r3, [r7, #19]
 800f75c:	09db      	lsrs	r3, r3, #7
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f764:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800f768:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f76c:	0052      	lsls	r2, r2, #1
 800f76e:	4413      	add	r3, r2
 800f770:	011b      	lsls	r3, r3, #4
 800f772:	4a42      	ldr	r2, [pc, #264]	@ (800f87c <edpt_activate+0x160>)
 800f774:	4413      	add	r3, r2
 800f776:	61fb      	str	r3, [r7, #28]
 800f778:	683b      	ldr	r3, [r7, #0]
 800f77a:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800f77c:	697b      	ldr	r3, [r7, #20]
 800f77e:	889b      	ldrh	r3, [r3, #4]
 800f780:	b29b      	uxth	r3, r3
 800f782:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f786:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800f788:	69fb      	ldr	r3, [r7, #28]
 800f78a:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800f78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f78e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f792:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800f794:	7b3b      	ldrb	r3, [r7, #12]
 800f796:	f003 0306 	and.w	r3, r3, #6
 800f79a:	b2db      	uxtb	r3, r3
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d109      	bne.n	800f7b4 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800f7a0:	683b      	ldr	r3, [r7, #0]
 800f7a2:	799b      	ldrb	r3, [r3, #6]
 800f7a4:	3b01      	subs	r3, #1
 800f7a6:	2201      	movs	r2, #1
 800f7a8:	fa02 f303 	lsl.w	r3, r2, r3
 800f7ac:	b2da      	uxtb	r2, r3
 800f7ae:	69fb      	ldr	r3, [r7, #28]
 800f7b0:	731a      	strb	r2, [r3, #12]
 800f7b2:	e003      	b.n	800f7bc <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	799a      	ldrb	r2, [r3, #6]
 800f7b8:	69fb      	ldr	r3, [r7, #28]
 800f7ba:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800f7bc:	2300      	movs	r3, #0
 800f7be:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800f7c0:	69fb      	ldr	r3, [r7, #28]
 800f7c2:	895b      	ldrh	r3, [r3, #10]
 800f7c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f7c8:	b29a      	uxth	r2, r3
 800f7ca:	893b      	ldrh	r3, [r7, #8]
 800f7cc:	f362 030a 	bfi	r3, r2, #0, #11
 800f7d0:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800f7d2:	7a7b      	ldrb	r3, [r7, #9]
 800f7d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f7d8:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	78db      	ldrb	r3, [r3, #3]
 800f7de:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800f7e2:	b2da      	uxtb	r2, r3
 800f7e4:	7abb      	ldrb	r3, [r7, #10]
 800f7e6:	f362 0383 	bfi	r3, r2, #2, #2
 800f7ea:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	78db      	ldrb	r3, [r3, #3]
 800f7f0:	f003 0303 	and.w	r3, r3, #3
 800f7f4:	b2db      	uxtb	r3, r3
 800f7f6:	2b01      	cmp	r3, #1
 800f7f8:	d003      	beq.n	800f802 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800f7fa:	7afb      	ldrb	r3, [r7, #11]
 800f7fc:	f043 0310 	orr.w	r3, r3, #16
 800f800:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800f802:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f806:	2b01      	cmp	r3, #1
 800f808:	d108      	bne.n	800f81c <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800f80a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f80e:	f003 030f 	and.w	r3, r3, #15
 800f812:	b2da      	uxtb	r2, r3
 800f814:	897b      	ldrh	r3, [r7, #10]
 800f816:	f362 1389 	bfi	r3, r2, #6, #4
 800f81a:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800f81c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800f820:	2b01      	cmp	r3, #1
 800f822:	bf14      	ite	ne
 800f824:	2301      	movne	r3, #1
 800f826:	2300      	moveq	r3, #0
 800f828:	b2db      	uxtb	r3, r3
 800f82a:	461a      	mov	r2, r3
 800f82c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f830:	0112      	lsls	r2, r2, #4
 800f832:	4413      	add	r3, r2
 800f834:	3348      	adds	r3, #72	@ 0x48
 800f836:	015b      	lsls	r3, r3, #5
 800f838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f83a:	4413      	add	r3, r2
 800f83c:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800f83e:	68ba      	ldr	r2, [r7, #8]
 800f840:	69bb      	ldr	r3, [r7, #24]
 800f842:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800f844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f846:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800f84a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f84e:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800f852:	2901      	cmp	r1, #1
 800f854:	d101      	bne.n	800f85a <edpt_activate+0x13e>
 800f856:	2100      	movs	r1, #0
 800f858:	e000      	b.n	800f85c <edpt_activate+0x140>
 800f85a:	2110      	movs	r1, #16
 800f85c:	440b      	add	r3, r1
 800f85e:	2101      	movs	r1, #1
 800f860:	fa01 f303 	lsl.w	r3, r1, r3
 800f864:	431a      	orrs	r2, r3
 800f866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f868:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800f86c:	bf00      	nop
 800f86e:	372c      	adds	r7, #44	@ 0x2c
 800f870:	46bd      	mov	sp, r7
 800f872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f876:	4770      	bx	lr
 800f878:	08013998 	.word	0x08013998
 800f87c:	20011f18 	.word	0x20011f18

0800f880 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800f880:	b480      	push	{r7}
 800f882:	b08d      	sub	sp, #52	@ 0x34
 800f884:	af00      	add	r7, sp, #0
 800f886:	4603      	mov	r3, r0
 800f888:	71fb      	strb	r3, [r7, #7]
 800f88a:	460b      	mov	r3, r1
 800f88c:	71bb      	strb	r3, [r7, #6]
 800f88e:	4613      	mov	r3, r2
 800f890:	717b      	strb	r3, [r7, #5]
 800f892:	79fb      	ldrb	r3, [r7, #7]
 800f894:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f896:	7f7b      	ldrb	r3, [r7, #29]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d001      	beq.n	800f8a0 <edpt_disable+0x20>
    rhport = 0;
 800f89c:	2300      	movs	r3, #0
 800f89e:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f8a0:	7f7b      	ldrb	r3, [r7, #29]
 800f8a2:	4a5e      	ldr	r2, [pc, #376]	@ (800fa1c <edpt_disable+0x19c>)
 800f8a4:	011b      	lsls	r3, r3, #4
 800f8a6:	4413      	add	r3, r2
 800f8a8:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f8aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f8ac:	79bb      	ldrb	r3, [r7, #6]
 800f8ae:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f8b0:	7fbb      	ldrb	r3, [r7, #30]
 800f8b2:	f003 030f 	and.w	r3, r3, #15
 800f8b6:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800f8b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8bc:	79bb      	ldrb	r3, [r7, #6]
 800f8be:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f8c0:	7ffb      	ldrb	r3, [r7, #31]
 800f8c2:	09db      	lsrs	r3, r3, #7
 800f8c4:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800f8c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800f8ca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f8ce:	2b01      	cmp	r3, #1
 800f8d0:	bf14      	ite	ne
 800f8d2:	2301      	movne	r3, #1
 800f8d4:	2300      	moveq	r3, #0
 800f8d6:	b2db      	uxtb	r3, r3
 800f8d8:	461a      	mov	r2, r3
 800f8da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f8de:	0112      	lsls	r2, r2, #4
 800f8e0:	4413      	add	r3, r2
 800f8e2:	3348      	adds	r3, #72	@ 0x48
 800f8e4:	015b      	lsls	r3, r3, #5
 800f8e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f8e8:	4413      	add	r3, r2
 800f8ea:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800f8ec:	797b      	ldrb	r3, [r7, #5]
 800f8ee:	2b00      	cmp	r3, #0
 800f8f0:	d002      	beq.n	800f8f8 <edpt_disable+0x78>
 800f8f2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800f8f6:	e000      	b.n	800f8fa <edpt_disable+0x7a>
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800f8fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800f900:	2b01      	cmp	r3, #1
 800f902:	d145      	bne.n	800f990 <edpt_disable+0x110>
 800f904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f906:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f908:	69bb      	ldr	r3, [r7, #24]
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	0fdb      	lsrs	r3, r3, #31
 800f90e:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800f910:	f083 0301 	eor.w	r3, r3, #1
 800f914:	b2db      	uxtb	r3, r3
 800f916:	2b00      	cmp	r3, #0
 800f918:	d008      	beq.n	800f92c <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800f91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f91c:	681a      	ldr	r2, [r3, #0]
 800f91e:	6a3b      	ldr	r3, [r7, #32]
 800f920:	4313      	orrs	r3, r2
 800f922:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800f926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f928:	601a      	str	r2, [r3, #0]
 800f92a:	e01e      	b.n	800f96a <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800f92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f92e:	681b      	ldr	r3, [r3, #0]
 800f930:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800f934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f936:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800f938:	bf00      	nop
 800f93a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f93c:	689b      	ldr	r3, [r3, #8]
 800f93e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f942:	2b00      	cmp	r3, #0
 800f944:	d0f9      	beq.n	800f93a <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800f946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f948:	681a      	ldr	r2, [r3, #0]
 800f94a:	6a3b      	ldr	r3, [r7, #32]
 800f94c:	4313      	orrs	r3, r2
 800f94e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f954:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800f956:	bf00      	nop
 800f958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f95a:	689b      	ldr	r3, [r3, #8]
 800f95c:	f003 0302 	and.w	r3, r3, #2
 800f960:	2b00      	cmp	r3, #0
 800f962:	d0f9      	beq.n	800f958 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800f964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f966:	2202      	movs	r2, #2
 800f968:	609a      	str	r2, [r3, #8]
 800f96a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f96c:	617b      	str	r3, [r7, #20]
 800f96e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f972:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800f974:	7cfb      	ldrb	r3, [r7, #19]
 800f976:	019b      	lsls	r3, r3, #6
 800f978:	f043 0220 	orr.w	r2, r3, #32
 800f97c:	697b      	ldr	r3, [r7, #20]
 800f97e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800f980:	bf00      	nop
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	691b      	ldr	r3, [r3, #16]
 800f986:	f003 0320 	and.w	r3, r3, #32
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d1f9      	bne.n	800f982 <edpt_disable+0x102>
}
 800f98e:	e03f      	b.n	800fa10 <edpt_disable+0x190>
 800f990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f992:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	0fdb      	lsrs	r3, r3, #31
 800f99a:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800f99c:	f083 0301 	eor.w	r3, r3, #1
 800f9a0:	b2db      	uxtb	r3, r3
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d103      	bne.n	800f9ae <edpt_disable+0x12e>
 800f9a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d106      	bne.n	800f9bc <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800f9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9b0:	681a      	ldr	r2, [r3, #0]
 800f9b2:	6a3b      	ldr	r3, [r7, #32]
 800f9b4:	431a      	orrs	r2, r3
 800f9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9b8:	601a      	str	r2, [r3, #0]
 800f9ba:	e029      	b.n	800fa10 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800f9bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9be:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f9c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800f9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9c8:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800f9cc:	bf00      	nop
 800f9ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9d0:	695b      	ldr	r3, [r3, #20]
 800f9d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d0f9      	beq.n	800f9ce <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800f9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9dc:	681a      	ldr	r2, [r3, #0]
 800f9de:	6a3b      	ldr	r3, [r7, #32]
 800f9e0:	4313      	orrs	r3, r2
 800f9e2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9e8:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800f9ea:	bf00      	nop
 800f9ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9ee:	689b      	ldr	r3, [r3, #8]
 800f9f0:	f003 0302 	and.w	r3, r3, #2
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d0f9      	beq.n	800f9ec <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800f9f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9fa:	2202      	movs	r2, #2
 800f9fc:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800f9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa00:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800fa04:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800fa08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa0a:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800fa0e:	bf00      	nop
 800fa10:	bf00      	nop
 800fa12:	3734      	adds	r7, #52	@ 0x34
 800fa14:	46bd      	mov	sp, r7
 800fa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa1a:	4770      	bx	lr
 800fa1c:	08013998 	.word	0x08013998

0800fa20 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b08c      	sub	sp, #48	@ 0x30
 800fa24:	af00      	add	r7, sp, #0
 800fa26:	4603      	mov	r3, r0
 800fa28:	460a      	mov	r2, r1
 800fa2a:	71fb      	strb	r3, [r7, #7]
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	71bb      	strb	r3, [r7, #6]
 800fa30:	79fb      	ldrb	r3, [r7, #7]
 800fa32:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fa34:	7cfb      	ldrb	r3, [r7, #19]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d001      	beq.n	800fa3e <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800fa3a:	2300      	movs	r3, #0
 800fa3c:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fa3e:	7cfb      	ldrb	r3, [r7, #19]
 800fa40:	4a37      	ldr	r2, [pc, #220]	@ (800fb20 <epin_write_tx_fifo+0x100>)
 800fa42:	011b      	lsls	r3, r3, #4
 800fa44:	4413      	add	r3, r2
 800fa46:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fa48:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800fa4a:	79bb      	ldrb	r3, [r7, #6]
 800fa4c:	3348      	adds	r3, #72	@ 0x48
 800fa4e:	015b      	lsls	r3, r3, #5
 800fa50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fa52:	4413      	add	r3, r2
 800fa54:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800fa56:	79bb      	ldrb	r3, [r7, #6]
 800fa58:	015b      	lsls	r3, r3, #5
 800fa5a:	3310      	adds	r3, #16
 800fa5c:	4a31      	ldr	r2, [pc, #196]	@ (800fb24 <epin_write_tx_fifo+0x104>)
 800fa5e:	4413      	add	r3, r2
 800fa60:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800fa62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa64:	691b      	ldr	r3, [r3, #16]
 800fa66:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800fa68:	897b      	ldrh	r3, [r7, #10]
 800fa6a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800fa6e:	b29b      	uxth	r3, r3
 800fa70:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800fa72:	2300      	movs	r3, #0
 800fa74:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800fa76:	2300      	movs	r3, #0
 800fa78:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fa7a:	e045      	b.n	800fb08 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800fa7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa7e:	691b      	ldr	r3, [r3, #16]
 800fa80:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800fa82:	68bb      	ldr	r3, [r7, #8]
 800fa84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fa88:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800fa8a:	6a3b      	ldr	r3, [r7, #32]
 800fa8c:	895a      	ldrh	r2, [r3, #10]
 800fa8e:	8bbb      	ldrh	r3, [r7, #28]
 800fa90:	823b      	strh	r3, [r7, #16]
 800fa92:	4613      	mov	r3, r2
 800fa94:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800fa96:	8a3a      	ldrh	r2, [r7, #16]
 800fa98:	89fb      	ldrh	r3, [r7, #14]
 800fa9a:	4293      	cmp	r3, r2
 800fa9c:	bf28      	it	cs
 800fa9e:	4613      	movcs	r3, r2
 800faa0:	b29b      	uxth	r3, r3
 800faa2:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800faa4:	8b7a      	ldrh	r2, [r7, #26]
 800faa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faa8:	699b      	ldr	r3, [r3, #24]
 800faaa:	0099      	lsls	r1, r3, #2
 800faac:	4b1e      	ldr	r3, [pc, #120]	@ (800fb28 <epin_write_tx_fifo+0x108>)
 800faae:	400b      	ands	r3, r1
 800fab0:	429a      	cmp	r2, r3
 800fab2:	d82e      	bhi.n	800fb12 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800fab4:	6a3b      	ldr	r3, [r7, #32]
 800fab6:	685b      	ldr	r3, [r3, #4]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d011      	beq.n	800fae0 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800fabc:	79bb      	ldrb	r3, [r7, #6]
 800fabe:	3301      	adds	r3, #1
 800fac0:	031b      	lsls	r3, r3, #12
 800fac2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fac4:	4413      	add	r3, r2
 800fac6:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800fac8:	6a3b      	ldr	r3, [r7, #32]
 800faca:	6858      	ldr	r0, [r3, #4]
 800facc:	8b7a      	ldrh	r2, [r7, #26]
 800face:	2301      	movs	r3, #1
 800fad0:	6979      	ldr	r1, [r7, #20]
 800fad2:	f7fd f861 	bl	800cb98 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800fad6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fad8:	8b7b      	ldrh	r3, [r7, #26]
 800fada:	4413      	add	r3, r2
 800fadc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800fade:	e010      	b.n	800fb02 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800fae0:	6a3b      	ldr	r3, [r7, #32]
 800fae2:	681a      	ldr	r2, [r3, #0]
 800fae4:	8b7b      	ldrh	r3, [r7, #26]
 800fae6:	79b9      	ldrb	r1, [r7, #6]
 800fae8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800faea:	f001 fd3a 	bl	8011562 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800faee:	6a3b      	ldr	r3, [r7, #32]
 800faf0:	681a      	ldr	r2, [r3, #0]
 800faf2:	8b7b      	ldrh	r3, [r7, #26]
 800faf4:	441a      	add	r2, r3
 800faf6:	6a3b      	ldr	r3, [r7, #32]
 800faf8:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800fafa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fafc:	8b7b      	ldrh	r3, [r7, #26]
 800fafe:	4413      	add	r3, r2
 800fb00:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800fb02:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800fb04:	3301      	adds	r3, #1
 800fb06:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fb08:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fb0a:	8bfb      	ldrh	r3, [r7, #30]
 800fb0c:	429a      	cmp	r2, r3
 800fb0e:	d3b5      	bcc.n	800fa7c <epin_write_tx_fifo+0x5c>
 800fb10:	e000      	b.n	800fb14 <epin_write_tx_fifo+0xf4>
      break;
 800fb12:	bf00      	nop
    }
  }
  return total_bytes_written;
 800fb14:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800fb16:	4618      	mov	r0, r3
 800fb18:	3730      	adds	r7, #48	@ 0x30
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd80      	pop	{r7, pc}
 800fb1e:	bf00      	nop
 800fb20:	08013998 	.word	0x08013998
 800fb24:	20011f18 	.word	0x20011f18
 800fb28:	0003fffc 	.word	0x0003fffc

0800fb2c <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b092      	sub	sp, #72	@ 0x48
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	4603      	mov	r3, r0
 800fb34:	71fb      	strb	r3, [r7, #7]
 800fb36:	460b      	mov	r3, r1
 800fb38:	71bb      	strb	r3, [r7, #6]
 800fb3a:	4613      	mov	r3, r2
 800fb3c:	717b      	strb	r3, [r7, #5]
 800fb3e:	79fb      	ldrb	r3, [r7, #7]
 800fb40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fb44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d002      	beq.n	800fb52 <edpt_schedule_packets+0x26>
    rhport = 0;
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fb52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800fb56:	4a77      	ldr	r2, [pc, #476]	@ (800fd34 <edpt_schedule_packets+0x208>)
 800fb58:	011b      	lsls	r3, r3, #4
 800fb5a:	4413      	add	r3, r2
 800fb5c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fb5e:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800fb60:	79ba      	ldrb	r2, [r7, #6]
 800fb62:	797b      	ldrb	r3, [r7, #5]
 800fb64:	0052      	lsls	r2, r2, #1
 800fb66:	4413      	add	r3, r2
 800fb68:	011b      	lsls	r3, r3, #4
 800fb6a:	4a73      	ldr	r2, [pc, #460]	@ (800fd38 <edpt_schedule_packets+0x20c>)
 800fb6c:	4413      	add	r3, r2
 800fb6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800fb70:	797b      	ldrb	r3, [r7, #5]
 800fb72:	2b01      	cmp	r3, #1
 800fb74:	bf14      	ite	ne
 800fb76:	2301      	movne	r3, #1
 800fb78:	2300      	moveq	r3, #0
 800fb7a:	b2db      	uxtb	r3, r3
 800fb7c:	461a      	mov	r2, r3
 800fb7e:	79bb      	ldrb	r3, [r7, #6]
 800fb80:	0112      	lsls	r2, r2, #4
 800fb82:	4413      	add	r3, r2
 800fb84:	3348      	adds	r3, #72	@ 0x48
 800fb86:	015b      	lsls	r3, r3, #5
 800fb88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fb8a:	4413      	add	r3, r2
 800fb8c:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800fb8e:	79bb      	ldrb	r3, [r7, #6]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	d11e      	bne.n	800fbd2 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800fb94:	797b      	ldrb	r3, [r7, #5]
 800fb96:	4a69      	ldr	r2, [pc, #420]	@ (800fd3c <edpt_schedule_packets+0x210>)
 800fb98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb9c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800fb9e:	2340      	movs	r3, #64	@ 0x40
 800fba0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800fba2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800fba4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fba6:	4293      	cmp	r3, r2
 800fba8:	bf28      	it	cs
 800fbaa:	4613      	movcs	r3, r2
 800fbac:	b29b      	uxth	r3, r3
 800fbae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800fbb2:	797b      	ldrb	r3, [r7, #5]
 800fbb4:	4a61      	ldr	r2, [pc, #388]	@ (800fd3c <edpt_schedule_packets+0x210>)
 800fbb6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800fbba:	797b      	ldrb	r3, [r7, #5]
 800fbbc:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fbc0:	1a8a      	subs	r2, r1, r2
 800fbc2:	b291      	uxth	r1, r2
 800fbc4:	4a5d      	ldr	r2, [pc, #372]	@ (800fd3c <edpt_schedule_packets+0x210>)
 800fbc6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800fbca:	2301      	movs	r3, #1
 800fbcc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800fbd0:	e019      	b.n	800fc06 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800fbd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fbd4:	891b      	ldrh	r3, [r3, #8]
 800fbd6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800fbda:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fbde:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800fbe0:	8952      	ldrh	r2, [r2, #10]
 800fbe2:	627b      	str	r3, [r7, #36]	@ 0x24
 800fbe4:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800fbe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fbe8:	6a3b      	ldr	r3, [r7, #32]
 800fbea:	4413      	add	r3, r2
 800fbec:	1e5a      	subs	r2, r3, #1
 800fbee:	6a3b      	ldr	r3, [r7, #32]
 800fbf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800fbf4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800fbf8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d102      	bne.n	800fc06 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800fc00:	2301      	movs	r3, #1
 800fc02:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800fc06:	2300      	movs	r3, #0
 800fc08:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800fc0a:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fc0e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800fc12:	69bb      	ldr	r3, [r7, #24]
 800fc14:	f362 0312 	bfi	r3, r2, #0, #19
 800fc18:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800fc1a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800fc1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fc22:	b29a      	uxth	r2, r3
 800fc24:	8b7b      	ldrh	r3, [r7, #26]
 800fc26:	f362 03cc 	bfi	r3, r2, #3, #10
 800fc2a:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800fc2c:	69ba      	ldr	r2, [r7, #24]
 800fc2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc30:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800fc32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800fc38:	7dfb      	ldrb	r3, [r7, #23]
 800fc3a:	f043 0304 	orr.w	r3, r3, #4
 800fc3e:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800fc40:	7dfb      	ldrb	r3, [r7, #23]
 800fc42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fc46:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800fc48:	7dbb      	ldrb	r3, [r7, #22]
 800fc4a:	f003 030c 	and.w	r3, r3, #12
 800fc4e:	b2db      	uxtb	r3, r3
 800fc50:	2b04      	cmp	r3, #4
 800fc52:	d116      	bne.n	800fc82 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800fc54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc56:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800fc5a:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800fc62:	b29b      	uxth	r3, r3
 800fc64:	f003 0301 	and.w	r3, r3, #1
 800fc68:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800fc6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d004      	beq.n	800fc7a <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800fc70:	7dfb      	ldrb	r3, [r7, #23]
 800fc72:	f043 0310 	orr.w	r3, r3, #16
 800fc76:	75fb      	strb	r3, [r7, #23]
 800fc78:	e003      	b.n	800fc82 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800fc7a:	7dfb      	ldrb	r3, [r7, #23]
 800fc7c:	f043 0320 	orr.w	r3, r3, #32
 800fc80:	75fb      	strb	r3, [r7, #23]
 800fc82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc84:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fc86:	69fb      	ldr	r3, [r7, #28]
 800fc88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fc8a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800fc8c:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800fc8e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800fc92:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d021      	beq.n	800fcde <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800fc9a:	797b      	ldrb	r3, [r7, #5]
 800fc9c:	2b01      	cmp	r3, #1
 800fc9e:	d10b      	bne.n	800fcb8 <edpt_schedule_packets+0x18c>
 800fca0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d007      	beq.n	800fcb8 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800fca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800fcb0:	4611      	mov	r1, r2
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f7fd faff 	bl	800d2b6 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800fcb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	461a      	mov	r2, r3
 800fcbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcc0:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800fcc2:	697a      	ldr	r2, [r7, #20]
 800fcc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcc6:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800fcc8:	79bb      	ldrb	r3, [r7, #6]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d12e      	bne.n	800fd2c <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800fcce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcd0:	681a      	ldr	r2, [r3, #0]
 800fcd2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fcd6:	441a      	add	r2, r3
 800fcd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcda:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800fcdc:	e026      	b.n	800fd2c <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800fcde:	697a      	ldr	r2, [r7, #20]
 800fce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fce2:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800fce4:	797b      	ldrb	r3, [r7, #5]
 800fce6:	2b01      	cmp	r3, #1
 800fce8:	d120      	bne.n	800fd2c <edpt_schedule_packets+0x200>
 800fcea:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d01c      	beq.n	800fd2c <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800fcf2:	79ba      	ldrb	r2, [r7, #6]
 800fcf4:	79fb      	ldrb	r3, [r7, #7]
 800fcf6:	4611      	mov	r1, r2
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	f7ff fe91 	bl	800fa20 <epin_write_tx_fifo>
 800fcfe:	4603      	mov	r3, r0
 800fd00:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800fd02:	79bb      	ldrb	r3, [r7, #6]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d011      	beq.n	800fd2c <edpt_schedule_packets+0x200>
 800fd08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd0a:	891b      	ldrh	r3, [r3, #8]
 800fd0c:	461a      	mov	r2, r3
 800fd0e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800fd10:	1ad3      	subs	r3, r2, r3
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	dd0a      	ble.n	800fd2c <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800fd16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fd18:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800fd1c:	79bb      	ldrb	r3, [r7, #6]
 800fd1e:	2101      	movs	r1, #1
 800fd20:	fa01 f303 	lsl.w	r3, r1, r3
 800fd24:	431a      	orrs	r2, r3
 800fd26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fd28:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800fd2c:	bf00      	nop
 800fd2e:	3748      	adds	r7, #72	@ 0x48
 800fd30:	46bd      	mov	sp, r7
 800fd32:	bd80      	pop	{r7, pc}
 800fd34:	08013998 	.word	0x08013998
 800fd38:	20011f18 	.word	0x20011f18
 800fd3c:	20011f98 	.word	0x20011f98

0800fd40 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800fd40:	b580      	push	{r7, lr}
 800fd42:	b08c      	sub	sp, #48	@ 0x30
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	4603      	mov	r3, r0
 800fd48:	6039      	str	r1, [r7, #0]
 800fd4a:	71fb      	strb	r3, [r7, #7]
 800fd4c:	79fb      	ldrb	r3, [r7, #7]
 800fd4e:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fd50:	7dfb      	ldrb	r3, [r7, #23]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d001      	beq.n	800fd5a <dcd_init+0x1a>
    rhport = 0;
 800fd56:	2300      	movs	r3, #0
 800fd58:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fd5a:	7dfb      	ldrb	r3, [r7, #23]
 800fd5c:	4a43      	ldr	r2, [pc, #268]	@ (800fe6c <dcd_init+0x12c>)
 800fd5e:	011b      	lsls	r3, r3, #4
 800fd60:	4413      	add	r3, r2
 800fd62:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fd64:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800fd66:	2208      	movs	r2, #8
 800fd68:	2100      	movs	r1, #0
 800fd6a:	4841      	ldr	r0, [pc, #260]	@ (800fe70 <dcd_init+0x130>)
 800fd6c:	f002 fcc6 	bl	80126fc <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800fd70:	2101      	movs	r1, #1
 800fd72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800fd74:	f001 fafa 	bl	801136c <dwc2_core_is_highspeed>
 800fd78:	4603      	mov	r3, r0
 800fd7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800fd7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd80:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fd82:	69bb      	ldr	r3, [r7, #24]
 800fd84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fd86:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800fd88:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800fd8a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800fd8e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800fd92:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800fd96:	79fb      	ldrb	r3, [r7, #7]
 800fd98:	4618      	mov	r0, r3
 800fd9a:	f001 fb05 	bl	80113a8 <dwc2_core_init>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	f083 0301 	eor.w	r3, r3, #1
 800fda4:	b2db      	uxtb	r3, r3
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d00a      	beq.n	800fdc0 <dcd_init+0x80>
 800fdaa:	4b32      	ldr	r3, [pc, #200]	@ (800fe74 <dcd_init+0x134>)
 800fdac:	61fb      	str	r3, [r7, #28]
 800fdae:	69fb      	ldr	r3, [r7, #28]
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	f003 0301 	and.w	r3, r3, #1
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d000      	beq.n	800fdbc <dcd_init+0x7c>
 800fdba:	be00      	bkpt	0x0000
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	e050      	b.n	800fe62 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800fdc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdc2:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800fdc6:	f023 0303 	bic.w	r3, r3, #3
 800fdca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800fdcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d00d      	beq.n	800fdf0 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fdd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fdd8:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800fdda:	7b3b      	ldrb	r3, [r7, #12]
 800fddc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800fde0:	b2db      	uxtb	r3, r3
 800fde2:	2b80      	cmp	r3, #128	@ 0x80
 800fde4:	d108      	bne.n	800fdf8 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800fde6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fde8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800fdec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fdee:	e003      	b.n	800fdf8 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800fdf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdf2:	f043 0303 	orr.w	r3, r3, #3
 800fdf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800fdf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdfa:	f043 0304 	orr.w	r3, r3, #4
 800fdfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800fe00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe04:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800fe08:	79fb      	ldrb	r3, [r7, #7]
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f000 f8e2 	bl	800ffd4 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800fe10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe12:	68db      	ldr	r3, [r3, #12]
 800fe14:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800fe18:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800fe1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe1e:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800fe20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800fe28:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800fe2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe2e:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800fe30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe32:	699a      	ldr	r2, [r3, #24]
 800fe34:	4b10      	ldr	r3, [pc, #64]	@ (800fe78 <dcd_init+0x138>)
 800fe36:	4313      	orrs	r3, r2
 800fe38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe3a:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800fe3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3e:	689b      	ldr	r3, [r3, #8]
 800fe40:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800fe42:	6a3b      	ldr	r3, [r7, #32]
 800fe44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe48:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800fe4a:	6a3b      	ldr	r3, [r7, #32]
 800fe4c:	f043 0301 	orr.w	r3, r3, #1
 800fe50:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800fe52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe54:	6a3a      	ldr	r2, [r7, #32]
 800fe56:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800fe58:	79fb      	ldrb	r3, [r7, #7]
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	f000 f898 	bl	800ff90 <dcd_connect>
  return true;
 800fe60:	2301      	movs	r3, #1
}
 800fe62:	4618      	mov	r0, r3
 800fe64:	3730      	adds	r7, #48	@ 0x30
 800fe66:	46bd      	mov	sp, r7
 800fe68:	bd80      	pop	{r7, pc}
 800fe6a:	bf00      	nop
 800fe6c:	08013998 	.word	0x08013998
 800fe70:	20011f98 	.word	0x20011f98
 800fe74:	e000edf0 	.word	0xe000edf0
 800fe78:	80003004 	.word	0x80003004

0800fe7c <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b084      	sub	sp, #16
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	4603      	mov	r3, r0
 800fe84:	71fb      	strb	r3, [r7, #7]
 800fe86:	79fb      	ldrb	r3, [r7, #7]
 800fe88:	73fb      	strb	r3, [r7, #15]
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	73bb      	strb	r3, [r7, #14]
 800fe8e:	2301      	movs	r3, #1
 800fe90:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800fe92:	7bfb      	ldrb	r3, [r7, #15]
 800fe94:	4a0c      	ldr	r2, [pc, #48]	@ (800fec8 <dcd_int_enable+0x4c>)
 800fe96:	011b      	lsls	r3, r3, #4
 800fe98:	4413      	add	r3, r2
 800fe9a:	3304      	adds	r3, #4
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800fea0:	7b7b      	ldrb	r3, [r7, #13]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d005      	beq.n	800feb2 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800fea6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800feaa:	4618      	mov	r0, r3
 800feac:	f7ff fa7a 	bl	800f3a4 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800feb0:	e004      	b.n	800febc <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800feb2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800feb6:	4618      	mov	r0, r3
 800feb8:	f7ff fa92 	bl	800f3e0 <__NVIC_DisableIRQ>
}
 800febc:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800febe:	bf00      	nop
 800fec0:	3710      	adds	r7, #16
 800fec2:	46bd      	mov	sp, r7
 800fec4:	bd80      	pop	{r7, pc}
 800fec6:	bf00      	nop
 800fec8:	08013998 	.word	0x08013998

0800fecc <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800fecc:	b580      	push	{r7, lr}
 800fece:	b084      	sub	sp, #16
 800fed0:	af00      	add	r7, sp, #0
 800fed2:	4603      	mov	r3, r0
 800fed4:	71fb      	strb	r3, [r7, #7]
 800fed6:	79fb      	ldrb	r3, [r7, #7]
 800fed8:	73fb      	strb	r3, [r7, #15]
 800feda:	2301      	movs	r3, #1
 800fedc:	73bb      	strb	r3, [r7, #14]
 800fede:	2300      	movs	r3, #0
 800fee0:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800fee2:	7bfb      	ldrb	r3, [r7, #15]
 800fee4:	4a0c      	ldr	r2, [pc, #48]	@ (800ff18 <dcd_int_disable+0x4c>)
 800fee6:	011b      	lsls	r3, r3, #4
 800fee8:	4413      	add	r3, r2
 800feea:	3304      	adds	r3, #4
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800fef0:	7b7b      	ldrb	r3, [r7, #13]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d005      	beq.n	800ff02 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800fef6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800fefa:	4618      	mov	r0, r3
 800fefc:	f7ff fa52 	bl	800f3a4 <__NVIC_EnableIRQ>
}
 800ff00:	e004      	b.n	800ff0c <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800ff02:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800ff06:	4618      	mov	r0, r3
 800ff08:	f7ff fa6a 	bl	800f3e0 <__NVIC_DisableIRQ>
}
 800ff0c:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800ff0e:	bf00      	nop
 800ff10:	3710      	adds	r7, #16
 800ff12:	46bd      	mov	sp, r7
 800ff14:	bd80      	pop	{r7, pc}
 800ff16:	bf00      	nop
 800ff18:	08013998 	.word	0x08013998

0800ff1c <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b086      	sub	sp, #24
 800ff20:	af02      	add	r7, sp, #8
 800ff22:	4603      	mov	r3, r0
 800ff24:	460a      	mov	r2, r1
 800ff26:	71fb      	strb	r3, [r7, #7]
 800ff28:	4613      	mov	r3, r2
 800ff2a:	71bb      	strb	r3, [r7, #6]
 800ff2c:	79fb      	ldrb	r3, [r7, #7]
 800ff2e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ff30:	7a7b      	ldrb	r3, [r7, #9]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d001      	beq.n	800ff3a <dcd_set_address+0x1e>
    rhport = 0;
 800ff36:	2300      	movs	r3, #0
 800ff38:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ff3a:	7a7b      	ldrb	r3, [r7, #9]
 800ff3c:	4a13      	ldr	r2, [pc, #76]	@ (800ff8c <dcd_set_address+0x70>)
 800ff3e:	011b      	lsls	r3, r3, #4
 800ff40:	4413      	add	r3, r2
 800ff42:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ff44:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800ff4c:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800ff50:	79bb      	ldrb	r3, [r7, #6]
 800ff52:	011b      	lsls	r3, r3, #4
 800ff54:	431a      	orrs	r2, r3
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	72fb      	strb	r3, [r7, #11]
 800ff60:	2301      	movs	r3, #1
 800ff62:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800ff64:	7abb      	ldrb	r3, [r7, #10]
 800ff66:	2b01      	cmp	r3, #1
 800ff68:	d101      	bne.n	800ff6e <dcd_set_address+0x52>
 800ff6a:	2280      	movs	r2, #128	@ 0x80
 800ff6c:	e000      	b.n	800ff70 <dcd_set_address+0x54>
 800ff6e:	2200      	movs	r2, #0
 800ff70:	7afb      	ldrb	r3, [r7, #11]
 800ff72:	4313      	orrs	r3, r2
 800ff74:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800ff76:	79f8      	ldrb	r0, [r7, #7]
 800ff78:	2300      	movs	r3, #0
 800ff7a:	9300      	str	r3, [sp, #0]
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	2200      	movs	r2, #0
 800ff80:	f000 f94a 	bl	8010218 <dcd_edpt_xfer>
}
 800ff84:	bf00      	nop
 800ff86:	3710      	adds	r7, #16
 800ff88:	46bd      	mov	sp, r7
 800ff8a:	bd80      	pop	{r7, pc}
 800ff8c:	08013998 	.word	0x08013998

0800ff90 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800ff90:	b480      	push	{r7}
 800ff92:	b085      	sub	sp, #20
 800ff94:	af00      	add	r7, sp, #0
 800ff96:	4603      	mov	r3, r0
 800ff98:	71fb      	strb	r3, [r7, #7]
 800ff9a:	79fb      	ldrb	r3, [r7, #7]
 800ff9c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ff9e:	7afb      	ldrb	r3, [r7, #11]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d001      	beq.n	800ffa8 <dcd_connect+0x18>
    rhport = 0;
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ffa8:	7afb      	ldrb	r3, [r7, #11]
 800ffaa:	4a09      	ldr	r2, [pc, #36]	@ (800ffd0 <dcd_connect+0x40>)
 800ffac:	011b      	lsls	r3, r3, #4
 800ffae:	4413      	add	r3, r2
 800ffb0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ffb2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ffba:	f023 0202 	bic.w	r2, r3, #2
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800ffc4:	bf00      	nop
 800ffc6:	3714      	adds	r7, #20
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffce:	4770      	bx	lr
 800ffd0:	08013998 	.word	0x08013998

0800ffd4 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800ffd4:	b480      	push	{r7}
 800ffd6:	b085      	sub	sp, #20
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	4603      	mov	r3, r0
 800ffdc:	71fb      	strb	r3, [r7, #7]
 800ffde:	79fb      	ldrb	r3, [r7, #7]
 800ffe0:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ffe2:	7afb      	ldrb	r3, [r7, #11]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d001      	beq.n	800ffec <dcd_disconnect+0x18>
    rhport = 0;
 800ffe8:	2300      	movs	r3, #0
 800ffea:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ffec:	7afb      	ldrb	r3, [r7, #11]
 800ffee:	4a09      	ldr	r2, [pc, #36]	@ (8010014 <dcd_disconnect+0x40>)
 800fff0:	011b      	lsls	r3, r3, #4
 800fff2:	4413      	add	r3, r2
 800fff4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fff6:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800fffe:	f043 0202 	orr.w	r2, r3, #2
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8010008:	bf00      	nop
 801000a:	3714      	adds	r7, #20
 801000c:	46bd      	mov	sp, r7
 801000e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010012:	4770      	bx	lr
 8010014:	08013998 	.word	0x08013998

08010018 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 8010018:	b480      	push	{r7}
 801001a:	b085      	sub	sp, #20
 801001c:	af00      	add	r7, sp, #0
 801001e:	4603      	mov	r3, r0
 8010020:	460a      	mov	r2, r1
 8010022:	71fb      	strb	r3, [r7, #7]
 8010024:	4613      	mov	r3, r2
 8010026:	71bb      	strb	r3, [r7, #6]
 8010028:	79fb      	ldrb	r3, [r7, #7]
 801002a:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801002c:	7afb      	ldrb	r3, [r7, #11]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d001      	beq.n	8010036 <dcd_sof_enable+0x1e>
    rhport = 0;
 8010032:	2300      	movs	r3, #0
 8010034:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010036:	7afb      	ldrb	r3, [r7, #11]
 8010038:	4a10      	ldr	r2, [pc, #64]	@ (801007c <dcd_sof_enable+0x64>)
 801003a:	011b      	lsls	r3, r3, #4
 801003c:	4413      	add	r3, r2
 801003e:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010040:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8010042:	4a0f      	ldr	r2, [pc, #60]	@ (8010080 <dcd_sof_enable+0x68>)
 8010044:	79bb      	ldrb	r3, [r7, #6]
 8010046:	71d3      	strb	r3, [r2, #7]

  if (en) {
 8010048:	79bb      	ldrb	r3, [r7, #6]
 801004a:	2b00      	cmp	r3, #0
 801004c:	d009      	beq.n	8010062 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 801004e:	68fb      	ldr	r3, [r7, #12]
 8010050:	2208      	movs	r2, #8
 8010052:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	699b      	ldr	r3, [r3, #24]
 8010058:	f043 0208 	orr.w	r2, r3, #8
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8010060:	e005      	b.n	801006e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	699b      	ldr	r3, [r3, #24]
 8010066:	f023 0208 	bic.w	r2, r3, #8
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	619a      	str	r2, [r3, #24]
}
 801006e:	bf00      	nop
 8010070:	3714      	adds	r7, #20
 8010072:	46bd      	mov	sp, r7
 8010074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010078:	4770      	bx	lr
 801007a:	bf00      	nop
 801007c:	08013998 	.word	0x08013998
 8010080:	20011f98 	.word	0x20011f98

08010084 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8010084:	b580      	push	{r7, lr}
 8010086:	b084      	sub	sp, #16
 8010088:	af00      	add	r7, sp, #0
 801008a:	4603      	mov	r3, r0
 801008c:	6039      	str	r1, [r7, #0]
 801008e:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	7899      	ldrb	r1, [r3, #2]
 8010094:	683b      	ldr	r3, [r7, #0]
 8010096:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8010098:	68bb      	ldr	r3, [r7, #8]
 801009a:	889b      	ldrh	r3, [r3, #4]
 801009c:	b29b      	uxth	r3, r3
 801009e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80100a2:	b29a      	uxth	r2, r3
 80100a4:	79fb      	ldrb	r3, [r7, #7]
 80100a6:	4618      	mov	r0, r3
 80100a8:	f7ff f9fe 	bl	800f4a8 <dfifo_alloc>
 80100ac:	4603      	mov	r3, r0
 80100ae:	f083 0301 	eor.w	r3, r3, #1
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d00a      	beq.n	80100ce <dcd_edpt_open+0x4a>
 80100b8:	4b0a      	ldr	r3, [pc, #40]	@ (80100e4 <dcd_edpt_open+0x60>)
 80100ba:	60fb      	str	r3, [r7, #12]
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	f003 0301 	and.w	r3, r3, #1
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d000      	beq.n	80100ca <dcd_edpt_open+0x46>
 80100c8:	be00      	bkpt	0x0000
 80100ca:	2300      	movs	r3, #0
 80100cc:	e005      	b.n	80100da <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 80100ce:	79fb      	ldrb	r3, [r7, #7]
 80100d0:	6839      	ldr	r1, [r7, #0]
 80100d2:	4618      	mov	r0, r3
 80100d4:	f7ff fb22 	bl	800f71c <edpt_activate>
  return true;
 80100d8:	2301      	movs	r3, #1
}
 80100da:	4618      	mov	r0, r3
 80100dc:	3710      	adds	r7, #16
 80100de:	46bd      	mov	sp, r7
 80100e0:	bd80      	pop	{r7, pc}
 80100e2:	bf00      	nop
 80100e4:	e000edf0 	.word	0xe000edf0

080100e8 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b08c      	sub	sp, #48	@ 0x30
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	4603      	mov	r3, r0
 80100f0:	71fb      	strb	r3, [r7, #7]
 80100f2:	79fb      	ldrb	r3, [r7, #7]
 80100f4:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80100f6:	7ffb      	ldrb	r3, [r7, #31]
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d001      	beq.n	8010100 <dcd_edpt_close_all+0x18>
    rhport = 0;
 80100fc:	2300      	movs	r3, #0
 80100fe:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010100:	7ffb      	ldrb	r3, [r7, #31]
 8010102:	4a42      	ldr	r2, [pc, #264]	@ (801020c <dcd_edpt_close_all+0x124>)
 8010104:	011b      	lsls	r3, r3, #4
 8010106:	4413      	add	r3, r2
 8010108:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801010a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 801010c:	79fb      	ldrb	r3, [r7, #7]
 801010e:	4a3f      	ldr	r2, [pc, #252]	@ (801020c <dcd_edpt_close_all+0x124>)
 8010110:	011b      	lsls	r3, r3, #4
 8010112:	4413      	add	r3, r2
 8010114:	3308      	adds	r3, #8
 8010116:	781b      	ldrb	r3, [r3, #0]
 8010118:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 801011c:	2000      	movs	r0, #0
 801011e:	f7fe fc23 	bl	800e968 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 8010122:	4b3b      	ldr	r3, [pc, #236]	@ (8010210 <dcd_edpt_close_all+0x128>)
 8010124:	2200      	movs	r2, #0
 8010126:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8010128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801012a:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801012e:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 8010132:	2301      	movs	r3, #1
 8010134:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010138:	e038      	b.n	80101ac <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 801013a:	2300      	movs	r3, #0
 801013c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010140:	e02b      	b.n	801019a <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8010142:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8010146:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801014a:	0112      	lsls	r2, r2, #4
 801014c:	4413      	add	r3, r2
 801014e:	3348      	adds	r3, #72	@ 0x48
 8010150:	015b      	lsls	r3, r3, #5
 8010152:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010154:	4413      	add	r3, r2
 8010156:	623b      	str	r3, [r7, #32]
 8010158:	6a3b      	ldr	r3, [r7, #32]
 801015a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 801015c:	69bb      	ldr	r3, [r7, #24]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	0fdb      	lsrs	r3, r3, #31
 8010162:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8010164:	2b00      	cmp	r3, #0
 8010166:	d005      	beq.n	8010174 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8010168:	6a3b      	ldr	r3, [r7, #32]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8010170:	6a3b      	ldr	r3, [r7, #32]
 8010172:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8010174:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010178:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801017c:	f1c3 0301 	rsb	r3, r3, #1
 8010180:	4924      	ldr	r1, [pc, #144]	@ (8010214 <dcd_edpt_close_all+0x12c>)
 8010182:	0052      	lsls	r2, r2, #1
 8010184:	4413      	add	r3, r2
 8010186:	011b      	lsls	r3, r3, #4
 8010188:	440b      	add	r3, r1
 801018a:	330a      	adds	r3, #10
 801018c:	2200      	movs	r2, #0
 801018e:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8010190:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010194:	3301      	adds	r3, #1
 8010196:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 801019a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801019e:	2b01      	cmp	r3, #1
 80101a0:	d9cf      	bls.n	8010142 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 80101a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80101a6:	3301      	adds	r3, #1
 80101a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80101ac:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80101b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d3c0      	bcc.n	801013a <dcd_edpt_close_all+0x52>
 80101b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101ba:	613b      	str	r3, [r7, #16]
 80101bc:	2310      	movs	r3, #16
 80101be:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 80101c0:	7bfb      	ldrb	r3, [r7, #15]
 80101c2:	019b      	lsls	r3, r3, #6
 80101c4:	f043 0220 	orr.w	r2, r3, #32
 80101c8:	693b      	ldr	r3, [r7, #16]
 80101ca:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 80101cc:	bf00      	nop
 80101ce:	693b      	ldr	r3, [r7, #16]
 80101d0:	691b      	ldr	r3, [r3, #16]
 80101d2:	f003 0320 	and.w	r3, r3, #32
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d1f9      	bne.n	80101ce <dcd_edpt_close_all+0xe6>
}
 80101da:	bf00      	nop
 80101dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101de:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 80101e0:	697b      	ldr	r3, [r7, #20]
 80101e2:	2210      	movs	r2, #16
 80101e4:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 80101e6:	bf00      	nop
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	691b      	ldr	r3, [r3, #16]
 80101ec:	f003 0310 	and.w	r3, r3, #16
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d1f9      	bne.n	80101e8 <dcd_edpt_close_all+0x100>
}
 80101f4:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 80101f6:	79fb      	ldrb	r3, [r7, #7]
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7ff fa35 	bl	800f668 <dfifo_device_init>

  usbd_spin_unlock(false);
 80101fe:	2000      	movs	r0, #0
 8010200:	f7fe fbd6 	bl	800e9b0 <usbd_spin_unlock>
}
 8010204:	bf00      	nop
 8010206:	3730      	adds	r7, #48	@ 0x30
 8010208:	46bd      	mov	sp, r7
 801020a:	bd80      	pop	{r7, pc}
 801020c:	08013998 	.word	0x08013998
 8010210:	20011f98 	.word	0x20011f98
 8010214:	20011f18 	.word	0x20011f18

08010218 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8010218:	b580      	push	{r7, lr}
 801021a:	b086      	sub	sp, #24
 801021c:	af00      	add	r7, sp, #0
 801021e:	603a      	str	r2, [r7, #0]
 8010220:	461a      	mov	r2, r3
 8010222:	4603      	mov	r3, r0
 8010224:	71fb      	strb	r3, [r7, #7]
 8010226:	460b      	mov	r3, r1
 8010228:	71bb      	strb	r3, [r7, #6]
 801022a:	4613      	mov	r3, r2
 801022c:	80bb      	strh	r3, [r7, #4]
 801022e:	79bb      	ldrb	r3, [r7, #6]
 8010230:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8010232:	7bbb      	ldrb	r3, [r7, #14]
 8010234:	f003 030f 	and.w	r3, r3, #15
 8010238:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801023a:	75bb      	strb	r3, [r7, #22]
 801023c:	79bb      	ldrb	r3, [r7, #6]
 801023e:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010240:	7bfb      	ldrb	r3, [r7, #15]
 8010242:	09db      	lsrs	r3, r3, #7
 8010244:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8010246:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8010248:	7dba      	ldrb	r2, [r7, #22]
 801024a:	7d7b      	ldrb	r3, [r7, #21]
 801024c:	0052      	lsls	r2, r2, #1
 801024e:	4413      	add	r3, r2
 8010250:	011b      	lsls	r3, r3, #4
 8010252:	4a1b      	ldr	r2, [pc, #108]	@ (80102c0 <dcd_edpt_xfer+0xa8>)
 8010254:	4413      	add	r3, r2
 8010256:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8010258:	f897 3020 	ldrb.w	r3, [r7, #32]
 801025c:	4618      	mov	r0, r3
 801025e:	f7fe fb83 	bl	800e968 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8010262:	693b      	ldr	r3, [r7, #16]
 8010264:	895b      	ldrh	r3, [r3, #10]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d102      	bne.n	8010270 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 801026a:	2300      	movs	r3, #0
 801026c:	75fb      	strb	r3, [r7, #23]
 801026e:	e01c      	b.n	80102aa <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8010270:	693b      	ldr	r3, [r7, #16]
 8010272:	683a      	ldr	r2, [r7, #0]
 8010274:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8010276:	693b      	ldr	r3, [r7, #16]
 8010278:	2200      	movs	r2, #0
 801027a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 801027c:	693b      	ldr	r3, [r7, #16]
 801027e:	88ba      	ldrh	r2, [r7, #4]
 8010280:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8010282:	693b      	ldr	r3, [r7, #16]
 8010284:	7b1a      	ldrb	r2, [r3, #12]
 8010286:	693b      	ldr	r3, [r7, #16]
 8010288:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 801028a:	7dbb      	ldrb	r3, [r7, #22]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d104      	bne.n	801029a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8010290:	7d7b      	ldrb	r3, [r7, #21]
 8010292:	490c      	ldr	r1, [pc, #48]	@ (80102c4 <dcd_edpt_xfer+0xac>)
 8010294:	88ba      	ldrh	r2, [r7, #4]
 8010296:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 801029a:	7d7a      	ldrb	r2, [r7, #21]
 801029c:	7db9      	ldrb	r1, [r7, #22]
 801029e:	79fb      	ldrb	r3, [r7, #7]
 80102a0:	4618      	mov	r0, r3
 80102a2:	f7ff fc43 	bl	800fb2c <edpt_schedule_packets>
    ret = true;
 80102a6:	2301      	movs	r3, #1
 80102a8:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 80102aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80102ae:	4618      	mov	r0, r3
 80102b0:	f7fe fb7e 	bl	800e9b0 <usbd_spin_unlock>

  return ret;
 80102b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80102b6:	4618      	mov	r0, r3
 80102b8:	3718      	adds	r7, #24
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
 80102be:	bf00      	nop
 80102c0:	20011f18 	.word	0x20011f18
 80102c4:	20011f98 	.word	0x20011f98

080102c8 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b086      	sub	sp, #24
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	603a      	str	r2, [r7, #0]
 80102d0:	461a      	mov	r2, r3
 80102d2:	4603      	mov	r3, r0
 80102d4:	71fb      	strb	r3, [r7, #7]
 80102d6:	460b      	mov	r3, r1
 80102d8:	71bb      	strb	r3, [r7, #6]
 80102da:	4613      	mov	r3, r2
 80102dc:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	88db      	ldrh	r3, [r3, #6]
 80102e2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80102e6:	b29b      	uxth	r3, r3
 80102e8:	2b01      	cmp	r3, #1
 80102ea:	d00a      	beq.n	8010302 <dcd_edpt_xfer_fifo+0x3a>
 80102ec:	4b25      	ldr	r3, [pc, #148]	@ (8010384 <dcd_edpt_xfer_fifo+0xbc>)
 80102ee:	60fb      	str	r3, [r7, #12]
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	f003 0301 	and.w	r3, r3, #1
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d000      	beq.n	80102fe <dcd_edpt_xfer_fifo+0x36>
 80102fc:	be00      	bkpt	0x0000
 80102fe:	2300      	movs	r3, #0
 8010300:	e03b      	b.n	801037a <dcd_edpt_xfer_fifo+0xb2>
 8010302:	79bb      	ldrb	r3, [r7, #6]
 8010304:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8010306:	7abb      	ldrb	r3, [r7, #10]
 8010308:	f003 030f 	and.w	r3, r3, #15
 801030c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 801030e:	75bb      	strb	r3, [r7, #22]
 8010310:	79bb      	ldrb	r3, [r7, #6]
 8010312:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010314:	7afb      	ldrb	r3, [r7, #11]
 8010316:	09db      	lsrs	r3, r3, #7
 8010318:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801031a:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 801031c:	7dba      	ldrb	r2, [r7, #22]
 801031e:	7d7b      	ldrb	r3, [r7, #21]
 8010320:	0052      	lsls	r2, r2, #1
 8010322:	4413      	add	r3, r2
 8010324:	011b      	lsls	r3, r3, #4
 8010326:	4a18      	ldr	r2, [pc, #96]	@ (8010388 <dcd_edpt_xfer_fifo+0xc0>)
 8010328:	4413      	add	r3, r2
 801032a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 801032c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010330:	4618      	mov	r0, r3
 8010332:	f7fe fb19 	bl	800e968 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8010336:	693b      	ldr	r3, [r7, #16]
 8010338:	895b      	ldrh	r3, [r3, #10]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d102      	bne.n	8010344 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 801033e:	2300      	movs	r3, #0
 8010340:	75fb      	strb	r3, [r7, #23]
 8010342:	e014      	b.n	801036e <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 8010344:	693b      	ldr	r3, [r7, #16]
 8010346:	2200      	movs	r2, #0
 8010348:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 801034a:	693b      	ldr	r3, [r7, #16]
 801034c:	683a      	ldr	r2, [r7, #0]
 801034e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8010350:	693b      	ldr	r3, [r7, #16]
 8010352:	88ba      	ldrh	r2, [r7, #4]
 8010354:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8010356:	693b      	ldr	r3, [r7, #16]
 8010358:	7b1a      	ldrb	r2, [r3, #12]
 801035a:	693b      	ldr	r3, [r7, #16]
 801035c:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 801035e:	7d7a      	ldrb	r2, [r7, #21]
 8010360:	7db9      	ldrb	r1, [r7, #22]
 8010362:	79fb      	ldrb	r3, [r7, #7]
 8010364:	4618      	mov	r0, r3
 8010366:	f7ff fbe1 	bl	800fb2c <edpt_schedule_packets>
    ret = true;
 801036a:	2301      	movs	r3, #1
 801036c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 801036e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010372:	4618      	mov	r0, r3
 8010374:	f7fe fb1c 	bl	800e9b0 <usbd_spin_unlock>

  return ret;
 8010378:	7dfb      	ldrb	r3, [r7, #23]
}
 801037a:	4618      	mov	r0, r3
 801037c:	3718      	adds	r7, #24
 801037e:	46bd      	mov	sp, r7
 8010380:	bd80      	pop	{r7, pc}
 8010382:	bf00      	nop
 8010384:	e000edf0 	.word	0xe000edf0
 8010388:	20011f18 	.word	0x20011f18

0801038c <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 801038c:	b580      	push	{r7, lr}
 801038e:	b086      	sub	sp, #24
 8010390:	af00      	add	r7, sp, #0
 8010392:	4603      	mov	r3, r0
 8010394:	460a      	mov	r2, r1
 8010396:	71fb      	strb	r3, [r7, #7]
 8010398:	4613      	mov	r3, r2
 801039a:	71bb      	strb	r3, [r7, #6]
 801039c:	79fb      	ldrb	r3, [r7, #7]
 801039e:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80103a0:	7cbb      	ldrb	r3, [r7, #18]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d001      	beq.n	80103aa <dcd_edpt_stall+0x1e>
    rhport = 0;
 80103a6:	2300      	movs	r3, #0
 80103a8:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80103aa:	7cbb      	ldrb	r3, [r7, #18]
 80103ac:	4a11      	ldr	r2, [pc, #68]	@ (80103f4 <dcd_edpt_stall+0x68>)
 80103ae:	011b      	lsls	r3, r3, #4
 80103b0:	4413      	add	r3, r2
 80103b2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80103b4:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 80103b6:	79b9      	ldrb	r1, [r7, #6]
 80103b8:	79fb      	ldrb	r3, [r7, #7]
 80103ba:	2201      	movs	r2, #1
 80103bc:	4618      	mov	r0, r3
 80103be:	f7ff fa5f 	bl	800f880 <edpt_disable>
 80103c2:	79bb      	ldrb	r3, [r7, #6]
 80103c4:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80103c6:	7cfb      	ldrb	r3, [r7, #19]
 80103c8:	f003 030f 	and.w	r3, r3, #15
 80103cc:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d10b      	bne.n	80103ea <dcd_edpt_stall+0x5e>
 80103d2:	697b      	ldr	r3, [r7, #20]
 80103d4:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80103d6:	68fb      	ldr	r3, [r7, #12]
 80103d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80103da:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80103dc:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d003      	beq.n	80103ea <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 80103e2:	79fb      	ldrb	r3, [r7, #7]
 80103e4:	4618      	mov	r0, r3
 80103e6:	f7ff f81f 	bl	800f428 <dma_setup_prepare>
    }
  }
}
 80103ea:	bf00      	nop
 80103ec:	3718      	adds	r7, #24
 80103ee:	46bd      	mov	sp, r7
 80103f0:	bd80      	pop	{r7, pc}
 80103f2:	bf00      	nop
 80103f4:	08013998 	.word	0x08013998

080103f8 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 80103f8:	b480      	push	{r7}
 80103fa:	b087      	sub	sp, #28
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	4603      	mov	r3, r0
 8010400:	460a      	mov	r2, r1
 8010402:	71fb      	strb	r3, [r7, #7]
 8010404:	4613      	mov	r3, r2
 8010406:	71bb      	strb	r3, [r7, #6]
 8010408:	79fb      	ldrb	r3, [r7, #7]
 801040a:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 801040c:	7a7b      	ldrb	r3, [r7, #9]
 801040e:	2b00      	cmp	r3, #0
 8010410:	d001      	beq.n	8010416 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8010412:	2300      	movs	r3, #0
 8010414:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010416:	7a7b      	ldrb	r3, [r7, #9]
 8010418:	4a19      	ldr	r2, [pc, #100]	@ (8010480 <dcd_edpt_clear_stall+0x88>)
 801041a:	011b      	lsls	r3, r3, #4
 801041c:	4413      	add	r3, r2
 801041e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010420:	617b      	str	r3, [r7, #20]
 8010422:	79bb      	ldrb	r3, [r7, #6]
 8010424:	72bb      	strb	r3, [r7, #10]
 8010426:	7abb      	ldrb	r3, [r7, #10]
 8010428:	f003 030f 	and.w	r3, r3, #15
 801042c:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 801042e:	74fb      	strb	r3, [r7, #19]
 8010430:	79bb      	ldrb	r3, [r7, #6]
 8010432:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010434:	7afb      	ldrb	r3, [r7, #11]
 8010436:	09db      	lsrs	r3, r3, #7
 8010438:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 801043a:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 801043c:	7cbb      	ldrb	r3, [r7, #18]
 801043e:	2b01      	cmp	r3, #1
 8010440:	bf14      	ite	ne
 8010442:	2301      	movne	r3, #1
 8010444:	2300      	moveq	r3, #0
 8010446:	b2db      	uxtb	r3, r3
 8010448:	461a      	mov	r2, r3
 801044a:	7cfb      	ldrb	r3, [r7, #19]
 801044c:	0112      	lsls	r2, r2, #4
 801044e:	4413      	add	r3, r2
 8010450:	3348      	adds	r3, #72	@ 0x48
 8010452:	015b      	lsls	r3, r3, #5
 8010454:	697a      	ldr	r2, [r7, #20]
 8010456:	4413      	add	r3, r2
 8010458:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	601a      	str	r2, [r3, #0]
}
 8010472:	bf00      	nop
 8010474:	371c      	adds	r7, #28
 8010476:	46bd      	mov	sp, r7
 8010478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047c:	4770      	bx	lr
 801047e:	bf00      	nop
 8010480:	08013998 	.word	0x08013998

08010484 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8010484:	b580      	push	{r7, lr}
 8010486:	b090      	sub	sp, #64	@ 0x40
 8010488:	af00      	add	r7, sp, #0
 801048a:	4603      	mov	r3, r0
 801048c:	71fb      	strb	r3, [r7, #7]
 801048e:	79fb      	ldrb	r3, [r7, #7]
 8010490:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010494:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010498:	2b00      	cmp	r3, #0
 801049a:	d002      	beq.n	80104a2 <handle_bus_reset+0x1e>
    rhport = 0;
 801049c:	2300      	movs	r3, #0
 801049e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80104a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80104a6:	4a75      	ldr	r2, [pc, #468]	@ (801067c <handle_bus_reset+0x1f8>)
 80104a8:	011b      	lsls	r3, r3, #4
 80104aa:	4413      	add	r3, r2
 80104ac:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 80104ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80104b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80104b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80104b8:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 80104ba:	7a7b      	ldrb	r3, [r7, #9]
 80104bc:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80104c0:	b2db      	uxtb	r3, r3
 80104c2:	3301      	adds	r3, #1
 80104c4:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 80104c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 80104ca:	2280      	movs	r2, #128	@ 0x80
 80104cc:	2100      	movs	r1, #0
 80104ce:	486c      	ldr	r0, [pc, #432]	@ (8010680 <handle_bus_reset+0x1fc>)
 80104d0:	f002 f914 	bl	80126fc <memset>

  _dcd_data.sof_en = false;
 80104d4:	4b6b      	ldr	r3, [pc, #428]	@ (8010684 <handle_bus_reset+0x200>)
 80104d6:	2200      	movs	r2, #0
 80104d8:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 80104da:	4b6a      	ldr	r3, [pc, #424]	@ (8010684 <handle_bus_reset+0x200>)
 80104dc:	2200      	movs	r2, #0
 80104de:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 80104e0:	2300      	movs	r3, #0
 80104e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80104e6:	e014      	b.n	8010512 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 80104e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80104ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80104ee:	3358      	adds	r3, #88	@ 0x58
 80104f0:	015b      	lsls	r3, r3, #5
 80104f2:	4413      	add	r3, r2
 80104f4:	681a      	ldr	r2, [r3, #0]
 80104f6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80104fa:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80104fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010500:	3358      	adds	r3, #88	@ 0x58
 8010502:	015b      	lsls	r3, r3, #5
 8010504:	440b      	add	r3, r1
 8010506:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8010508:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801050c:	3301      	adds	r3, #1
 801050e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010512:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010516:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801051a:	429a      	cmp	r2, r3
 801051c:	d3e4      	bcc.n	80104e8 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 801051e:	2300      	movs	r3, #0
 8010520:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8010524:	e019      	b.n	801055a <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8010526:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 801052a:	3348      	adds	r3, #72	@ 0x48
 801052c:	015b      	lsls	r3, r3, #5
 801052e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010530:	4413      	add	r3, r2
 8010532:	633b      	str	r3, [r7, #48]	@ 0x30
 8010534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010536:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8010538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	0fdb      	lsrs	r3, r3, #31
 801053e:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8010540:	2b00      	cmp	r3, #0
 8010542:	d005      	beq.n	8010550 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8010544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 801054c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801054e:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8010550:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8010554:	3301      	adds	r3, #1
 8010556:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 801055a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 801055e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010562:	429a      	cmp	r2, r3
 8010564:	d3df      	bcc.n	8010526 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8010566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010568:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 801056c:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8010570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010572:	2209      	movs	r2, #9
 8010574:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8010578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801057a:	2209      	movs	r2, #9
 801057c:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8010580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010582:	61fb      	str	r3, [r7, #28]
 8010584:	2310      	movs	r3, #16
 8010586:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8010588:	7efb      	ldrb	r3, [r7, #27]
 801058a:	019b      	lsls	r3, r3, #6
 801058c:	f043 0220 	orr.w	r2, r3, #32
 8010590:	69fb      	ldr	r3, [r7, #28]
 8010592:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8010594:	bf00      	nop
 8010596:	69fb      	ldr	r3, [r7, #28]
 8010598:	691b      	ldr	r3, [r3, #16]
 801059a:	f003 0320 	and.w	r3, r3, #32
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d1f9      	bne.n	8010596 <handle_bus_reset+0x112>
}
 80105a2:	bf00      	nop
 80105a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105a6:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 80105a8:	6a3b      	ldr	r3, [r7, #32]
 80105aa:	2210      	movs	r2, #16
 80105ac:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 80105ae:	bf00      	nop
 80105b0:	6a3b      	ldr	r3, [r7, #32]
 80105b2:	691b      	ldr	r3, [r3, #16]
 80105b4:	f003 0310 	and.w	r3, r3, #16
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d1f9      	bne.n	80105b0 <handle_bus_reset+0x12c>
}
 80105bc:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 80105be:	79fb      	ldrb	r3, [r7, #7]
 80105c0:	4618      	mov	r0, r3
 80105c2:	f7ff f851 	bl	800f668 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 80105c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105c8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80105cc:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 80105ce:	8a3b      	ldrh	r3, [r7, #16]
 80105d0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80105d4:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 80105d6:	693a      	ldr	r2, [r7, #16]
 80105d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105da:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 80105de:	2300      	movs	r3, #0
 80105e0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 80105e4:	2300      	movs	r3, #0
 80105e6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80105ea:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 80105ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105ee:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 80105f2:	f023 0203 	bic.w	r2, r3, #3
 80105f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105f8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 80105fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105fe:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8010602:	f023 0203 	bic.w	r2, r3, #3
 8010606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010608:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 801060c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801060e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8010612:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010616:	431a      	orrs	r2, r3
 8010618:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801061a:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 801061e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010620:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8010624:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010628:	431a      	orrs	r2, r3
 801062a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801062c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8010630:	4b13      	ldr	r3, [pc, #76]	@ (8010680 <handle_bus_reset+0x1fc>)
 8010632:	2240      	movs	r2, #64	@ 0x40
 8010634:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8010636:	4b12      	ldr	r3, [pc, #72]	@ (8010680 <handle_bus_reset+0x1fc>)
 8010638:	2240      	movs	r2, #64	@ 0x40
 801063a:	835a      	strh	r2, [r3, #26]
 801063c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801063e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010640:	697b      	ldr	r3, [r7, #20]
 8010642:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010644:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8010646:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8010648:	2b00      	cmp	r3, #0
 801064a:	d004      	beq.n	8010656 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 801064c:	79fb      	ldrb	r3, [r7, #7]
 801064e:	4618      	mov	r0, r3
 8010650:	f7fe feea 	bl	800f428 <dma_setup_prepare>
 8010654:	e007      	b.n	8010666 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8010656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010658:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 801065c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8010660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010662:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8010666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010668:	699b      	ldr	r3, [r3, #24]
 801066a:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 801066e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010670:	619a      	str	r2, [r3, #24]
}
 8010672:	bf00      	nop
 8010674:	3740      	adds	r7, #64	@ 0x40
 8010676:	46bd      	mov	sp, r7
 8010678:	bd80      	pop	{r7, pc}
 801067a:	bf00      	nop
 801067c:	08013998 	.word	0x08013998
 8010680:	20011f18 	.word	0x20011f18
 8010684:	20011f98 	.word	0x20011f98

08010688 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8010688:	b580      	push	{r7, lr}
 801068a:	b08a      	sub	sp, #40	@ 0x28
 801068c:	af00      	add	r7, sp, #0
 801068e:	4603      	mov	r3, r0
 8010690:	71fb      	strb	r3, [r7, #7]
 8010692:	79fb      	ldrb	r3, [r7, #7]
 8010694:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010696:	7ffb      	ldrb	r3, [r7, #31]
 8010698:	2b00      	cmp	r3, #0
 801069a:	d001      	beq.n	80106a0 <handle_enum_done+0x18>
    rhport = 0;
 801069c:	2300      	movs	r3, #0
 801069e:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80106a0:	7ffb      	ldrb	r3, [r7, #31]
 80106a2:	4a1b      	ldr	r2, [pc, #108]	@ (8010710 <handle_enum_done+0x88>)
 80106a4:	011b      	lsls	r3, r3, #4
 80106a6:	4413      	add	r3, r2
 80106a8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 80106aa:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 80106ac:	6a3b      	ldr	r3, [r7, #32]
 80106ae:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80106b2:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 80106b4:	7e3b      	ldrb	r3, [r7, #24]
 80106b6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 80106ba:	b2db      	uxtb	r3, r3
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d002      	beq.n	80106c6 <handle_enum_done+0x3e>
 80106c0:	2b02      	cmp	r3, #2
 80106c2:	d004      	beq.n	80106ce <handle_enum_done+0x46>
 80106c4:	e007      	b.n	80106d6 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 80106c6:	2302      	movs	r3, #2
 80106c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80106cc:	e007      	b.n	80106de <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 80106ce:	2301      	movs	r3, #1
 80106d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80106d4:	e003      	b.n	80106de <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 80106d6:	2300      	movs	r3, #0
 80106d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 80106dc:	bf00      	nop
 80106de:	79fb      	ldrb	r3, [r7, #7]
 80106e0:	77bb      	strb	r3, [r7, #30]
 80106e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80106e6:	777b      	strb	r3, [r7, #29]
 80106e8:	2301      	movs	r3, #1
 80106ea:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 80106ec:	7fbb      	ldrb	r3, [r7, #30]
 80106ee:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 80106f0:	2301      	movs	r3, #1
 80106f2:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 80106f4:	7f7b      	ldrb	r3, [r7, #29]
 80106f6:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 80106f8:	7f3a      	ldrb	r2, [r7, #28]
 80106fa:	f107 030c 	add.w	r3, r7, #12
 80106fe:	4611      	mov	r1, r2
 8010700:	4618      	mov	r0, r3
 8010702:	f7fd fe61 	bl	800e3c8 <dcd_event_handler>
}
 8010706:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8010708:	bf00      	nop
 801070a:	3728      	adds	r7, #40	@ 0x28
 801070c:	46bd      	mov	sp, r7
 801070e:	bd80      	pop	{r7, pc}
 8010710:	08013998 	.word	0x08013998

08010714 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 8010714:	b580      	push	{r7, lr}
 8010716:	b08c      	sub	sp, #48	@ 0x30
 8010718:	af00      	add	r7, sp, #0
 801071a:	4603      	mov	r3, r0
 801071c:	71fb      	strb	r3, [r7, #7]
 801071e:	79fb      	ldrb	r3, [r7, #7]
 8010720:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010722:	7cfb      	ldrb	r3, [r7, #19]
 8010724:	2b00      	cmp	r3, #0
 8010726:	d001      	beq.n	801072c <handle_rxflvl_irq+0x18>
    rhport = 0;
 8010728:	2300      	movs	r3, #0
 801072a:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801072c:	7cfb      	ldrb	r3, [r7, #19]
 801072e:	4a45      	ldr	r2, [pc, #276]	@ (8010844 <handle_rxflvl_irq+0x130>)
 8010730:	011b      	lsls	r3, r3, #4
 8010732:	4413      	add	r3, r2
 8010734:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8010738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801073a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801073e:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8010740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010742:	6a1b      	ldr	r3, [r3, #32]
 8010744:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 8010746:	7b3b      	ldrb	r3, [r7, #12]
 8010748:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801074c:	b2db      	uxtb	r3, r3
 801074e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8010752:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010756:	3358      	adds	r3, #88	@ 0x58
 8010758:	015b      	lsls	r3, r3, #5
 801075a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801075c:	4413      	add	r3, r2
 801075e:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8010760:	7bbb      	ldrb	r3, [r7, #14]
 8010762:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8010766:	b2db      	uxtb	r3, r3
 8010768:	3b01      	subs	r3, #1
 801076a:	2b05      	cmp	r3, #5
 801076c:	d862      	bhi.n	8010834 <handle_rxflvl_irq+0x120>
 801076e:	a201      	add	r2, pc, #4	@ (adr r2, 8010774 <handle_rxflvl_irq+0x60>)
 8010770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010774:	08010835 	.word	0x08010835
 8010778:	080107b3 	.word	0x080107b3
 801077c:	08010835 	.word	0x08010835
 8010780:	080107a5 	.word	0x080107a5
 8010784:	08010835 	.word	0x08010835
 8010788:	0801078d 	.word	0x0801078d
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 801078c:	4b2e      	ldr	r3, [pc, #184]	@ (8010848 <handle_rxflvl_irq+0x134>)
 801078e:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8010790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010792:	681a      	ldr	r2, [r3, #0]
 8010794:	69fb      	ldr	r3, [r7, #28]
 8010796:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8010798:	69fb      	ldr	r3, [r7, #28]
 801079a:	3304      	adds	r3, #4
 801079c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801079e:	6812      	ldr	r2, [r2, #0]
 80107a0:	601a      	str	r2, [r3, #0]
      break;
 80107a2:	e04a      	b.n	801083a <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 80107a4:	6a3b      	ldr	r3, [r7, #32]
 80107a6:	691b      	ldr	r3, [r3, #16]
 80107a8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 80107ac:	6a3b      	ldr	r3, [r7, #32]
 80107ae:	611a      	str	r2, [r3, #16]
      break;
 80107b0:	e043      	b.n	801083a <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 80107b2:	89bb      	ldrh	r3, [r7, #12]
 80107b4:	f3c3 130a 	ubfx	r3, r3, #4, #11
 80107b8:	b29b      	uxth	r3, r3
 80107ba:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 80107bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80107c0:	015b      	lsls	r3, r3, #5
 80107c2:	4a22      	ldr	r2, [pc, #136]	@ (801084c <handle_rxflvl_irq+0x138>)
 80107c4:	4413      	add	r3, r2
 80107c6:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 80107c8:	8b7b      	ldrh	r3, [r7, #26]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d018      	beq.n	8010800 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 80107ce:	697b      	ldr	r3, [r7, #20]
 80107d0:	685b      	ldr	r3, [r3, #4]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d007      	beq.n	80107e6 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 80107d6:	697b      	ldr	r3, [r7, #20]
 80107d8:	6858      	ldr	r0, [r3, #4]
 80107da:	8b7a      	ldrh	r2, [r7, #26]
 80107dc:	2301      	movs	r3, #1
 80107de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80107e0:	f7fc fa1e 	bl	800cc20 <tu_fifo_write_n_access_mode>
 80107e4:	e00c      	b.n	8010800 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	8b7a      	ldrh	r2, [r7, #26]
 80107ec:	4619      	mov	r1, r3
 80107ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80107f0:	f000 fe66 	bl	80114c0 <dfifo_read_packet>
          xfer->buffer += byte_count;
 80107f4:	697b      	ldr	r3, [r7, #20]
 80107f6:	681a      	ldr	r2, [r3, #0]
 80107f8:	8b7b      	ldrh	r3, [r7, #26]
 80107fa:	441a      	add	r2, r3
 80107fc:	697b      	ldr	r3, [r7, #20]
 80107fe:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 8010800:	697b      	ldr	r3, [r7, #20]
 8010802:	895b      	ldrh	r3, [r3, #10]
 8010804:	8b7a      	ldrh	r2, [r7, #26]
 8010806:	429a      	cmp	r2, r3
 8010808:	d216      	bcs.n	8010838 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 801080a:	6a3b      	ldr	r3, [r7, #32]
 801080c:	691b      	ldr	r3, [r3, #16]
 801080e:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	891a      	ldrh	r2, [r3, #8]
 8010814:	68bb      	ldr	r3, [r7, #8]
 8010816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801081a:	b29b      	uxth	r3, r3
 801081c:	1ad3      	subs	r3, r2, r3
 801081e:	b29a      	uxth	r2, r3
 8010820:	697b      	ldr	r3, [r7, #20]
 8010822:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8010824:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010828:	2b00      	cmp	r3, #0
 801082a:	d105      	bne.n	8010838 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 801082c:	4b08      	ldr	r3, [pc, #32]	@ (8010850 <handle_rxflvl_irq+0x13c>)
 801082e:	2200      	movs	r2, #0
 8010830:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 8010832:	e001      	b.n	8010838 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 8010834:	bf00      	nop
 8010836:	e000      	b.n	801083a <handle_rxflvl_irq+0x126>
      break;
 8010838:	bf00      	nop
  }
}
 801083a:	bf00      	nop
 801083c:	3730      	adds	r7, #48	@ 0x30
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}
 8010842:	bf00      	nop
 8010844:	08013998 	.word	0x08013998
 8010848:	20011fa0 	.word	0x20011fa0
 801084c:	20011f18 	.word	0x20011f18
 8010850:	20011f98 	.word	0x20011f98

08010854 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8010854:	b580      	push	{r7, lr}
 8010856:	b090      	sub	sp, #64	@ 0x40
 8010858:	af00      	add	r7, sp, #0
 801085a:	4603      	mov	r3, r0
 801085c:	603a      	str	r2, [r7, #0]
 801085e:	71fb      	strb	r3, [r7, #7]
 8010860:	460b      	mov	r3, r1
 8010862:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8010864:	783b      	ldrb	r3, [r7, #0]
 8010866:	f003 0308 	and.w	r3, r3, #8
 801086a:	b2db      	uxtb	r3, r3
 801086c:	2b00      	cmp	r3, #0
 801086e:	d03d      	beq.n	80108ec <handle_epout_slave+0x98>
 8010870:	79fb      	ldrb	r3, [r7, #7]
 8010872:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010876:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801087a:	2b00      	cmp	r3, #0
 801087c:	d002      	beq.n	8010884 <handle_epout_slave+0x30>
    rhport = 0;
 801087e:	2300      	movs	r3, #0
 8010880:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010884:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010888:	4a3f      	ldr	r2, [pc, #252]	@ (8010988 <handle_epout_slave+0x134>)
 801088a:	011b      	lsls	r3, r3, #4
 801088c:	4413      	add	r3, r2
 801088e:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8010890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010894:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010898:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 801089a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	0fdb      	lsrs	r3, r3, #31
 80108a0:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d005      	beq.n	80108b2 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 80108a6:	79fb      	ldrb	r3, [r7, #7]
 80108a8:	2200      	movs	r2, #0
 80108aa:	2180      	movs	r1, #128	@ 0x80
 80108ac:	4618      	mov	r0, r3
 80108ae:	f7fe ffe7 	bl	800f880 <edpt_disable>
 80108b2:	79fb      	ldrb	r3, [r7, #7]
 80108b4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80108b8:	4b34      	ldr	r3, [pc, #208]	@ (801098c <handle_epout_slave+0x138>)
 80108ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80108bc:	2301      	movs	r3, #1
 80108be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 80108c2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80108c6:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 80108c8:	2306      	movs	r3, #6
 80108ca:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 80108cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108ce:	f107 0318 	add.w	r3, r7, #24
 80108d2:	6810      	ldr	r0, [r2, #0]
 80108d4:	6851      	ldr	r1, [r2, #4]
 80108d6:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 80108d8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80108dc:	f107 0314 	add.w	r3, r7, #20
 80108e0:	4611      	mov	r1, r2
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7fd fd70 	bl	800e3c8 <dcd_event_handler>
}
 80108e8:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 80108ea:	e04a      	b.n	8010982 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 80108ec:	783b      	ldrb	r3, [r7, #0]
 80108ee:	f003 0301 	and.w	r3, r3, #1
 80108f2:	b2db      	uxtb	r3, r3
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d044      	beq.n	8010982 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 80108f8:	783b      	ldrb	r3, [r7, #0]
 80108fa:	f003 0320 	and.w	r3, r3, #32
 80108fe:	b2db      	uxtb	r3, r3
 8010900:	2b00      	cmp	r3, #0
 8010902:	d13e      	bne.n	8010982 <handle_epout_slave+0x12e>
 8010904:	787b      	ldrb	r3, [r7, #1]
 8010906:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801090a:	b2db      	uxtb	r3, r3
 801090c:	2b00      	cmp	r3, #0
 801090e:	d138      	bne.n	8010982 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8010910:	79bb      	ldrb	r3, [r7, #6]
 8010912:	015b      	lsls	r3, r3, #5
 8010914:	4a1e      	ldr	r2, [pc, #120]	@ (8010990 <handle_epout_slave+0x13c>)
 8010916:	4413      	add	r3, r2
 8010918:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 801091a:	79bb      	ldrb	r3, [r7, #6]
 801091c:	2b00      	cmp	r3, #0
 801091e:	d10a      	bne.n	8010936 <handle_epout_slave+0xe2>
 8010920:	4b1c      	ldr	r3, [pc, #112]	@ (8010994 <handle_epout_slave+0x140>)
 8010922:	881b      	ldrh	r3, [r3, #0]
 8010924:	2b00      	cmp	r3, #0
 8010926:	d006      	beq.n	8010936 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8010928:	79b9      	ldrb	r1, [r7, #6]
 801092a:	79fb      	ldrb	r3, [r7, #7]
 801092c:	2200      	movs	r2, #0
 801092e:	4618      	mov	r0, r3
 8010930:	f7ff f8fc 	bl	800fb2c <edpt_schedule_packets>
 8010934:	e025      	b.n	8010982 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010938:	891b      	ldrh	r3, [r3, #8]
 801093a:	461a      	mov	r2, r3
 801093c:	79fb      	ldrb	r3, [r7, #7]
 801093e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010942:	79bb      	ldrb	r3, [r7, #6]
 8010944:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010948:	627a      	str	r2, [r7, #36]	@ 0x24
 801094a:	2300      	movs	r3, #0
 801094c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010950:	2301      	movs	r3, #1
 8010952:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8010956:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801095a:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 801095c:	2307      	movs	r3, #7
 801095e:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8010960:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010964:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8010966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010968:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 801096a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801096e:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8010970:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8010974:	f107 0308 	add.w	r3, r7, #8
 8010978:	4611      	mov	r1, r2
 801097a:	4618      	mov	r0, r3
 801097c:	f7fd fd24 	bl	800e3c8 <dcd_event_handler>
}
 8010980:	bf00      	nop
      }
    }
  }
}
 8010982:	3740      	adds	r7, #64	@ 0x40
 8010984:	46bd      	mov	sp, r7
 8010986:	bd80      	pop	{r7, pc}
 8010988:	08013998 	.word	0x08013998
 801098c:	20011fa0 	.word	0x20011fa0
 8010990:	20011f18 	.word	0x20011f18
 8010994:	20011f98 	.word	0x20011f98

08010998 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8010998:	b580      	push	{r7, lr}
 801099a:	b08e      	sub	sp, #56	@ 0x38
 801099c:	af00      	add	r7, sp, #0
 801099e:	4603      	mov	r3, r0
 80109a0:	603a      	str	r2, [r7, #0]
 80109a2:	71fb      	strb	r3, [r7, #7]
 80109a4:	460b      	mov	r3, r1
 80109a6:	71bb      	strb	r3, [r7, #6]
 80109a8:	79fb      	ldrb	r3, [r7, #7]
 80109aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80109ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d002      	beq.n	80109bc <handle_epin_slave+0x24>
    rhport = 0;
 80109b6:	2300      	movs	r3, #0
 80109b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80109bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80109c0:	4a42      	ldr	r2, [pc, #264]	@ (8010acc <handle_epin_slave+0x134>)
 80109c2:	011b      	lsls	r3, r3, #4
 80109c4:	4413      	add	r3, r2
 80109c6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80109c8:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 80109ca:	79bb      	ldrb	r3, [r7, #6]
 80109cc:	3348      	adds	r3, #72	@ 0x48
 80109ce:	015b      	lsls	r3, r3, #5
 80109d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80109d2:	4413      	add	r3, r2
 80109d4:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80109d6:	79bb      	ldrb	r3, [r7, #6]
 80109d8:	015b      	lsls	r3, r3, #5
 80109da:	3310      	adds	r3, #16
 80109dc:	4a3c      	ldr	r2, [pc, #240]	@ (8010ad0 <handle_epin_slave+0x138>)
 80109de:	4413      	add	r3, r2
 80109e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 80109e2:	783b      	ldrb	r3, [r7, #0]
 80109e4:	f003 0301 	and.w	r3, r3, #1
 80109e8:	b2db      	uxtb	r3, r3
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d037      	beq.n	8010a5e <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 80109ee:	79bb      	ldrb	r3, [r7, #6]
 80109f0:	2b00      	cmp	r3, #0
 80109f2:	d10a      	bne.n	8010a0a <handle_epin_slave+0x72>
 80109f4:	4b37      	ldr	r3, [pc, #220]	@ (8010ad4 <handle_epin_slave+0x13c>)
 80109f6:	885b      	ldrh	r3, [r3, #2]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d006      	beq.n	8010a0a <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 80109fc:	79b9      	ldrb	r1, [r7, #6]
 80109fe:	79fb      	ldrb	r3, [r7, #7]
 8010a00:	2201      	movs	r2, #1
 8010a02:	4618      	mov	r0, r3
 8010a04:	f7ff f892 	bl	800fb2c <edpt_schedule_packets>
 8010a08:	e029      	b.n	8010a5e <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8010a0a:	79bb      	ldrb	r3, [r7, #6]
 8010a0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010a10:	b2d9      	uxtb	r1, r3
 8010a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a14:	891b      	ldrh	r3, [r3, #8]
 8010a16:	461a      	mov	r2, r3
 8010a18:	79fb      	ldrb	r3, [r7, #7]
 8010a1a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010a1e:	460b      	mov	r3, r1
 8010a20:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8010a24:	627a      	str	r2, [r7, #36]	@ 0x24
 8010a26:	2300      	movs	r3, #0
 8010a28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010a2c:	2301      	movs	r3, #1
 8010a2e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8010a32:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010a36:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010a38:	2307      	movs	r3, #7
 8010a3a:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010a3c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010a40:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a44:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8010a46:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010a4a:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8010a4c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8010a50:	f107 030c 	add.w	r3, r7, #12
 8010a54:	4611      	mov	r1, r2
 8010a56:	4618      	mov	r0, r3
 8010a58:	f7fd fcb6 	bl	800e3c8 <dcd_event_handler>
}
 8010a5c:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 8010a5e:	783b      	ldrb	r3, [r7, #0]
 8010a60:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010a64:	b2db      	uxtb	r3, r3
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d02c      	beq.n	8010ac4 <handle_epin_slave+0x12c>
 8010a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a6c:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8010a70:	61fb      	str	r3, [r7, #28]
 8010a72:	79bb      	ldrb	r3, [r7, #6]
 8010a74:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8010a76:	7efb      	ldrb	r3, [r7, #27]
 8010a78:	69fa      	ldr	r2, [r7, #28]
 8010a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8010a7e:	f003 0301 	and.w	r3, r3, #1
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	bf14      	ite	ne
 8010a86:	2301      	movne	r3, #1
 8010a88:	2300      	moveq	r3, #0
 8010a8a:	b2db      	uxtb	r3, r3
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d019      	beq.n	8010ac4 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 8010a90:	79ba      	ldrb	r2, [r7, #6]
 8010a92:	79fb      	ldrb	r3, [r7, #7]
 8010a94:	4611      	mov	r1, r2
 8010a96:	4618      	mov	r0, r3
 8010a98:	f7fe ffc2 	bl	800fa20 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8010a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a9e:	691b      	ldr	r3, [r3, #16]
 8010aa0:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8010aa2:	68bb      	ldr	r3, [r7, #8]
 8010aa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d10b      	bne.n	8010ac4 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 8010aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aae:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8010ab2:	79bb      	ldrb	r3, [r7, #6]
 8010ab4:	2101      	movs	r1, #1
 8010ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8010aba:	43db      	mvns	r3, r3
 8010abc:	401a      	ands	r2, r3
 8010abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac0:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 8010ac4:	bf00      	nop
 8010ac6:	3738      	adds	r7, #56	@ 0x38
 8010ac8:	46bd      	mov	sp, r7
 8010aca:	bd80      	pop	{r7, pc}
 8010acc:	08013998 	.word	0x08013998
 8010ad0:	20011f18 	.word	0x20011f18
 8010ad4:	20011f98 	.word	0x20011f98

08010ad8 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b090      	sub	sp, #64	@ 0x40
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	4603      	mov	r3, r0
 8010ae0:	460a      	mov	r2, r1
 8010ae2:	71fb      	strb	r3, [r7, #7]
 8010ae4:	4613      	mov	r3, r2
 8010ae6:	71bb      	strb	r3, [r7, #6]
 8010ae8:	79fb      	ldrb	r3, [r7, #7]
 8010aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010aee:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d002      	beq.n	8010afc <handle_ep_irq+0x24>
    rhport = 0;
 8010af6:	2300      	movs	r3, #0
 8010af8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010afc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010b00:	4a3e      	ldr	r2, [pc, #248]	@ (8010bfc <handle_ep_irq+0x124>)
 8010b02:	011b      	lsls	r3, r3, #4
 8010b04:	4413      	add	r3, r2
 8010b06:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010b08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b0c:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b12:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8010b14:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 8010b16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8010b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b22:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8010b24:	7c7b      	ldrb	r3, [r7, #17]
 8010b26:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010b2a:	b2db      	uxtb	r3, r3
 8010b2c:	3301      	adds	r3, #1
 8010b2e:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010b30:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8010b34:	79bb      	ldrb	r3, [r7, #6]
 8010b36:	2b01      	cmp	r3, #1
 8010b38:	d101      	bne.n	8010b3e <handle_ep_irq+0x66>
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	e000      	b.n	8010b40 <handle_ep_irq+0x68>
 8010b3e:	2310      	movs	r3, #16
 8010b40:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8010b44:	79bb      	ldrb	r3, [r7, #6]
 8010b46:	2b01      	cmp	r3, #1
 8010b48:	bf14      	ite	ne
 8010b4a:	2301      	movne	r3, #1
 8010b4c:	2300      	moveq	r3, #0
 8010b4e:	b2db      	uxtb	r3, r3
 8010b50:	025b      	lsls	r3, r3, #9
 8010b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010b56:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010b58:	4413      	add	r3, r2
 8010b5a:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010b62:	e03f      	b.n	8010be4 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8010b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b66:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 8010b6a:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8010b6e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010b72:	440a      	add	r2, r1
 8010b74:	b2d2      	uxtb	r2, r2
 8010b76:	61fb      	str	r3, [r7, #28]
 8010b78:	4613      	mov	r3, r2
 8010b7a:	76fb      	strb	r3, [r7, #27]
 8010b7c:	7efb      	ldrb	r3, [r7, #27]
 8010b7e:	69fa      	ldr	r2, [r7, #28]
 8010b80:	fa22 f303 	lsr.w	r3, r2, r3
 8010b84:	f003 0301 	and.w	r3, r3, #1
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	bf14      	ite	ne
 8010b8c:	2301      	movne	r3, #1
 8010b8e:	2300      	moveq	r3, #0
 8010b90:	b2db      	uxtb	r3, r3
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d021      	beq.n	8010bda <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8010b96:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010b9a:	015b      	lsls	r3, r3, #5
 8010b9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b9e:	4413      	add	r3, r2
 8010ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8010ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ba4:	689b      	ldr	r3, [r3, #8]
 8010ba6:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 8010ba8:	68fa      	ldr	r2, [r7, #12]
 8010baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bac:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 8010bae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d111      	bne.n	8010bda <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 8010bb6:	79bb      	ldrb	r3, [r7, #6]
 8010bb8:	2b01      	cmp	r3, #1
 8010bba:	d107      	bne.n	8010bcc <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 8010bbc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010bc0:	79fb      	ldrb	r3, [r7, #7]
 8010bc2:	68fa      	ldr	r2, [r7, #12]
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	f7ff fee7 	bl	8010998 <handle_epin_slave>
 8010bca:	e006      	b.n	8010bda <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 8010bcc:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010bd0:	79fb      	ldrb	r3, [r7, #7]
 8010bd2:	68fa      	ldr	r2, [r7, #12]
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	f7ff fe3d 	bl	8010854 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010bda:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010bde:	3301      	adds	r3, #1
 8010be0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010be4:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8010be8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010bec:	429a      	cmp	r2, r3
 8010bee:	d3b9      	bcc.n	8010b64 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 8010bf0:	bf00      	nop
 8010bf2:	bf00      	nop
 8010bf4:	3740      	adds	r7, #64	@ 0x40
 8010bf6:	46bd      	mov	sp, r7
 8010bf8:	bd80      	pop	{r7, pc}
 8010bfa:	bf00      	nop
 8010bfc:	08013998 	.word	0x08013998

08010c00 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b096      	sub	sp, #88	@ 0x58
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	4603      	mov	r3, r0
 8010c08:	71fb      	strb	r3, [r7, #7]
 8010c0a:	79fb      	ldrb	r3, [r7, #7]
 8010c0c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010c10:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d002      	beq.n	8010c1e <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 8010c18:	2300      	movs	r3, #0
 8010c1a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010c1e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010c22:	4a64      	ldr	r2, [pc, #400]	@ (8010db4 <handle_incomplete_iso_in+0x1b4>)
 8010c24:	011b      	lsls	r3, r3, #4
 8010c26:	4413      	add	r3, r2
 8010c28:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 8010c2a:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 8010c2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c2e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8010c32:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8010c34:	6a3b      	ldr	r3, [r7, #32]
 8010c36:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8010c3a:	b29b      	uxth	r3, r3
 8010c3c:	f003 0301 	and.w	r3, r3, #1
 8010c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010c46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c4a:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 8010c4c:	7f7b      	ldrb	r3, [r7, #29]
 8010c4e:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8010c52:	b2db      	uxtb	r3, r3
 8010c54:	3301      	adds	r3, #1
 8010c56:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010c58:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010c62:	e09a      	b.n	8010d9a <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8010c64:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010c68:	3348      	adds	r3, #72	@ 0x48
 8010c6a:	015b      	lsls	r3, r3, #5
 8010c6c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010c6e:	4413      	add	r3, r2
 8010c70:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8010c72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8010c78:	7efb      	ldrb	r3, [r7, #27]
 8010c7a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8010c7e:	b2db      	uxtb	r3, r3
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	f000 8085 	beq.w	8010d90 <handle_incomplete_iso_in+0x190>
 8010c86:	7ebb      	ldrb	r3, [r7, #26]
 8010c88:	f003 030c 	and.w	r3, r3, #12
 8010c8c:	b2db      	uxtb	r3, r3
 8010c8e:	2b04      	cmp	r3, #4
 8010c90:	d17e      	bne.n	8010d90 <handle_incomplete_iso_in+0x190>
 8010c92:	7ebb      	ldrb	r3, [r7, #26]
 8010c94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010c98:	b2db      	uxtb	r3, r3
 8010c9a:	461a      	mov	r2, r3
 8010c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010c9e:	4293      	cmp	r3, r2
 8010ca0:	d176      	bne.n	8010d90 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8010ca2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010ca6:	015b      	lsls	r3, r3, #5
 8010ca8:	3310      	adds	r3, #16
 8010caa:	4a43      	ldr	r2, [pc, #268]	@ (8010db8 <handle_incomplete_iso_in+0x1b8>)
 8010cac:	4413      	add	r3, r2
 8010cae:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8010cb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cb2:	7b5b      	ldrb	r3, [r3, #13]
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d038      	beq.n	8010d2a <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 8010cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cba:	7b5b      	ldrb	r3, [r3, #13]
 8010cbc:	3b01      	subs	r3, #1
 8010cbe:	b2da      	uxtb	r2, r3
 8010cc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cc2:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 8010cc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cca:	891b      	ldrh	r3, [r3, #8]
 8010ccc:	461a      	mov	r2, r3
 8010cce:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8010cd2:	68bb      	ldr	r3, [r7, #8]
 8010cd4:	f362 0312 	bfi	r3, r2, #0, #19
 8010cd8:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 8010cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cdc:	891b      	ldrh	r3, [r3, #8]
 8010cde:	461a      	mov	r2, r3
 8010ce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ce2:	895b      	ldrh	r3, [r3, #10]
 8010ce4:	637a      	str	r2, [r7, #52]	@ 0x34
 8010ce6:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8010ce8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cec:	4413      	add	r3, r2
 8010cee:	1e5a      	subs	r2, r3, #1
 8010cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8010cf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010cfa:	b29a      	uxth	r2, r3
 8010cfc:	897b      	ldrh	r3, [r7, #10]
 8010cfe:	f362 03cc 	bfi	r3, r2, #3, #10
 8010d02:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 8010d04:	68ba      	ldr	r2, [r7, #8]
 8010d06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d08:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 8010d0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d004      	beq.n	8010d1a <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 8010d10:	7efb      	ldrb	r3, [r7, #27]
 8010d12:	f043 0310 	orr.w	r3, r3, #16
 8010d16:	76fb      	strb	r3, [r7, #27]
 8010d18:	e003      	b.n	8010d22 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 8010d1a:	7efb      	ldrb	r3, [r7, #27]
 8010d1c:	f043 0320 	orr.w	r3, r3, #32
 8010d20:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 8010d22:	69ba      	ldr	r2, [r7, #24]
 8010d24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d26:	601a      	str	r2, [r3, #0]
 8010d28:	e032      	b.n	8010d90 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 8010d2a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010d2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010d32:	b2d9      	uxtb	r1, r3
 8010d34:	79fb      	ldrb	r3, [r7, #7]
 8010d36:	2200      	movs	r2, #0
 8010d38:	4618      	mov	r0, r3
 8010d3a:	f7fe fda1 	bl	800f880 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 8010d3e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010d42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010d46:	b2da      	uxtb	r2, r3
 8010d48:	79fb      	ldrb	r3, [r7, #7]
 8010d4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8010d4e:	4613      	mov	r3, r2
 8010d50:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8010d54:	2300      	movs	r3, #0
 8010d56:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010d58:	2301      	movs	r3, #1
 8010d5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010d5e:	2301      	movs	r3, #1
 8010d60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8010d64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010d68:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8010d6a:	2307      	movs	r3, #7
 8010d6c:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8010d6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010d72:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8010d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d76:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8010d78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010d7c:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8010d7e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010d82:	f107 030c 	add.w	r3, r7, #12
 8010d86:	4611      	mov	r1, r2
 8010d88:	4618      	mov	r0, r3
 8010d8a:	f7fd fb1d 	bl	800e3c8 <dcd_event_handler>
}
 8010d8e:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8010d90:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010d94:	3301      	adds	r3, #1
 8010d96:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8010d9a:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010d9e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010da2:	429a      	cmp	r2, r3
 8010da4:	f4ff af5e 	bcc.w	8010c64 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 8010da8:	bf00      	nop
 8010daa:	bf00      	nop
 8010dac:	3758      	adds	r7, #88	@ 0x58
 8010dae:	46bd      	mov	sp, r7
 8010db0:	bd80      	pop	{r7, pc}
 8010db2:	bf00      	nop
 8010db4:	08013998 	.word	0x08013998
 8010db8:	20011f18 	.word	0x20011f18

08010dbc <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b098      	sub	sp, #96	@ 0x60
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	71fb      	strb	r3, [r7, #7]
 8010dc6:	79fb      	ldrb	r3, [r7, #7]
 8010dc8:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010dcc:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d002      	beq.n	8010dda <dcd_int_handler+0x1e>
    rhport = 0;
 8010dd4:	2300      	movs	r3, #0
 8010dd6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010dda:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010dde:	4a94      	ldr	r2, [pc, #592]	@ (8011030 <dcd_int_handler+0x274>)
 8010de0:	011b      	lsls	r3, r3, #4
 8010de2:	4413      	add	r3, r2
 8010de4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010de6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 8010de8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010dea:	699b      	ldr	r3, [r3, #24]
 8010dec:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 8010dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010df0:	695b      	ldr	r3, [r3, #20]
 8010df2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010df4:	4013      	ands	r3, r2
 8010df6:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 8010df8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010dfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d00d      	beq.n	8010e1e <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 8010e02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e04:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010e08:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 8010e0a:	2001      	movs	r0, #1
 8010e0c:	f7fd fdac 	bl	800e968 <usbd_spin_lock>
    handle_bus_reset(rhport);
 8010e10:	79fb      	ldrb	r3, [r7, #7]
 8010e12:	4618      	mov	r0, r3
 8010e14:	f7ff fb36 	bl	8010484 <handle_bus_reset>
    usbd_spin_unlock(true);
 8010e18:	2001      	movs	r0, #1
 8010e1a:	f7fd fdc9 	bl	800e9b0 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 8010e1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d011      	beq.n	8010e4c <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8010e28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8010e2e:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8010e30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010e36:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8010e38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e3a:	699b      	ldr	r3, [r3, #24]
 8010e3c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8010e40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e42:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8010e44:	79fb      	ldrb	r3, [r7, #7]
 8010e46:	4618      	mov	r0, r3
 8010e48:	f7ff fc1e 	bl	8010688 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 8010e4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010e4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d023      	beq.n	8010e9e <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 8010e56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010e5c:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 8010e5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e60:	699b      	ldr	r3, [r3, #24]
 8010e62:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010e66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010e68:	619a      	str	r2, [r3, #24]
 8010e6a:	79fb      	ldrb	r3, [r7, #7]
 8010e6c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8010e70:	2304      	movs	r3, #4
 8010e72:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8010e76:	2301      	movs	r3, #1
 8010e78:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 8010e7c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8010e80:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8010e84:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8010e88:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 8010e8c:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8010e90:	f107 0320 	add.w	r3, r7, #32
 8010e94:	4611      	mov	r1, r2
 8010e96:	4618      	mov	r0, r3
 8010e98:	f7fd fa96 	bl	800e3c8 <dcd_event_handler>
}
 8010e9c:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 8010e9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	da23      	bge.n	8010eec <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8010ea4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ea6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8010eaa:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8010eac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010eae:	699b      	ldr	r3, [r3, #24]
 8010eb0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8010eb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010eb6:	619a      	str	r2, [r3, #24]
 8010eb8:	79fb      	ldrb	r3, [r7, #7]
 8010eba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010ebe:	2305      	movs	r3, #5
 8010ec0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8010ec4:	2301      	movs	r3, #1
 8010ec6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 8010eca:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010ece:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 8010ed2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8010ed6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 8010eda:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8010ede:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010ee2:	4611      	mov	r1, r2
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	f7fd fa6f 	bl	800e3c8 <dcd_event_handler>
}
 8010eea:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 8010eec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010eee:	f003 0304 	and.w	r3, r3, #4
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d022      	beq.n	8010f3c <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 8010ef6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010ef8:	685b      	ldr	r3, [r3, #4]
 8010efa:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 8010efc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010efe:	f003 0304 	and.w	r3, r3, #4
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d017      	beq.n	8010f36 <dcd_int_handler+0x17a>
 8010f06:	79fb      	ldrb	r3, [r7, #7]
 8010f08:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8010f0c:	2302      	movs	r3, #2
 8010f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010f12:	2301      	movs	r3, #1
 8010f14:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 8010f18:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8010f1c:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 8010f1e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010f22:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8010f24:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8010f28:	f107 0314 	add.w	r3, r7, #20
 8010f2c:	4611      	mov	r1, r2
 8010f2e:	4618      	mov	r0, r3
 8010f30:	f7fd fa4a 	bl	800e3c8 <dcd_event_handler>
}
 8010f34:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8010f36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010f3a:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 8010f3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f3e:	f003 0308 	and.w	r3, r3, #8
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d034      	beq.n	8010fb0 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 8010f46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f48:	2208      	movs	r2, #8
 8010f4a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8010f4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f4e:	699b      	ldr	r3, [r3, #24]
 8010f50:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8010f54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f56:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8010f58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f5a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8010f5e:	0a1b      	lsrs	r3, r3, #8
 8010f60:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8010f64:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8010f66:	4b33      	ldr	r3, [pc, #204]	@ (8011034 <dcd_int_handler+0x278>)
 8010f68:	79db      	ldrb	r3, [r3, #7]
 8010f6a:	f083 0301 	eor.w	r3, r3, #1
 8010f6e:	b2db      	uxtb	r3, r3
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d005      	beq.n	8010f80 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8010f74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f76:	699b      	ldr	r3, [r3, #24]
 8010f78:	f023 0208 	bic.w	r2, r3, #8
 8010f7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f7e:	619a      	str	r2, [r3, #24]
 8010f80:	79fb      	ldrb	r3, [r7, #7]
 8010f82:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8010f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010f8a:	2301      	movs	r3, #1
 8010f8c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8010f90:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8010f94:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8010f96:	2303      	movs	r3, #3
 8010f98:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 8010f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f9c:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 8010f9e:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010fa2:	f107 0308 	add.w	r3, r7, #8
 8010fa6:	4611      	mov	r1, r2
 8010fa8:	4618      	mov	r0, r3
 8010faa:	f7fd fa0d 	bl	800e3c8 <dcd_event_handler>
}
 8010fae:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 8010fb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fb2:	f003 0310 	and.w	r3, r3, #16
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d015      	beq.n	8010fe6 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 8010fba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fbc:	699b      	ldr	r3, [r3, #24]
 8010fbe:	f023 0210 	bic.w	r2, r3, #16
 8010fc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fc4:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 8010fc6:	79fb      	ldrb	r3, [r7, #7]
 8010fc8:	4618      	mov	r0, r3
 8010fca:	f7ff fba3 	bl	8010714 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 8010fce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fd0:	695b      	ldr	r3, [r3, #20]
 8010fd2:	f003 0310 	and.w	r3, r3, #16
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d1f5      	bne.n	8010fc6 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 8010fda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fdc:	699b      	ldr	r3, [r3, #24]
 8010fde:	f043 0210 	orr.w	r2, r3, #16
 8010fe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010fe4:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 8010fe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fe8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d004      	beq.n	8010ffa <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 8010ff0:	79fb      	ldrb	r3, [r7, #7]
 8010ff2:	2100      	movs	r1, #0
 8010ff4:	4618      	mov	r0, r3
 8010ff6:	f7ff fd6f 	bl	8010ad8 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 8010ffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010ffc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011000:	2b00      	cmp	r3, #0
 8011002:	d004      	beq.n	801100e <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 8011004:	79fb      	ldrb	r3, [r7, #7]
 8011006:	2101      	movs	r1, #1
 8011008:	4618      	mov	r0, r3
 801100a:	f7ff fd65 	bl	8010ad8 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 801100e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011010:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011014:	2b00      	cmp	r3, #0
 8011016:	d007      	beq.n	8011028 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8011018:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801101a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 801101e:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8011020:	79fb      	ldrb	r3, [r7, #7]
 8011022:	4618      	mov	r0, r3
 8011024:	f7ff fdec 	bl	8010c00 <handle_incomplete_iso_in>
  }
}
 8011028:	bf00      	nop
 801102a:	3760      	adds	r7, #96	@ 0x60
 801102c:	46bd      	mov	sp, r7
 801102e:	bd80      	pop	{r7, pc}
 8011030:	08013998 	.word	0x08013998
 8011034:	20011f98 	.word	0x20011f98

08011038 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8011038:	b480      	push	{r7}
 801103a:	b083      	sub	sp, #12
 801103c:	af00      	add	r7, sp, #0
 801103e:	6078      	str	r0, [r7, #4]
 8011040:	460b      	mov	r3, r1
 8011042:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8011044:	78fb      	ldrb	r3, [r7, #3]
 8011046:	2b00      	cmp	r3, #0
 8011048:	d106      	bne.n	8011058 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801104e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 8011056:	e005      	b.n	8011064 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801105c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8011064:	bf00      	nop
 8011066:	370c      	adds	r7, #12
 8011068:	46bd      	mov	sp, r7
 801106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801106e:	4770      	bx	lr

08011070 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8011070:	b480      	push	{r7}
 8011072:	b085      	sub	sp, #20
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
 8011078:	460b      	mov	r3, r1
 801107a:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 801107c:	78fb      	ldrb	r3, [r7, #3]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d152      	bne.n	8011128 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8011082:	4b2c      	ldr	r3, [pc, #176]	@ (8011134 <dwc2_phy_update+0xc4>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	4a2c      	ldr	r2, [pc, #176]	@ (8011138 <dwc2_phy_update+0xc8>)
 8011088:	4293      	cmp	r3, r2
 801108a:	d302      	bcc.n	8011092 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 801108c:	2306      	movs	r3, #6
 801108e:	60fb      	str	r3, [r7, #12]
 8011090:	e041      	b.n	8011116 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8011092:	4b28      	ldr	r3, [pc, #160]	@ (8011134 <dwc2_phy_update+0xc4>)
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	4a29      	ldr	r2, [pc, #164]	@ (801113c <dwc2_phy_update+0xcc>)
 8011098:	4293      	cmp	r3, r2
 801109a:	d902      	bls.n	80110a2 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 801109c:	2307      	movs	r3, #7
 801109e:	60fb      	str	r3, [r7, #12]
 80110a0:	e039      	b.n	8011116 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 80110a2:	4b24      	ldr	r3, [pc, #144]	@ (8011134 <dwc2_phy_update+0xc4>)
 80110a4:	681b      	ldr	r3, [r3, #0]
 80110a6:	4a26      	ldr	r2, [pc, #152]	@ (8011140 <dwc2_phy_update+0xd0>)
 80110a8:	4293      	cmp	r3, r2
 80110aa:	d302      	bcc.n	80110b2 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 80110ac:	2308      	movs	r3, #8
 80110ae:	60fb      	str	r3, [r7, #12]
 80110b0:	e031      	b.n	8011116 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 80110b2:	4b20      	ldr	r3, [pc, #128]	@ (8011134 <dwc2_phy_update+0xc4>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	4a23      	ldr	r2, [pc, #140]	@ (8011144 <dwc2_phy_update+0xd4>)
 80110b8:	4293      	cmp	r3, r2
 80110ba:	d902      	bls.n	80110c2 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 80110bc:	2309      	movs	r3, #9
 80110be:	60fb      	str	r3, [r7, #12]
 80110c0:	e029      	b.n	8011116 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 80110c2:	4b1c      	ldr	r3, [pc, #112]	@ (8011134 <dwc2_phy_update+0xc4>)
 80110c4:	681b      	ldr	r3, [r3, #0]
 80110c6:	4a20      	ldr	r2, [pc, #128]	@ (8011148 <dwc2_phy_update+0xd8>)
 80110c8:	4293      	cmp	r3, r2
 80110ca:	d902      	bls.n	80110d2 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80110cc:	230a      	movs	r3, #10
 80110ce:	60fb      	str	r3, [r7, #12]
 80110d0:	e021      	b.n	8011116 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 80110d2:	4b18      	ldr	r3, [pc, #96]	@ (8011134 <dwc2_phy_update+0xc4>)
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	4a1d      	ldr	r2, [pc, #116]	@ (801114c <dwc2_phy_update+0xdc>)
 80110d8:	4293      	cmp	r3, r2
 80110da:	d902      	bls.n	80110e2 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80110dc:	230b      	movs	r3, #11
 80110de:	60fb      	str	r3, [r7, #12]
 80110e0:	e019      	b.n	8011116 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80110e2:	4b14      	ldr	r3, [pc, #80]	@ (8011134 <dwc2_phy_update+0xc4>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	4a1a      	ldr	r2, [pc, #104]	@ (8011150 <dwc2_phy_update+0xe0>)
 80110e8:	4293      	cmp	r3, r2
 80110ea:	d302      	bcc.n	80110f2 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80110ec:	230c      	movs	r3, #12
 80110ee:	60fb      	str	r3, [r7, #12]
 80110f0:	e011      	b.n	8011116 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80110f2:	4b10      	ldr	r3, [pc, #64]	@ (8011134 <dwc2_phy_update+0xc4>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	4a17      	ldr	r2, [pc, #92]	@ (8011154 <dwc2_phy_update+0xe4>)
 80110f8:	4293      	cmp	r3, r2
 80110fa:	d302      	bcc.n	8011102 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80110fc:	230d      	movs	r3, #13
 80110fe:	60fb      	str	r3, [r7, #12]
 8011100:	e009      	b.n	8011116 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 8011102:	4b0c      	ldr	r3, [pc, #48]	@ (8011134 <dwc2_phy_update+0xc4>)
 8011104:	681b      	ldr	r3, [r3, #0]
 8011106:	4a14      	ldr	r2, [pc, #80]	@ (8011158 <dwc2_phy_update+0xe8>)
 8011108:	4293      	cmp	r3, r2
 801110a:	d302      	bcc.n	8011112 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 801110c:	230e      	movs	r3, #14
 801110e:	60fb      	str	r3, [r7, #12]
 8011110:	e001      	b.n	8011116 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8011112:	230f      	movs	r3, #15
 8011114:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	68db      	ldr	r3, [r3, #12]
 801111a:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	029b      	lsls	r3, r3, #10
 8011122:	431a      	orrs	r2, r3
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	60da      	str	r2, [r3, #12]
  }
}
 8011128:	bf00      	nop
 801112a:	3714      	adds	r7, #20
 801112c:	46bd      	mov	sp, r7
 801112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011132:	4770      	bx	lr
 8011134:	20000010 	.word	0x20000010
 8011138:	01e84800 	.word	0x01e84800
 801113c:	01a39ddf 	.word	0x01a39ddf
 8011140:	016e3600 	.word	0x016e3600
 8011144:	014ca43f 	.word	0x014ca43f
 8011148:	01312cff 	.word	0x01312cff
 801114c:	011a499f 	.word	0x011a499f
 8011150:	01067380 	.word	0x01067380
 8011154:	00f42400 	.word	0x00f42400
 8011158:	00e4e1c0 	.word	0x00e4e1c0

0801115c <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 801115c:	b480      	push	{r7}
 801115e:	b085      	sub	sp, #20
 8011160:	af00      	add	r7, sp, #0
 8011162:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8011164:	bf00      	nop
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	691b      	ldr	r3, [r3, #16]
 801116a:	2b00      	cmp	r3, #0
 801116c:	dafb      	bge.n	8011166 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011172:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	691b      	ldr	r3, [r3, #16]
 8011178:	f043 0201 	orr.w	r2, r3, #1
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	b29b      	uxth	r3, r3
 8011184:	f244 2209 	movw	r2, #16905	@ 0x4209
 8011188:	4293      	cmp	r3, r2
 801118a:	d807      	bhi.n	801119c <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 801118c:	bf00      	nop
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	691b      	ldr	r3, [r3, #16]
 8011192:	f003 0301 	and.w	r3, r3, #1
 8011196:	2b00      	cmp	r3, #0
 8011198:	d1f9      	bne.n	801118e <reset_core+0x32>
 801119a:	e010      	b.n	80111be <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 801119c:	bf00      	nop
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	691b      	ldr	r3, [r3, #16]
 80111a2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d0f9      	beq.n	801119e <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	691b      	ldr	r3, [r3, #16]
 80111ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80111b2:	f023 0301 	bic.w	r3, r3, #1
 80111b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 80111be:	bf00      	nop
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	691b      	ldr	r3, [r3, #16]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	dafb      	bge.n	80111c0 <reset_core+0x64>
}
 80111c8:	bf00      	nop
 80111ca:	bf00      	nop
 80111cc:	3714      	adds	r7, #20
 80111ce:	46bd      	mov	sp, r7
 80111d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111d4:	4770      	bx	lr

080111d6 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 80111d6:	b580      	push	{r7, lr}
 80111d8:	b084      	sub	sp, #16
 80111da:	af00      	add	r7, sp, #0
 80111dc:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	68db      	ldr	r3, [r3, #12]
 80111e2:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111ea:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	68fa      	ldr	r2, [r7, #12]
 80111f0:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80111f2:	2100      	movs	r1, #0
 80111f4:	6878      	ldr	r0, [r7, #4]
 80111f6:	f7ff ff1f 	bl	8011038 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80111fa:	6878      	ldr	r0, [r7, #4]
 80111fc:	f7ff ffae 	bl	801115c <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8011206:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 801120e:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	68fa      	ldr	r2, [r7, #12]
 8011214:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8011216:	2100      	movs	r1, #0
 8011218:	6878      	ldr	r0, [r7, #4]
 801121a:	f7ff ff29 	bl	8011070 <dwc2_phy_update>
}
 801121e:	bf00      	nop
 8011220:	3710      	adds	r7, #16
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}

08011226 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8011226:	b580      	push	{r7, lr}
 8011228:	b086      	sub	sp, #24
 801122a:	af00      	add	r7, sp, #0
 801122c:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	68db      	ldr	r3, [r3, #12]
 8011232:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011238:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801123e:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8011240:	7a7b      	ldrb	r3, [r7, #9]
 8011242:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011246:	b2db      	uxtb	r3, r3
 8011248:	2b00      	cmp	r3, #0
 801124a:	d002      	beq.n	8011252 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 801124c:	2310      	movs	r3, #16
 801124e:	74fb      	strb	r3, [r7, #19]
 8011250:	e001      	b.n	8011256 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8011252:	2308      	movs	r3, #8
 8011254:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801125c:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 801125e:	7b3b      	ldrb	r3, [r7, #12]
 8011260:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8011264:	b2db      	uxtb	r3, r3
 8011266:	2b80      	cmp	r3, #128	@ 0x80
 8011268:	d114      	bne.n	8011294 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	f043 0310 	orr.w	r3, r3, #16
 8011270:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8011272:	697b      	ldr	r3, [r7, #20]
 8011274:	f023 0308 	bic.w	r3, r3, #8
 8011278:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 801127a:	697b      	ldr	r3, [r7, #20]
 801127c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011280:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8011282:	697b      	ldr	r3, [r7, #20]
 8011284:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8011288:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 801128a:	697b      	ldr	r3, [r7, #20]
 801128c:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8011290:	617b      	str	r3, [r7, #20]
 8011292:	e00f      	b.n	80112b4 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8011294:	697b      	ldr	r3, [r7, #20]
 8011296:	f023 0310 	bic.w	r3, r3, #16
 801129a:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 801129c:	7cfb      	ldrb	r3, [r7, #19]
 801129e:	2b10      	cmp	r3, #16
 80112a0:	d104      	bne.n	80112ac <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 80112a2:	697b      	ldr	r3, [r7, #20]
 80112a4:	f043 0308 	orr.w	r3, r3, #8
 80112a8:	617b      	str	r3, [r7, #20]
 80112aa:	e003      	b.n	80112b4 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 80112ac:	697b      	ldr	r3, [r7, #20]
 80112ae:	f023 0308 	bic.w	r3, r3, #8
 80112b2:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	697a      	ldr	r2, [r7, #20]
 80112b8:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 80112ba:	7b3b      	ldrb	r3, [r7, #12]
 80112bc:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80112c0:	b2db      	uxtb	r3, r3
 80112c2:	4619      	mov	r1, r3
 80112c4:	6878      	ldr	r0, [r7, #4]
 80112c6:	f7ff feb7 	bl	8011038 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80112ca:	6878      	ldr	r0, [r7, #4]
 80112cc:	f7ff ff46 	bl	801115c <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80112d0:	697b      	ldr	r3, [r7, #20]
 80112d2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80112d6:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 80112d8:	7cfb      	ldrb	r3, [r7, #19]
 80112da:	2b10      	cmp	r3, #16
 80112dc:	d102      	bne.n	80112e4 <phy_hs_init+0xbe>
 80112de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80112e2:	e001      	b.n	80112e8 <phy_hs_init+0xc2>
 80112e4:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80112e8:	697a      	ldr	r2, [r7, #20]
 80112ea:	4313      	orrs	r3, r2
 80112ec:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	697a      	ldr	r2, [r7, #20]
 80112f2:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80112f4:	7b3b      	ldrb	r3, [r7, #12]
 80112f6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80112fa:	b2db      	uxtb	r3, r3
 80112fc:	4619      	mov	r1, r3
 80112fe:	6878      	ldr	r0, [r7, #4]
 8011300:	f7ff feb6 	bl	8011070 <dwc2_phy_update>
}
 8011304:	bf00      	nop
 8011306:	3718      	adds	r7, #24
 8011308:	46bd      	mov	sp, r7
 801130a:	bd80      	pop	{r7, pc}

0801130c <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 801130c:	b480      	push	{r7}
 801130e:	b085      	sub	sp, #20
 8011310:	af00      	add	r7, sp, #0
 8011312:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011318:	0c1b      	lsrs	r3, r3, #16
 801131a:	041b      	lsls	r3, r3, #16
 801131c:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	4a0e      	ldr	r2, [pc, #56]	@ (801135c <check_dwc2+0x50>)
 8011322:	4293      	cmp	r3, r2
 8011324:	d012      	beq.n	801134c <check_dwc2+0x40>
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	4a0d      	ldr	r2, [pc, #52]	@ (8011360 <check_dwc2+0x54>)
 801132a:	4293      	cmp	r3, r2
 801132c:	d00e      	beq.n	801134c <check_dwc2+0x40>
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	4a0c      	ldr	r2, [pc, #48]	@ (8011364 <check_dwc2+0x58>)
 8011332:	4293      	cmp	r3, r2
 8011334:	d00a      	beq.n	801134c <check_dwc2+0x40>
 8011336:	4b0c      	ldr	r3, [pc, #48]	@ (8011368 <check_dwc2+0x5c>)
 8011338:	60bb      	str	r3, [r7, #8]
 801133a:	68bb      	ldr	r3, [r7, #8]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	f003 0301 	and.w	r3, r3, #1
 8011342:	2b00      	cmp	r3, #0
 8011344:	d000      	beq.n	8011348 <check_dwc2+0x3c>
 8011346:	be00      	bkpt	0x0000
 8011348:	2300      	movs	r3, #0
 801134a:	e000      	b.n	801134e <check_dwc2+0x42>
#endif

  return true;
 801134c:	2301      	movs	r3, #1
}
 801134e:	4618      	mov	r0, r3
 8011350:	3714      	adds	r7, #20
 8011352:	46bd      	mov	sp, r7
 8011354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011358:	4770      	bx	lr
 801135a:	bf00      	nop
 801135c:	4f540000 	.word	0x4f540000
 8011360:	55310000 	.word	0x55310000
 8011364:	55320000 	.word	0x55320000
 8011368:	e000edf0 	.word	0xe000edf0

0801136c <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 801136c:	b480      	push	{r7}
 801136e:	b085      	sub	sp, #20
 8011370:	af00      	add	r7, sp, #0
 8011372:	6078      	str	r0, [r7, #4]
 8011374:	460b      	mov	r3, r1
 8011376:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8011378:	78fb      	ldrb	r3, [r7, #3]
 801137a:	2b01      	cmp	r3, #1
 801137c:	d101      	bne.n	8011382 <dwc2_core_is_highspeed+0x16>
    return false;
 801137e:	2300      	movs	r3, #0
 8011380:	e00b      	b.n	801139a <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011386:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8011388:	7b3b      	ldrb	r3, [r7, #12]
 801138a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 801138e:	b2db      	uxtb	r3, r3
 8011390:	2b00      	cmp	r3, #0
 8011392:	bf14      	ite	ne
 8011394:	2301      	movne	r3, #1
 8011396:	2300      	moveq	r3, #0
 8011398:	b2db      	uxtb	r3, r3
}
 801139a:	4618      	mov	r0, r3
 801139c:	3714      	adds	r7, #20
 801139e:	46bd      	mov	sp, r7
 80113a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113a4:	4770      	bx	lr
	...

080113a8 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b088      	sub	sp, #32
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	4603      	mov	r3, r0
 80113b0:	71fb      	strb	r3, [r7, #7]
 80113b2:	460b      	mov	r3, r1
 80113b4:	71bb      	strb	r3, [r7, #6]
 80113b6:	4613      	mov	r3, r2
 80113b8:	717b      	strb	r3, [r7, #5]
 80113ba:	79fb      	ldrb	r3, [r7, #7]
 80113bc:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80113be:	7dfb      	ldrb	r3, [r7, #23]
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d001      	beq.n	80113c8 <dwc2_core_init+0x20>
    rhport = 0;
 80113c4:	2300      	movs	r3, #0
 80113c6:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80113c8:	7dfb      	ldrb	r3, [r7, #23]
 80113ca:	4a3b      	ldr	r2, [pc, #236]	@ (80114b8 <dwc2_core_init+0x110>)
 80113cc:	011b      	lsls	r3, r3, #4
 80113ce:	4413      	add	r3, r2
 80113d0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80113d2:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 80113d4:	69f8      	ldr	r0, [r7, #28]
 80113d6:	f7ff ff99 	bl	801130c <check_dwc2>
 80113da:	4603      	mov	r3, r0
 80113dc:	f083 0301 	eor.w	r3, r3, #1
 80113e0:	b2db      	uxtb	r3, r3
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d00a      	beq.n	80113fc <dwc2_core_init+0x54>
 80113e6:	4b35      	ldr	r3, [pc, #212]	@ (80114bc <dwc2_core_init+0x114>)
 80113e8:	61bb      	str	r3, [r7, #24]
 80113ea:	69bb      	ldr	r3, [r7, #24]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	f003 0301 	and.w	r3, r3, #1
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d000      	beq.n	80113f8 <dwc2_core_init+0x50>
 80113f6:	be00      	bkpt	0x0000
 80113f8:	2300      	movs	r3, #0
 80113fa:	e058      	b.n	80114ae <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 80113fc:	69fb      	ldr	r3, [r7, #28]
 80113fe:	689b      	ldr	r3, [r3, #8]
 8011400:	f023 0201 	bic.w	r2, r3, #1
 8011404:	69fb      	ldr	r3, [r7, #28]
 8011406:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8011408:	79bb      	ldrb	r3, [r7, #6]
 801140a:	2b00      	cmp	r3, #0
 801140c:	d003      	beq.n	8011416 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 801140e:	69f8      	ldr	r0, [r7, #28]
 8011410:	f7ff ff09 	bl	8011226 <phy_hs_init>
 8011414:	e002      	b.n	801141c <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8011416:	69f8      	ldr	r0, [r7, #28]
 8011418:	f7ff fedd 	bl	80111d6 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 801141c:	69fb      	ldr	r3, [r7, #28]
 801141e:	68db      	ldr	r3, [r3, #12]
 8011420:	f043 0207 	orr.w	r2, r3, #7
 8011424:	69fb      	ldr	r3, [r7, #28]
 8011426:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8011428:	69fb      	ldr	r3, [r7, #28]
 801142a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 801142e:	f023 020f 	bic.w	r2, r3, #15
 8011432:	69fb      	ldr	r3, [r7, #28]
 8011434:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8011438:	69fb      	ldr	r3, [r7, #28]
 801143a:	60fb      	str	r3, [r7, #12]
 801143c:	2310      	movs	r3, #16
 801143e:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8011440:	7afb      	ldrb	r3, [r7, #11]
 8011442:	019b      	lsls	r3, r3, #6
 8011444:	f043 0220 	orr.w	r2, r3, #32
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 801144c:	bf00      	nop
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	691b      	ldr	r3, [r3, #16]
 8011452:	f003 0320 	and.w	r3, r3, #32
 8011456:	2b00      	cmp	r3, #0
 8011458:	d1f9      	bne.n	801144e <dwc2_core_init+0xa6>
}
 801145a:	bf00      	nop
 801145c:	69fb      	ldr	r3, [r7, #28]
 801145e:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8011460:	693b      	ldr	r3, [r7, #16]
 8011462:	2210      	movs	r2, #16
 8011464:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8011466:	bf00      	nop
 8011468:	693b      	ldr	r3, [r7, #16]
 801146a:	691b      	ldr	r3, [r3, #16]
 801146c:	f003 0310 	and.w	r3, r3, #16
 8011470:	2b00      	cmp	r3, #0
 8011472:	d1f9      	bne.n	8011468 <dwc2_core_init+0xc0>
}
 8011474:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8011476:	69fb      	ldr	r3, [r7, #28]
 8011478:	f04f 32ff 	mov.w	r2, #4294967295
 801147c:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 801147e:	69fb      	ldr	r3, [r7, #28]
 8011480:	f04f 32ff 	mov.w	r2, #4294967295
 8011484:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8011486:	69fb      	ldr	r3, [r7, #28]
 8011488:	2200      	movs	r2, #0
 801148a:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 801148c:	797b      	ldrb	r3, [r7, #5]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d006      	beq.n	80114a0 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8011492:	69fb      	ldr	r3, [r7, #28]
 8011494:	689b      	ldr	r3, [r3, #8]
 8011496:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 801149a:	69fb      	ldr	r3, [r7, #28]
 801149c:	609a      	str	r2, [r3, #8]
 801149e:	e005      	b.n	80114ac <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 80114a0:	69fb      	ldr	r3, [r7, #28]
 80114a2:	699b      	ldr	r3, [r3, #24]
 80114a4:	f043 0210 	orr.w	r2, r3, #16
 80114a8:	69fb      	ldr	r3, [r7, #28]
 80114aa:	619a      	str	r2, [r3, #24]
  }

  return true;
 80114ac:	2301      	movs	r3, #1
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3720      	adds	r7, #32
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
 80114b6:	bf00      	nop
 80114b8:	080139a8 	.word	0x080139a8
 80114bc:	e000edf0 	.word	0xe000edf0

080114c0 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 80114c0:	b480      	push	{r7}
 80114c2:	b08f      	sub	sp, #60	@ 0x3c
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	60f8      	str	r0, [r7, #12]
 80114c8:	60b9      	str	r1, [r7, #8]
 80114ca:	4613      	mov	r3, r2
 80114cc:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80114d4:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 80114d6:	88fb      	ldrh	r3, [r7, #6]
 80114d8:	089b      	lsrs	r3, r3, #2
 80114da:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 80114dc:	e00b      	b.n	80114f6 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 80114de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	68ba      	ldr	r2, [r7, #8]
 80114e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80114e6:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 80114e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114ea:	6a3a      	ldr	r2, [r7, #32]
 80114ec:	601a      	str	r2, [r3, #0]
}
 80114ee:	bf00      	nop
    dst += 4;
 80114f0:	68bb      	ldr	r3, [r7, #8]
 80114f2:	3304      	adds	r3, #4
 80114f4:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 80114f6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80114f8:	1e5a      	subs	r2, r3, #1
 80114fa:	86fa      	strh	r2, [r7, #54]	@ 0x36
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d1ee      	bne.n	80114de <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8011500:	88fb      	ldrh	r3, [r7, #6]
 8011502:	b2db      	uxtb	r3, r3
 8011504:	f003 0303 	and.w	r3, r3, #3
 8011508:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 801150c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011510:	2b00      	cmp	r3, #0
 8011512:	d020      	beq.n	8011556 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8011514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	62bb      	str	r3, [r7, #40]	@ 0x28
 801151a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801151c:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 801151e:	69fb      	ldr	r3, [r7, #28]
 8011520:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8011522:	68bb      	ldr	r3, [r7, #8]
 8011524:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8011526:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801152a:	2b01      	cmp	r3, #1
 801152c:	d907      	bls.n	801153e <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 801152e:	68bb      	ldr	r3, [r7, #8]
 8011530:	3301      	adds	r3, #1
 8011532:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011534:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8011536:	69ba      	ldr	r2, [r7, #24]
 8011538:	0a12      	lsrs	r2, r2, #8
 801153a:	b2d2      	uxtb	r2, r2
 801153c:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 801153e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8011542:	2b02      	cmp	r3, #2
 8011544:	d907      	bls.n	8011556 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8011546:	68bb      	ldr	r3, [r7, #8]
 8011548:	3302      	adds	r3, #2
 801154a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801154c:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 801154e:	697a      	ldr	r2, [r7, #20]
 8011550:	0c12      	lsrs	r2, r2, #16
 8011552:	b2d2      	uxtb	r2, r2
 8011554:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8011556:	bf00      	nop
 8011558:	373c      	adds	r7, #60	@ 0x3c
 801155a:	46bd      	mov	sp, r7
 801155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011560:	4770      	bx	lr

08011562 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8011562:	b480      	push	{r7}
 8011564:	b08b      	sub	sp, #44	@ 0x2c
 8011566:	af00      	add	r7, sp, #0
 8011568:	60f8      	str	r0, [r7, #12]
 801156a:	607a      	str	r2, [r7, #4]
 801156c:	461a      	mov	r2, r3
 801156e:	460b      	mov	r3, r1
 8011570:	72fb      	strb	r3, [r7, #11]
 8011572:	4613      	mov	r3, r2
 8011574:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8011576:	7afb      	ldrb	r3, [r7, #11]
 8011578:	3301      	adds	r3, #1
 801157a:	031b      	lsls	r3, r3, #12
 801157c:	68fa      	ldr	r2, [r7, #12]
 801157e:	4413      	add	r3, r2
 8011580:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8011582:	893b      	ldrh	r3, [r7, #8]
 8011584:	089b      	lsrs	r3, r3, #2
 8011586:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8011588:	e008      	b.n	801159c <dfifo_write_packet+0x3a>
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 801158e:	697b      	ldr	r3, [r7, #20]
 8011590:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8011592:	69fb      	ldr	r3, [r7, #28]
 8011594:	601a      	str	r2, [r3, #0]
    src += 4;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	3304      	adds	r3, #4
 801159a:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 801159c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801159e:	1e5a      	subs	r2, r3, #1
 80115a0:	84fa      	strh	r2, [r7, #38]	@ 0x26
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d1f1      	bne.n	801158a <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 80115a6:	893b      	ldrh	r3, [r7, #8]
 80115a8:	b2db      	uxtb	r3, r3
 80115aa:	f003 0303 	and.w	r3, r3, #3
 80115ae:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 80115b0:	7efb      	ldrb	r3, [r7, #27]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d019      	beq.n	80115ea <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	781b      	ldrb	r3, [r3, #0]
 80115ba:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 80115bc:	7efb      	ldrb	r3, [r7, #27]
 80115be:	2b01      	cmp	r3, #1
 80115c0:	d906      	bls.n	80115d0 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	3301      	adds	r3, #1
 80115c6:	781b      	ldrb	r3, [r3, #0]
 80115c8:	021b      	lsls	r3, r3, #8
 80115ca:	6a3a      	ldr	r2, [r7, #32]
 80115cc:	4313      	orrs	r3, r2
 80115ce:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 80115d0:	7efb      	ldrb	r3, [r7, #27]
 80115d2:	2b02      	cmp	r3, #2
 80115d4:	d906      	bls.n	80115e4 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	3302      	adds	r3, #2
 80115da:	781b      	ldrb	r3, [r3, #0]
 80115dc:	041b      	lsls	r3, r3, #16
 80115de:	6a3a      	ldr	r2, [r7, #32]
 80115e0:	4313      	orrs	r3, r2
 80115e2:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 80115e4:	69fb      	ldr	r3, [r7, #28]
 80115e6:	6a3a      	ldr	r2, [r7, #32]
 80115e8:	601a      	str	r2, [r3, #0]
  }
}
 80115ea:	bf00      	nop
 80115ec:	372c      	adds	r7, #44	@ 0x2c
 80115ee:	46bd      	mov	sp, r7
 80115f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115f4:	4770      	bx	lr
	...

080115f8 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80115f8:	b580      	push	{r7, lr}
 80115fa:	b086      	sub	sp, #24
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	4603      	mov	r3, r0
 8011600:	6039      	str	r1, [r7, #0]
 8011602:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d11f      	bne.n	801164a <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 801160a:	2301      	movs	r3, #1
 801160c:	723b      	strb	r3, [r7, #8]
 801160e:	2300      	movs	r3, #0
 8011610:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8011612:	f107 0308 	add.w	r3, r7, #8
 8011616:	4619      	mov	r1, r3
 8011618:	2000      	movs	r0, #0
 801161a:	f7fb feb5 	bl	800d388 <tud_rhport_init>
 801161e:	4603      	mov	r3, r0
 8011620:	f083 0301 	eor.w	r3, r3, #1
 8011624:	b2db      	uxtb	r3, r3
 8011626:	2b00      	cmp	r3, #0
 8011628:	d00a      	beq.n	8011640 <tusb_rhport_init+0x48>
 801162a:	4b23      	ldr	r3, [pc, #140]	@ (80116b8 <tusb_rhport_init+0xc0>)
 801162c:	60fb      	str	r3, [r7, #12]
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	f003 0301 	and.w	r3, r3, #1
 8011636:	2b00      	cmp	r3, #0
 8011638:	d000      	beq.n	801163c <tusb_rhport_init+0x44>
 801163a:	be00      	bkpt	0x0000
 801163c:	2300      	movs	r3, #0
 801163e:	e036      	b.n	80116ae <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8011640:	4b1e      	ldr	r3, [pc, #120]	@ (80116bc <tusb_rhport_init+0xc4>)
 8011642:	2201      	movs	r2, #1
 8011644:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8011646:	2301      	movs	r3, #1
 8011648:	e031      	b.n	80116ae <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 801164a:	79fb      	ldrb	r3, [r7, #7]
 801164c:	2b01      	cmp	r3, #1
 801164e:	d803      	bhi.n	8011658 <tusb_rhport_init+0x60>
 8011650:	683b      	ldr	r3, [r7, #0]
 8011652:	781b      	ldrb	r3, [r3, #0]
 8011654:	2b00      	cmp	r3, #0
 8011656:	d10a      	bne.n	801166e <tusb_rhport_init+0x76>
 8011658:	4b17      	ldr	r3, [pc, #92]	@ (80116b8 <tusb_rhport_init+0xc0>)
 801165a:	613b      	str	r3, [r7, #16]
 801165c:	693b      	ldr	r3, [r7, #16]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	f003 0301 	and.w	r3, r3, #1
 8011664:	2b00      	cmp	r3, #0
 8011666:	d000      	beq.n	801166a <tusb_rhport_init+0x72>
 8011668:	be00      	bkpt	0x0000
 801166a:	2300      	movs	r3, #0
 801166c:	e01f      	b.n	80116ae <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 801166e:	79fb      	ldrb	r3, [r7, #7]
 8011670:	683a      	ldr	r2, [r7, #0]
 8011672:	7811      	ldrb	r1, [r2, #0]
 8011674:	4a11      	ldr	r2, [pc, #68]	@ (80116bc <tusb_rhport_init+0xc4>)
 8011676:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8011678:	683b      	ldr	r3, [r7, #0]
 801167a:	781b      	ldrb	r3, [r3, #0]
 801167c:	2b01      	cmp	r3, #1
 801167e:	d115      	bne.n	80116ac <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8011680:	79fb      	ldrb	r3, [r7, #7]
 8011682:	6839      	ldr	r1, [r7, #0]
 8011684:	4618      	mov	r0, r3
 8011686:	f7fb fe7f 	bl	800d388 <tud_rhport_init>
 801168a:	4603      	mov	r3, r0
 801168c:	f083 0301 	eor.w	r3, r3, #1
 8011690:	b2db      	uxtb	r3, r3
 8011692:	2b00      	cmp	r3, #0
 8011694:	d00a      	beq.n	80116ac <tusb_rhport_init+0xb4>
 8011696:	4b08      	ldr	r3, [pc, #32]	@ (80116b8 <tusb_rhport_init+0xc0>)
 8011698:	617b      	str	r3, [r7, #20]
 801169a:	697b      	ldr	r3, [r7, #20]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	f003 0301 	and.w	r3, r3, #1
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d000      	beq.n	80116a8 <tusb_rhport_init+0xb0>
 80116a6:	be00      	bkpt	0x0000
 80116a8:	2300      	movs	r3, #0
 80116aa:	e000      	b.n	80116ae <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 80116ac:	2301      	movs	r3, #1
}
 80116ae:	4618      	mov	r0, r3
 80116b0:	3718      	adds	r7, #24
 80116b2:	46bd      	mov	sp, r7
 80116b4:	bd80      	pop	{r7, pc}
 80116b6:	bf00      	nop
 80116b8:	e000edf0 	.word	0xe000edf0
 80116bc:	20011fa8 	.word	0x20011fa8

080116c0 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 80116c0:	b480      	push	{r7}
 80116c2:	b085      	sub	sp, #20
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	6078      	str	r0, [r7, #4]
 80116c8:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	781b      	ldrb	r3, [r3, #0]
 80116ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80116d2:	b2db      	uxtb	r3, r3
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d001      	beq.n	80116dc <tu_edpt_claim+0x1c>
 80116d8:	2300      	movs	r3, #0
 80116da:	e027      	b.n	801172c <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	781b      	ldrb	r3, [r3, #0]
 80116e0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80116e4:	b2db      	uxtb	r3, r3
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d001      	beq.n	80116ee <tu_edpt_claim+0x2e>
 80116ea:	2300      	movs	r3, #0
 80116ec:	e01e      	b.n	801172c <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	781b      	ldrb	r3, [r3, #0]
 80116f2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80116f6:	b2db      	uxtb	r3, r3
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d108      	bne.n	801170e <tu_edpt_claim+0x4e>
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	781b      	ldrb	r3, [r3, #0]
 8011700:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8011704:	b2db      	uxtb	r3, r3
 8011706:	2b00      	cmp	r3, #0
 8011708:	d101      	bne.n	801170e <tu_edpt_claim+0x4e>
 801170a:	2301      	movs	r3, #1
 801170c:	e000      	b.n	8011710 <tu_edpt_claim+0x50>
 801170e:	2300      	movs	r3, #0
 8011710:	73fb      	strb	r3, [r7, #15]
 8011712:	7bfb      	ldrb	r3, [r7, #15]
 8011714:	f003 0301 	and.w	r3, r3, #1
 8011718:	73fb      	strb	r3, [r7, #15]
  if (available) {
 801171a:	7bfb      	ldrb	r3, [r7, #15]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d004      	beq.n	801172a <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 8011720:	687a      	ldr	r2, [r7, #4]
 8011722:	7813      	ldrb	r3, [r2, #0]
 8011724:	f043 0304 	orr.w	r3, r3, #4
 8011728:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 801172a:	7bfb      	ldrb	r3, [r7, #15]
}
 801172c:	4618      	mov	r0, r3
 801172e:	3714      	adds	r7, #20
 8011730:	46bd      	mov	sp, r7
 8011732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011736:	4770      	bx	lr

08011738 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8011738:	b480      	push	{r7}
 801173a:	b085      	sub	sp, #20
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
 8011740:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	781b      	ldrb	r3, [r3, #0]
 8011746:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801174a:	b2db      	uxtb	r3, r3
 801174c:	2b01      	cmp	r3, #1
 801174e:	d108      	bne.n	8011762 <tu_edpt_release+0x2a>
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	781b      	ldrb	r3, [r3, #0]
 8011754:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8011758:	b2db      	uxtb	r3, r3
 801175a:	2b00      	cmp	r3, #0
 801175c:	d101      	bne.n	8011762 <tu_edpt_release+0x2a>
 801175e:	2301      	movs	r3, #1
 8011760:	e000      	b.n	8011764 <tu_edpt_release+0x2c>
 8011762:	2300      	movs	r3, #0
 8011764:	73fb      	strb	r3, [r7, #15]
 8011766:	7bfb      	ldrb	r3, [r7, #15]
 8011768:	f003 0301 	and.w	r3, r3, #1
 801176c:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 801176e:	7bfb      	ldrb	r3, [r7, #15]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d004      	beq.n	801177e <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 8011774:	687a      	ldr	r2, [r7, #4]
 8011776:	7813      	ldrb	r3, [r2, #0]
 8011778:	f023 0304 	bic.w	r3, r3, #4
 801177c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 801177e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011780:	4618      	mov	r0, r3
 8011782:	3714      	adds	r7, #20
 8011784:	46bd      	mov	sp, r7
 8011786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801178a:	4770      	bx	lr

0801178c <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 801178c:	b480      	push	{r7}
 801178e:	b08b      	sub	sp, #44	@ 0x2c
 8011790:	af00      	add	r7, sp, #0
 8011792:	6078      	str	r0, [r7, #4]
 8011794:	460b      	mov	r3, r1
 8011796:	70fb      	strb	r3, [r7, #3]
 8011798:	4613      	mov	r3, r2
 801179a:	70bb      	strb	r3, [r7, #2]
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80117a0:	68bb      	ldr	r3, [r7, #8]
 80117a2:	889b      	ldrh	r3, [r3, #4]
 80117a4:	b29b      	uxth	r3, r3
 80117a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80117aa:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 80117ac:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	78db      	ldrb	r3, [r3, #3]
 80117b2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80117b6:	b2db      	uxtb	r3, r3
 80117b8:	2b03      	cmp	r3, #3
 80117ba:	d059      	beq.n	8011870 <tu_edpt_validate+0xe4>
 80117bc:	2b03      	cmp	r3, #3
 80117be:	dc6e      	bgt.n	801189e <tu_edpt_validate+0x112>
 80117c0:	2b01      	cmp	r3, #1
 80117c2:	d002      	beq.n	80117ca <tu_edpt_validate+0x3e>
 80117c4:	2b02      	cmp	r3, #2
 80117c6:	d018      	beq.n	80117fa <tu_edpt_validate+0x6e>
 80117c8:	e069      	b.n	801189e <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 80117ca:	78fb      	ldrb	r3, [r7, #3]
 80117cc:	2b02      	cmp	r3, #2
 80117ce:	d102      	bne.n	80117d6 <tu_edpt_validate+0x4a>
 80117d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80117d4:	e001      	b.n	80117da <tu_edpt_validate+0x4e>
 80117d6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80117da:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 80117dc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80117de:	8a7b      	ldrh	r3, [r7, #18]
 80117e0:	429a      	cmp	r2, r3
 80117e2:	d95e      	bls.n	80118a2 <tu_edpt_validate+0x116>
 80117e4:	4b35      	ldr	r3, [pc, #212]	@ (80118bc <tu_edpt_validate+0x130>)
 80117e6:	60fb      	str	r3, [r7, #12]
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	f003 0301 	and.w	r3, r3, #1
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d000      	beq.n	80117f6 <tu_edpt_validate+0x6a>
 80117f4:	be00      	bkpt	0x0000
 80117f6:	2300      	movs	r3, #0
 80117f8:	e059      	b.n	80118ae <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 80117fa:	78fb      	ldrb	r3, [r7, #3]
 80117fc:	2b02      	cmp	r3, #2
 80117fe:	d10e      	bne.n	801181e <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 8011800:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011806:	d04e      	beq.n	80118a6 <tu_edpt_validate+0x11a>
 8011808:	4b2c      	ldr	r3, [pc, #176]	@ (80118bc <tu_edpt_validate+0x130>)
 801180a:	617b      	str	r3, [r7, #20]
 801180c:	697b      	ldr	r3, [r7, #20]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	f003 0301 	and.w	r3, r3, #1
 8011814:	2b00      	cmp	r3, #0
 8011816:	d000      	beq.n	801181a <tu_edpt_validate+0x8e>
 8011818:	be00      	bkpt	0x0000
 801181a:	2300      	movs	r3, #0
 801181c:	e047      	b.n	80118ae <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 801181e:	78bb      	ldrb	r3, [r7, #2]
 8011820:	2b00      	cmp	r3, #0
 8011822:	d00e      	beq.n	8011842 <tu_edpt_validate+0xb6>
 8011824:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011826:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801182a:	d10a      	bne.n	8011842 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 8011830:	69fb      	ldr	r3, [r7, #28]
 8011832:	2200      	movs	r2, #0
 8011834:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011838:	711a      	strb	r2, [r3, #4]
 801183a:	2200      	movs	r2, #0
 801183c:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 801183e:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8011840:	e031      	b.n	80118a6 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 8011842:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011844:	2b08      	cmp	r3, #8
 8011846:	d02e      	beq.n	80118a6 <tu_edpt_validate+0x11a>
 8011848:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801184a:	2b10      	cmp	r3, #16
 801184c:	d02b      	beq.n	80118a6 <tu_edpt_validate+0x11a>
 801184e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011850:	2b20      	cmp	r3, #32
 8011852:	d028      	beq.n	80118a6 <tu_edpt_validate+0x11a>
 8011854:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011856:	2b40      	cmp	r3, #64	@ 0x40
 8011858:	d025      	beq.n	80118a6 <tu_edpt_validate+0x11a>
 801185a:	4b18      	ldr	r3, [pc, #96]	@ (80118bc <tu_edpt_validate+0x130>)
 801185c:	61bb      	str	r3, [r7, #24]
 801185e:	69bb      	ldr	r3, [r7, #24]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	f003 0301 	and.w	r3, r3, #1
 8011866:	2b00      	cmp	r3, #0
 8011868:	d000      	beq.n	801186c <tu_edpt_validate+0xe0>
 801186a:	be00      	bkpt	0x0000
 801186c:	2300      	movs	r3, #0
 801186e:	e01e      	b.n	80118ae <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8011870:	78fb      	ldrb	r3, [r7, #3]
 8011872:	2b02      	cmp	r3, #2
 8011874:	d102      	bne.n	801187c <tu_edpt_validate+0xf0>
 8011876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801187a:	e000      	b.n	801187e <tu_edpt_validate+0xf2>
 801187c:	2340      	movs	r3, #64	@ 0x40
 801187e:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8011880:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011882:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011884:	429a      	cmp	r2, r3
 8011886:	d910      	bls.n	80118aa <tu_edpt_validate+0x11e>
 8011888:	4b0c      	ldr	r3, [pc, #48]	@ (80118bc <tu_edpt_validate+0x130>)
 801188a:	623b      	str	r3, [r7, #32]
 801188c:	6a3b      	ldr	r3, [r7, #32]
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	f003 0301 	and.w	r3, r3, #1
 8011894:	2b00      	cmp	r3, #0
 8011896:	d000      	beq.n	801189a <tu_edpt_validate+0x10e>
 8011898:	be00      	bkpt	0x0000
 801189a:	2300      	movs	r3, #0
 801189c:	e007      	b.n	80118ae <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 801189e:	2300      	movs	r3, #0
 80118a0:	e005      	b.n	80118ae <tu_edpt_validate+0x122>
      break;
 80118a2:	bf00      	nop
 80118a4:	e002      	b.n	80118ac <tu_edpt_validate+0x120>
      break;
 80118a6:	bf00      	nop
 80118a8:	e000      	b.n	80118ac <tu_edpt_validate+0x120>
      break;
 80118aa:	bf00      	nop
  }

  return true;
 80118ac:	2301      	movs	r3, #1
}
 80118ae:	4618      	mov	r0, r3
 80118b0:	372c      	adds	r7, #44	@ 0x2c
 80118b2:	46bd      	mov	sp, r7
 80118b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b8:	4770      	bx	lr
 80118ba:	bf00      	nop
 80118bc:	e000edf0 	.word	0xe000edf0

080118c0 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 80118c0:	b480      	push	{r7}
 80118c2:	b08d      	sub	sp, #52	@ 0x34
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	60f8      	str	r0, [r7, #12]
 80118c8:	60b9      	str	r1, [r7, #8]
 80118ca:	4611      	mov	r1, r2
 80118cc:	461a      	mov	r2, r3
 80118ce:	460b      	mov	r3, r1
 80118d0:	80fb      	strh	r3, [r7, #6]
 80118d2:	4613      	mov	r3, r2
 80118d4:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 80118d6:	68bb      	ldr	r3, [r7, #8]
 80118d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 80118da:	88fb      	ldrh	r3, [r7, #6]
 80118dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80118de:	4413      	add	r3, r2
 80118e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 80118e2:	e027      	b.n	8011934 <tu_edpt_bind_driver+0x74>
 80118e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118e6:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80118e8:	6a3b      	ldr	r3, [r7, #32]
 80118ea:	3301      	adds	r3, #1
 80118ec:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 80118ee:	2b05      	cmp	r3, #5
 80118f0:	d116      	bne.n	8011920 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 80118f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118f4:	789b      	ldrb	r3, [r3, #2]
 80118f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80118fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80118fe:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8011900:	7fbb      	ldrb	r3, [r7, #30]
 8011902:	f003 030f 	and.w	r3, r3, #15
 8011906:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8011908:	005b      	lsls	r3, r3, #1
 801190a:	68fa      	ldr	r2, [r7, #12]
 801190c:	4413      	add	r3, r2
 801190e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011912:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011914:	7ffa      	ldrb	r2, [r7, #31]
 8011916:	09d2      	lsrs	r2, r2, #7
 8011918:	b2d2      	uxtb	r2, r2
 801191a:	4611      	mov	r1, r2
 801191c:	797a      	ldrb	r2, [r7, #5]
 801191e:	545a      	strb	r2, [r3, r1]
 8011920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011922:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8011924:	69bb      	ldr	r3, [r7, #24]
 8011926:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011928:	697b      	ldr	r3, [r7, #20]
 801192a:	781b      	ldrb	r3, [r3, #0]
 801192c:	461a      	mov	r2, r3
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 8011932:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 8011934:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011938:	429a      	cmp	r2, r3
 801193a:	d3d3      	bcc.n	80118e4 <tu_edpt_bind_driver+0x24>
  }
}
 801193c:	bf00      	nop
 801193e:	bf00      	nop
 8011940:	3734      	adds	r7, #52	@ 0x34
 8011942:	46bd      	mov	sp, r7
 8011944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011948:	4770      	bx	lr

0801194a <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 801194a:	b580      	push	{r7, lr}
 801194c:	b084      	sub	sp, #16
 801194e:	af02      	add	r7, sp, #8
 8011950:	6078      	str	r0, [r7, #4]
 8011952:	4608      	mov	r0, r1
 8011954:	4611      	mov	r1, r2
 8011956:	461a      	mov	r2, r3
 8011958:	4603      	mov	r3, r0
 801195a:	70fb      	strb	r3, [r7, #3]
 801195c:	460b      	mov	r3, r1
 801195e:	70bb      	strb	r3, [r7, #2]
 8011960:	4613      	mov	r3, r2
 8011962:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 8011964:	687a      	ldr	r2, [r7, #4]
 8011966:	7813      	ldrb	r3, [r2, #0]
 8011968:	78f9      	ldrb	r1, [r7, #3]
 801196a:	f361 0300 	bfi	r3, r1, #0, #1
 801196e:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	f103 0008 	add.w	r0, r3, #8
 8011976:	8aba      	ldrh	r2, [r7, #20]
 8011978:	787b      	ldrb	r3, [r7, #1]
 801197a:	9300      	str	r3, [sp, #0]
 801197c:	2301      	movs	r3, #1
 801197e:	6939      	ldr	r1, [r7, #16]
 8011980:	f7fa fdce 	bl	800c520 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	69ba      	ldr	r2, [r7, #24]
 8011988:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	8bba      	ldrh	r2, [r7, #28]
 801198e:	805a      	strh	r2, [r3, #2]

  return true;
 8011990:	2301      	movs	r3, #1
}
 8011992:	4618      	mov	r0, r3
 8011994:	3708      	adds	r7, #8
 8011996:	46bd      	mov	sp, r7
 8011998:	bd80      	pop	{r7, pc}

0801199a <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 801199a:	b480      	push	{r7}
 801199c:	b083      	sub	sp, #12
 801199e:	af00      	add	r7, sp, #0
 80119a0:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 80119a2:	2301      	movs	r3, #1
}
 80119a4:	4618      	mov	r0, r3
 80119a6:	370c      	adds	r7, #12
 80119a8:	46bd      	mov	sp, r7
 80119aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ae:	4770      	bx	lr

080119b0 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 80119b0:	b590      	push	{r4, r7, lr}
 80119b2:	b091      	sub	sp, #68	@ 0x44
 80119b4:	af02      	add	r7, sp, #8
 80119b6:	4603      	mov	r3, r0
 80119b8:	60b9      	str	r1, [r7, #8]
 80119ba:	607a      	str	r2, [r7, #4]
 80119bc:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 80119be:	68bb      	ldr	r3, [r7, #8]
 80119c0:	781b      	ldrb	r3, [r3, #0]
 80119c2:	f003 0302 	and.w	r3, r3, #2
 80119c6:	b2db      	uxtb	r3, r3
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d002      	beq.n	80119d2 <tu_edpt_stream_write_zlp_if_needed+0x22>
 80119cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80119d0:	e000      	b.n	80119d4 <tu_edpt_stream_write_zlp_if_needed+0x24>
 80119d2:	2340      	movs	r3, #64	@ 0x40
 80119d4:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 80119d6:	68bb      	ldr	r3, [r7, #8]
 80119d8:	3308      	adds	r3, #8
 80119da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 80119dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119de:	891b      	ldrh	r3, [r3, #8]
 80119e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 80119e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80119e4:	895b      	ldrh	r3, [r3, #10]
 80119e6:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 80119e8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80119ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80119ec:	429a      	cmp	r2, r3
 80119ee:	bf0c      	ite	eq
 80119f0:	2301      	moveq	r3, #1
 80119f2:	2300      	movne	r3, #0
 80119f4:	b2db      	uxtb	r3, r3
 80119f6:	f083 0301 	eor.w	r3, r3, #1
 80119fa:	b2db      	uxtb	r3, r3
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d109      	bne.n	8011a14 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d006      	beq.n	8011a14 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8011a06:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011a08:	3b01      	subs	r3, #1
 8011a0a:	461a      	mov	r2, r3
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	4013      	ands	r3, r2
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d001      	beq.n	8011a18 <tu_edpt_stream_write_zlp_if_needed+0x68>
 8011a14:	2300      	movs	r3, #0
 8011a16:	e05e      	b.n	8011ad6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 8011a18:	7bfb      	ldrb	r3, [r7, #15]
 8011a1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011a1e:	68bb      	ldr	r3, [r7, #8]
 8011a20:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 8011a22:	6a3b      	ldr	r3, [r7, #32]
 8011a24:	781b      	ldrb	r3, [r3, #0]
 8011a26:	f003 0301 	and.w	r3, r3, #1
 8011a2a:	b2db      	uxtb	r3, r3
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d109      	bne.n	8011a44 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011a30:	6a3b      	ldr	r3, [r7, #32]
 8011a32:	785a      	ldrb	r2, [r3, #1]
 8011a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a38:	4611      	mov	r1, r2
 8011a3a:	4618      	mov	r0, r3
 8011a3c:	f7fd f88e 	bl	800eb5c <usbd_edpt_claim>
 8011a40:	4603      	mov	r3, r0
 8011a42:	e000      	b.n	8011a46 <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 8011a44:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 8011a46:	f083 0301 	eor.w	r3, r3, #1
 8011a4a:	b2db      	uxtb	r3, r3
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d001      	beq.n	8011a54 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 8011a50:	2300      	movs	r3, #0
 8011a52:	e040      	b.n	8011ad6 <tu_edpt_stream_write_zlp_if_needed+0x126>
 8011a54:	7bfb      	ldrb	r3, [r7, #15]
 8011a56:	77fb      	strb	r3, [r7, #31]
 8011a58:	68bb      	ldr	r3, [r7, #8]
 8011a5a:	61bb      	str	r3, [r7, #24]
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 8011a60:	69bb      	ldr	r3, [r7, #24]
 8011a62:	781b      	ldrb	r3, [r3, #0]
 8011a64:	f003 0301 	and.w	r3, r3, #1
 8011a68:	b2db      	uxtb	r3, r3
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d121      	bne.n	8011ab2 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 8011a6e:	69bb      	ldr	r3, [r7, #24]
 8011a70:	685b      	ldr	r3, [r3, #4]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d10c      	bne.n	8011a90 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011a76:	69bb      	ldr	r3, [r7, #24]
 8011a78:	7859      	ldrb	r1, [r3, #1]
 8011a7a:	69bb      	ldr	r3, [r7, #24]
 8011a7c:	f103 0208 	add.w	r2, r3, #8
 8011a80:	8afb      	ldrh	r3, [r7, #22]
 8011a82:	7ff8      	ldrb	r0, [r7, #31]
 8011a84:	2400      	movs	r4, #0
 8011a86:	9400      	str	r4, [sp, #0]
 8011a88:	f7fd f932 	bl	800ecf0 <usbd_edpt_xfer_fifo>
 8011a8c:	4603      	mov	r3, r0
 8011a8e:	e011      	b.n	8011ab4 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011a90:	69bb      	ldr	r3, [r7, #24]
 8011a92:	7859      	ldrb	r1, [r3, #1]
 8011a94:	8afb      	ldrh	r3, [r7, #22]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d002      	beq.n	8011aa0 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 8011a9a:	69bb      	ldr	r3, [r7, #24]
 8011a9c:	685a      	ldr	r2, [r3, #4]
 8011a9e:	e000      	b.n	8011aa2 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	8afb      	ldrh	r3, [r7, #22]
 8011aa4:	7ff8      	ldrb	r0, [r7, #31]
 8011aa6:	2400      	movs	r4, #0
 8011aa8:	9400      	str	r4, [sp, #0]
 8011aaa:	f7fd f8a7 	bl	800ebfc <usbd_edpt_xfer>
 8011aae:	4603      	mov	r3, r0
 8011ab0:	e000      	b.n	8011ab4 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 8011ab2:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 8011ab4:	f083 0301 	eor.w	r3, r3, #1
 8011ab8:	b2db      	uxtb	r3, r3
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d00a      	beq.n	8011ad4 <tu_edpt_stream_write_zlp_if_needed+0x124>
 8011abe:	4b08      	ldr	r3, [pc, #32]	@ (8011ae0 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 8011ac0:	633b      	str	r3, [r7, #48]	@ 0x30
 8011ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	f003 0301 	and.w	r3, r3, #1
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d000      	beq.n	8011ad0 <tu_edpt_stream_write_zlp_if_needed+0x120>
 8011ace:	be00      	bkpt	0x0000
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	e000      	b.n	8011ad6 <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 8011ad4:	2301      	movs	r3, #1
}
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	373c      	adds	r7, #60	@ 0x3c
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bd90      	pop	{r4, r7, pc}
 8011ade:	bf00      	nop
 8011ae0:	e000edf0 	.word	0xe000edf0

08011ae4 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8011ae4:	b590      	push	{r4, r7, lr}
 8011ae6:	b093      	sub	sp, #76	@ 0x4c
 8011ae8:	af02      	add	r7, sp, #8
 8011aea:	4603      	mov	r3, r0
 8011aec:	6039      	str	r1, [r7, #0]
 8011aee:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 8011af0:	683b      	ldr	r3, [r7, #0]
 8011af2:	3308      	adds	r3, #8
 8011af4:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011af8:	8899      	ldrh	r1, [r3, #4]
 8011afa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011afc:	891b      	ldrh	r3, [r3, #8]
 8011afe:	b29a      	uxth	r2, r3
 8011b00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011b02:	895b      	ldrh	r3, [r3, #10]
 8011b04:	b29b      	uxth	r3, r3
 8011b06:	8679      	strh	r1, [r7, #50]	@ 0x32
 8011b08:	863a      	strh	r2, [r7, #48]	@ 0x30
 8011b0a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 8011b0c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011b0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011b10:	429a      	cmp	r2, r3
 8011b12:	d304      	bcc.n	8011b1e <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 8011b14:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011b16:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011b18:	1ad3      	subs	r3, r2, r3
 8011b1a:	b29b      	uxth	r3, r3
 8011b1c:	e008      	b.n	8011b30 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011b1e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011b20:	005b      	lsls	r3, r3, #1
 8011b22:	b29a      	uxth	r2, r3
 8011b24:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8011b26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011b28:	1acb      	subs	r3, r1, r3
 8011b2a:	b29b      	uxth	r3, r3
 8011b2c:	4413      	add	r3, r2
 8011b2e:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011b30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011b32:	8892      	ldrh	r2, [r2, #4]
 8011b34:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8011b36:	4613      	mov	r3, r2
 8011b38:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011b3a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8011b3c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011b3e:	4293      	cmp	r3, r2
 8011b40:	bf28      	it	cs
 8011b42:	4613      	movcs	r3, r2
 8011b44:	b29b      	uxth	r3, r3
 8011b46:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 8011b48:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d101      	bne.n	8011b52 <tu_edpt_stream_write_xfer+0x6e>
 8011b4e:	2300      	movs	r3, #0
 8011b50:	e091      	b.n	8011c76 <tu_edpt_stream_write_xfer+0x192>
 8011b52:	79fb      	ldrb	r3, [r7, #7]
 8011b54:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8011b58:	683b      	ldr	r3, [r7, #0]
 8011b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 8011b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b5e:	781b      	ldrb	r3, [r3, #0]
 8011b60:	f003 0301 	and.w	r3, r3, #1
 8011b64:	b2db      	uxtb	r3, r3
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d109      	bne.n	8011b7e <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b6c:	785a      	ldrb	r2, [r3, #1]
 8011b6e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8011b72:	4611      	mov	r1, r2
 8011b74:	4618      	mov	r0, r3
 8011b76:	f7fc fff1 	bl	800eb5c <usbd_edpt_claim>
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	e000      	b.n	8011b80 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 8011b7e:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 8011b80:	f083 0301 	eor.w	r3, r3, #1
 8011b84:	b2db      	uxtb	r3, r3
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d001      	beq.n	8011b8e <tu_edpt_stream_write_xfer+0xaa>
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	e073      	b.n	8011c76 <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 8011b8e:	683b      	ldr	r3, [r7, #0]
 8011b90:	685b      	ldr	r3, [r3, #4]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d102      	bne.n	8011b9c <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 8011b96:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8011b98:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8011b9a:	e012      	b.n	8011bc2 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 8011b9c:	683b      	ldr	r3, [r7, #0]
 8011b9e:	f103 0208 	add.w	r2, r3, #8
 8011ba2:	683b      	ldr	r3, [r7, #0]
 8011ba4:	685b      	ldr	r3, [r3, #4]
 8011ba6:	6839      	ldr	r1, [r7, #0]
 8011ba8:	8849      	ldrh	r1, [r1, #2]
 8011baa:	623a      	str	r2, [r7, #32]
 8011bac:	61fb      	str	r3, [r7, #28]
 8011bae:	460b      	mov	r3, r1
 8011bb0:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8011bb2:	8b7a      	ldrh	r2, [r7, #26]
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	69f9      	ldr	r1, [r7, #28]
 8011bb8:	6a38      	ldr	r0, [r7, #32]
 8011bba:	f7fa ffed 	bl	800cb98 <tu_fifo_read_n_access_mode>
 8011bbe:	4603      	mov	r3, r0
 8011bc0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 8011bc2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d041      	beq.n	8011c4c <tu_edpt_stream_write_xfer+0x168>
 8011bc8:	79fb      	ldrb	r3, [r7, #7]
 8011bca:	767b      	strb	r3, [r7, #25]
 8011bcc:	683b      	ldr	r3, [r7, #0]
 8011bce:	617b      	str	r3, [r7, #20]
 8011bd0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011bd2:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 8011bd4:	697b      	ldr	r3, [r7, #20]
 8011bd6:	781b      	ldrb	r3, [r3, #0]
 8011bd8:	f003 0301 	and.w	r3, r3, #1
 8011bdc:	b2db      	uxtb	r3, r3
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d121      	bne.n	8011c26 <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 8011be2:	697b      	ldr	r3, [r7, #20]
 8011be4:	685b      	ldr	r3, [r3, #4]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d10c      	bne.n	8011c04 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011bea:	697b      	ldr	r3, [r7, #20]
 8011bec:	7859      	ldrb	r1, [r3, #1]
 8011bee:	697b      	ldr	r3, [r7, #20]
 8011bf0:	f103 0208 	add.w	r2, r3, #8
 8011bf4:	8a7b      	ldrh	r3, [r7, #18]
 8011bf6:	7e78      	ldrb	r0, [r7, #25]
 8011bf8:	2400      	movs	r4, #0
 8011bfa:	9400      	str	r4, [sp, #0]
 8011bfc:	f7fd f878 	bl	800ecf0 <usbd_edpt_xfer_fifo>
 8011c00:	4603      	mov	r3, r0
 8011c02:	e011      	b.n	8011c28 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	7859      	ldrb	r1, [r3, #1]
 8011c08:	8a7b      	ldrh	r3, [r7, #18]
 8011c0a:	2b00      	cmp	r3, #0
 8011c0c:	d002      	beq.n	8011c14 <tu_edpt_stream_write_xfer+0x130>
 8011c0e:	697b      	ldr	r3, [r7, #20]
 8011c10:	685a      	ldr	r2, [r3, #4]
 8011c12:	e000      	b.n	8011c16 <tu_edpt_stream_write_xfer+0x132>
 8011c14:	2200      	movs	r2, #0
 8011c16:	8a7b      	ldrh	r3, [r7, #18]
 8011c18:	7e78      	ldrb	r0, [r7, #25]
 8011c1a:	2400      	movs	r4, #0
 8011c1c:	9400      	str	r4, [sp, #0]
 8011c1e:	f7fc ffed 	bl	800ebfc <usbd_edpt_xfer>
 8011c22:	4603      	mov	r3, r0
 8011c24:	e000      	b.n	8011c28 <tu_edpt_stream_write_xfer+0x144>
  return false;
 8011c26:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8011c28:	f083 0301 	eor.w	r3, r3, #1
 8011c2c:	b2db      	uxtb	r3, r3
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d00a      	beq.n	8011c48 <tu_edpt_stream_write_xfer+0x164>
 8011c32:	4b13      	ldr	r3, [pc, #76]	@ (8011c80 <tu_edpt_stream_write_xfer+0x19c>)
 8011c34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c38:	681b      	ldr	r3, [r3, #0]
 8011c3a:	f003 0301 	and.w	r3, r3, #1
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d000      	beq.n	8011c44 <tu_edpt_stream_write_xfer+0x160>
 8011c42:	be00      	bkpt	0x0000
 8011c44:	2300      	movs	r3, #0
 8011c46:	e016      	b.n	8011c76 <tu_edpt_stream_write_xfer+0x192>
    return count;
 8011c48:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011c4a:	e014      	b.n	8011c76 <tu_edpt_stream_write_xfer+0x192>
 8011c4c:	79fb      	ldrb	r3, [r7, #7]
 8011c4e:	747b      	strb	r3, [r7, #17]
 8011c50:	683b      	ldr	r3, [r7, #0]
 8011c52:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	781b      	ldrb	r3, [r3, #0]
 8011c58:	f003 0301 	and.w	r3, r3, #1
 8011c5c:	b2db      	uxtb	r3, r3
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d107      	bne.n	8011c72 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	785a      	ldrb	r2, [r3, #1]
 8011c66:	7c7b      	ldrb	r3, [r7, #17]
 8011c68:	4611      	mov	r1, r2
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f7fc ff9e 	bl	800ebac <usbd_edpt_release>
 8011c70:	e000      	b.n	8011c74 <tu_edpt_stream_write_xfer+0x190>
  return false;
 8011c72:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 8011c74:	2300      	movs	r3, #0
  }
}
 8011c76:	4618      	mov	r0, r3
 8011c78:	3744      	adds	r7, #68	@ 0x44
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd90      	pop	{r4, r7, pc}
 8011c7e:	bf00      	nop
 8011c80:	e000edf0 	.word	0xe000edf0

08011c84 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 8011c84:	b590      	push	{r4, r7, lr}
 8011c86:	b09b      	sub	sp, #108	@ 0x6c
 8011c88:	af02      	add	r7, sp, #8
 8011c8a:	60b9      	str	r1, [r7, #8]
 8011c8c:	607a      	str	r2, [r7, #4]
 8011c8e:	603b      	str	r3, [r7, #0]
 8011c90:	4603      	mov	r3, r0
 8011c92:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 8011c94:	683b      	ldr	r3, [r7, #0]
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d101      	bne.n	8011c9e <tu_edpt_stream_write+0x1a>
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	e0e3      	b.n	8011e66 <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 8011c9e:	68bb      	ldr	r3, [r7, #8]
 8011ca0:	3308      	adds	r3, #8
 8011ca2:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 8011ca4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ca6:	889b      	ldrh	r3, [r3, #4]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d17e      	bne.n	8011daa <tu_edpt_stream_write+0x126>
 8011cac:	7bfb      	ldrb	r3, [r7, #15]
 8011cae:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8011cb2:	68bb      	ldr	r3, [r7, #8]
 8011cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 8011cb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011cb8:	781b      	ldrb	r3, [r3, #0]
 8011cba:	f003 0301 	and.w	r3, r3, #1
 8011cbe:	b2db      	uxtb	r3, r3
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d109      	bne.n	8011cd8 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011cc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011cc6:	785a      	ldrb	r2, [r3, #1]
 8011cc8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011ccc:	4611      	mov	r1, r2
 8011cce:	4618      	mov	r0, r3
 8011cd0:	f7fc ff44 	bl	800eb5c <usbd_edpt_claim>
 8011cd4:	4603      	mov	r3, r0
 8011cd6:	e000      	b.n	8011cda <tu_edpt_stream_write+0x56>
  return false;
 8011cd8:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 8011cda:	f083 0301 	eor.w	r3, r3, #1
 8011cde:	b2db      	uxtb	r3, r3
 8011ce0:	2b00      	cmp	r3, #0
 8011ce2:	d001      	beq.n	8011ce8 <tu_edpt_stream_write+0x64>
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	e0be      	b.n	8011e66 <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 8011ce8:	68bb      	ldr	r3, [r7, #8]
 8011cea:	685b      	ldr	r3, [r3, #4]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d013      	beq.n	8011d18 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 8011cf0:	68bb      	ldr	r3, [r7, #8]
 8011cf2:	885b      	ldrh	r3, [r3, #2]
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	683b      	ldr	r3, [r7, #0]
 8011cf8:	647b      	str	r3, [r7, #68]	@ 0x44
 8011cfa:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8011cfc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011cfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d00:	4293      	cmp	r3, r2
 8011d02:	bf28      	it	cs
 8011d04:	4613      	movcs	r3, r2
 8011d06:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 8011d08:	68bb      	ldr	r3, [r7, #8]
 8011d0a:	685b      	ldr	r3, [r3, #4]
 8011d0c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011d0e:	6879      	ldr	r1, [r7, #4]
 8011d10:	4618      	mov	r0, r3
 8011d12:	f000 fd6e 	bl	80127f2 <memcpy>
 8011d16:	e001      	b.n	8011d1c <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 8011d18:	683b      	ldr	r3, [r7, #0]
 8011d1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011d1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011d1e:	b29a      	uxth	r2, r3
 8011d20:	7bfb      	ldrb	r3, [r7, #15]
 8011d22:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8011d26:	68bb      	ldr	r3, [r7, #8]
 8011d28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011d2a:	4613      	mov	r3, r2
 8011d2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 8011d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d30:	781b      	ldrb	r3, [r3, #0]
 8011d32:	f003 0301 	and.w	r3, r3, #1
 8011d36:	b2db      	uxtb	r3, r3
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d123      	bne.n	8011d84 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 8011d3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d3e:	685b      	ldr	r3, [r3, #4]
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d10d      	bne.n	8011d60 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d46:	7859      	ldrb	r1, [r3, #1]
 8011d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d4a:	f103 0208 	add.w	r2, r3, #8
 8011d4e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011d50:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8011d54:	2400      	movs	r4, #0
 8011d56:	9400      	str	r4, [sp, #0]
 8011d58:	f7fc ffca 	bl	800ecf0 <usbd_edpt_xfer_fifo>
 8011d5c:	4603      	mov	r3, r0
 8011d5e:	e012      	b.n	8011d86 <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011d60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d62:	7859      	ldrb	r1, [r3, #1]
 8011d64:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d002      	beq.n	8011d70 <tu_edpt_stream_write+0xec>
 8011d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d6c:	685a      	ldr	r2, [r3, #4]
 8011d6e:	e000      	b.n	8011d72 <tu_edpt_stream_write+0xee>
 8011d70:	2200      	movs	r2, #0
 8011d72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011d74:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 8011d78:	2400      	movs	r4, #0
 8011d7a:	9400      	str	r4, [sp, #0]
 8011d7c:	f7fc ff3e 	bl	800ebfc <usbd_edpt_xfer>
 8011d80:	4603      	mov	r3, r0
 8011d82:	e000      	b.n	8011d86 <tu_edpt_stream_write+0x102>
  return false;
 8011d84:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011d86:	f083 0301 	eor.w	r3, r3, #1
 8011d8a:	b2db      	uxtb	r3, r3
 8011d8c:	2b00      	cmp	r3, #0
 8011d8e:	d00a      	beq.n	8011da6 <tu_edpt_stream_write+0x122>
 8011d90:	4b37      	ldr	r3, [pc, #220]	@ (8011e70 <tu_edpt_stream_write+0x1ec>)
 8011d92:	657b      	str	r3, [r7, #84]	@ 0x54
 8011d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	f003 0301 	and.w	r3, r3, #1
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	d000      	beq.n	8011da2 <tu_edpt_stream_write+0x11e>
 8011da0:	be00      	bkpt	0x0000
 8011da2:	2300      	movs	r3, #0
 8011da4:	e05f      	b.n	8011e66 <tu_edpt_stream_write+0x1e2>

    return xact_len;
 8011da6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011da8:	e05d      	b.n	8011e66 <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 8011daa:	68bb      	ldr	r3, [r7, #8]
 8011dac:	3308      	adds	r3, #8
 8011dae:	683a      	ldr	r2, [r7, #0]
 8011db0:	b292      	uxth	r2, r2
 8011db2:	633b      	str	r3, [r7, #48]	@ 0x30
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011db8:	4613      	mov	r3, r2
 8011dba:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8011dbc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011dbe:	2300      	movs	r3, #0
 8011dc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011dc2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011dc4:	f7fa ff2c 	bl	800cc20 <tu_fifo_write_n_access_mode>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011dce:	68bb      	ldr	r3, [r7, #8]
 8011dd0:	781b      	ldrb	r3, [r3, #0]
 8011dd2:	f003 0302 	and.w	r3, r3, #2
 8011dd6:	b2db      	uxtb	r3, r3
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d002      	beq.n	8011de2 <tu_edpt_stream_write+0x15e>
 8011ddc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011de0:	e000      	b.n	8011de4 <tu_edpt_stream_write+0x160>
 8011de2:	2340      	movs	r3, #64	@ 0x40
 8011de4:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 8011de8:	68bb      	ldr	r3, [r7, #8]
 8011dea:	3308      	adds	r3, #8
 8011dec:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011df0:	8899      	ldrh	r1, [r3, #4]
 8011df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011df4:	891b      	ldrh	r3, [r3, #8]
 8011df6:	b29a      	uxth	r2, r3
 8011df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dfa:	895b      	ldrh	r3, [r3, #10]
 8011dfc:	b29b      	uxth	r3, r3
 8011dfe:	8479      	strh	r1, [r7, #34]	@ 0x22
 8011e00:	843a      	strh	r2, [r7, #32]
 8011e02:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8011e04:	8c3a      	ldrh	r2, [r7, #32]
 8011e06:	8bfb      	ldrh	r3, [r7, #30]
 8011e08:	429a      	cmp	r2, r3
 8011e0a:	d304      	bcc.n	8011e16 <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 8011e0c:	8c3a      	ldrh	r2, [r7, #32]
 8011e0e:	8bfb      	ldrh	r3, [r7, #30]
 8011e10:	1ad3      	subs	r3, r2, r3
 8011e12:	b29b      	uxth	r3, r3
 8011e14:	e008      	b.n	8011e28 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011e16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8011e18:	005b      	lsls	r3, r3, #1
 8011e1a:	b29a      	uxth	r2, r3
 8011e1c:	8c39      	ldrh	r1, [r7, #32]
 8011e1e:	8bfb      	ldrh	r3, [r7, #30]
 8011e20:	1acb      	subs	r3, r1, r3
 8011e22:	b29b      	uxth	r3, r3
 8011e24:	4413      	add	r3, r2
 8011e26:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011e28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011e2a:	8892      	ldrh	r2, [r2, #4]
 8011e2c:	83bb      	strh	r3, [r7, #28]
 8011e2e:	4613      	mov	r3, r2
 8011e30:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011e32:	8bba      	ldrh	r2, [r7, #28]
 8011e34:	8b7b      	ldrh	r3, [r7, #26]
 8011e36:	4293      	cmp	r3, r2
 8011e38:	bf28      	it	cs
 8011e3a:	4613      	movcs	r3, r2
 8011e3c:	b29b      	uxth	r3, r3
 8011e3e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8011e42:	429a      	cmp	r2, r3
 8011e44:	d908      	bls.n	8011e58 <tu_edpt_stream_write+0x1d4>
 8011e46:	68bb      	ldr	r3, [r7, #8]
 8011e48:	3308      	adds	r3, #8
 8011e4a:	617b      	str	r3, [r7, #20]
  return f->depth;
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	889b      	ldrh	r3, [r3, #4]
 8011e50:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8011e54:	429a      	cmp	r2, r3
 8011e56:	d904      	bls.n	8011e62 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 8011e58:	7bfb      	ldrb	r3, [r7, #15]
 8011e5a:	68b9      	ldr	r1, [r7, #8]
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7ff fe41 	bl	8011ae4 <tu_edpt_stream_write_xfer>
    }
    return ret;
 8011e62:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 8011e66:	4618      	mov	r0, r3
 8011e68:	3764      	adds	r7, #100	@ 0x64
 8011e6a:	46bd      	mov	sp, r7
 8011e6c:	bd90      	pop	{r4, r7, pc}
 8011e6e:	bf00      	nop
 8011e70:	e000edf0 	.word	0xe000edf0

08011e74 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b08a      	sub	sp, #40	@ 0x28
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	4603      	mov	r3, r0
 8011e7c:	6039      	str	r1, [r7, #0]
 8011e7e:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	3308      	adds	r3, #8
 8011e84:	623b      	str	r3, [r7, #32]
 8011e86:	6a3b      	ldr	r3, [r7, #32]
 8011e88:	889b      	ldrh	r3, [r3, #4]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d031      	beq.n	8011ef2 <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 8011e8e:	683b      	ldr	r3, [r7, #0]
 8011e90:	3308      	adds	r3, #8
 8011e92:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8011e94:	69fb      	ldr	r3, [r7, #28]
 8011e96:	8899      	ldrh	r1, [r3, #4]
 8011e98:	69fb      	ldr	r3, [r7, #28]
 8011e9a:	891b      	ldrh	r3, [r3, #8]
 8011e9c:	b29a      	uxth	r2, r3
 8011e9e:	69fb      	ldr	r3, [r7, #28]
 8011ea0:	895b      	ldrh	r3, [r3, #10]
 8011ea2:	b29b      	uxth	r3, r3
 8011ea4:	8379      	strh	r1, [r7, #26]
 8011ea6:	833a      	strh	r2, [r7, #24]
 8011ea8:	82fb      	strh	r3, [r7, #22]
 8011eaa:	8b7b      	ldrh	r3, [r7, #26]
 8011eac:	82bb      	strh	r3, [r7, #20]
 8011eae:	8b3b      	ldrh	r3, [r7, #24]
 8011eb0:	827b      	strh	r3, [r7, #18]
 8011eb2:	8afb      	ldrh	r3, [r7, #22]
 8011eb4:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 8011eb6:	8a7a      	ldrh	r2, [r7, #18]
 8011eb8:	8a3b      	ldrh	r3, [r7, #16]
 8011eba:	429a      	cmp	r2, r3
 8011ebc:	d304      	bcc.n	8011ec8 <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8011ebe:	8a7a      	ldrh	r2, [r7, #18]
 8011ec0:	8a3b      	ldrh	r3, [r7, #16]
 8011ec2:	1ad3      	subs	r3, r2, r3
 8011ec4:	b29b      	uxth	r3, r3
 8011ec6:	e008      	b.n	8011eda <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011ec8:	8abb      	ldrh	r3, [r7, #20]
 8011eca:	005b      	lsls	r3, r3, #1
 8011ecc:	b29a      	uxth	r2, r3
 8011ece:	8a79      	ldrh	r1, [r7, #18]
 8011ed0:	8a3b      	ldrh	r3, [r7, #16]
 8011ed2:	1acb      	subs	r3, r1, r3
 8011ed4:	b29b      	uxth	r3, r3
 8011ed6:	4413      	add	r3, r2
 8011ed8:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8011eda:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8011edc:	8b7a      	ldrh	r2, [r7, #26]
 8011ede:	89fb      	ldrh	r3, [r7, #14]
 8011ee0:	429a      	cmp	r2, r3
 8011ee2:	d904      	bls.n	8011eee <tu_edpt_stream_write_available+0x7a>
 8011ee4:	8b7a      	ldrh	r2, [r7, #26]
 8011ee6:	89fb      	ldrh	r3, [r7, #14]
 8011ee8:	1ad3      	subs	r3, r2, r3
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	e01d      	b.n	8011f2a <tu_edpt_stream_write_available+0xb6>
 8011eee:	2300      	movs	r3, #0
 8011ef0:	e01b      	b.n	8011f2a <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 8011ef2:	2301      	movs	r3, #1
 8011ef4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 8011ef8:	683b      	ldr	r3, [r7, #0]
 8011efa:	781b      	ldrb	r3, [r3, #0]
 8011efc:	f003 0301 	and.w	r3, r3, #1
 8011f00:	b2db      	uxtb	r3, r3
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	d109      	bne.n	8011f1a <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 8011f06:	683b      	ldr	r3, [r7, #0]
 8011f08:	785a      	ldrb	r2, [r3, #1]
 8011f0a:	79fb      	ldrb	r3, [r7, #7]
 8011f0c:	4611      	mov	r1, r2
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f7fc ff68 	bl	800ede4 <usbd_edpt_busy>
 8011f14:	4603      	mov	r3, r0
 8011f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 8011f1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d001      	beq.n	8011f26 <tu_edpt_stream_write_available+0xb2>
 8011f22:	2300      	movs	r3, #0
 8011f24:	e001      	b.n	8011f2a <tu_edpt_stream_write_available+0xb6>
 8011f26:	683b      	ldr	r3, [r7, #0]
 8011f28:	885b      	ldrh	r3, [r3, #2]
  }
}
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	3728      	adds	r7, #40	@ 0x28
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}
	...

08011f34 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8011f34:	b590      	push	{r4, r7, lr}
 8011f36:	b09f      	sub	sp, #124	@ 0x7c
 8011f38:	af02      	add	r7, sp, #8
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	6039      	str	r1, [r7, #0]
 8011f3e:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 8011f40:	683b      	ldr	r3, [r7, #0]
 8011f42:	3308      	adds	r3, #8
 8011f44:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 8011f46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011f48:	889b      	ldrh	r3, [r3, #4]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d16f      	bne.n	801202e <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 8011f4e:	683b      	ldr	r3, [r7, #0]
 8011f50:	685b      	ldr	r3, [r3, #4]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d101      	bne.n	8011f5a <tu_edpt_stream_read_xfer+0x26>
 8011f56:	2300      	movs	r3, #0
 8011f58:	e181      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
 8011f5a:	79fb      	ldrb	r3, [r7, #7]
 8011f5c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8011f60:	683b      	ldr	r3, [r7, #0]
 8011f62:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 8011f64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f66:	781b      	ldrb	r3, [r3, #0]
 8011f68:	f003 0301 	and.w	r3, r3, #1
 8011f6c:	b2db      	uxtb	r3, r3
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d109      	bne.n	8011f86 <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011f72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f74:	785a      	ldrb	r2, [r3, #1]
 8011f76:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8011f7a:	4611      	mov	r1, r2
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	f7fc fded 	bl	800eb5c <usbd_edpt_claim>
 8011f82:	4603      	mov	r3, r0
 8011f84:	e000      	b.n	8011f88 <tu_edpt_stream_read_xfer+0x54>
  return false;
 8011f86:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 8011f88:	f083 0301 	eor.w	r3, r3, #1
 8011f8c:	b2db      	uxtb	r3, r3
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d001      	beq.n	8011f96 <tu_edpt_stream_read_xfer+0x62>
 8011f92:	2300      	movs	r3, #0
 8011f94:	e163      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 8011f96:	683b      	ldr	r3, [r7, #0]
 8011f98:	885a      	ldrh	r2, [r3, #2]
 8011f9a:	79fb      	ldrb	r3, [r7, #7]
 8011f9c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8011fa0:	683b      	ldr	r3, [r7, #0]
 8011fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011fa4:	4613      	mov	r3, r2
 8011fa6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 8011faa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fac:	781b      	ldrb	r3, [r3, #0]
 8011fae:	f003 0301 	and.w	r3, r3, #1
 8011fb2:	b2db      	uxtb	r3, r3
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d126      	bne.n	8012006 <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 8011fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fba:	685b      	ldr	r3, [r3, #4]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d10e      	bne.n	8011fde <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fc2:	7859      	ldrb	r1, [r3, #1]
 8011fc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fc6:	f103 0208 	add.w	r2, r3, #8
 8011fca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8011fce:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8011fd2:	2400      	movs	r4, #0
 8011fd4:	9400      	str	r4, [sp, #0]
 8011fd6:	f7fc fe8b 	bl	800ecf0 <usbd_edpt_xfer_fifo>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	e014      	b.n	8012008 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011fde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fe0:	7859      	ldrb	r1, [r3, #1]
 8011fe2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d002      	beq.n	8011ff0 <tu_edpt_stream_read_xfer+0xbc>
 8011fea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011fec:	685a      	ldr	r2, [r3, #4]
 8011fee:	e000      	b.n	8011ff2 <tu_edpt_stream_read_xfer+0xbe>
 8011ff0:	2200      	movs	r2, #0
 8011ff2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8011ff6:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8011ffa:	2400      	movs	r4, #0
 8011ffc:	9400      	str	r4, [sp, #0]
 8011ffe:	f7fc fdfd 	bl	800ebfc <usbd_edpt_xfer>
 8012002:	4603      	mov	r3, r0
 8012004:	e000      	b.n	8012008 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 8012006:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 8012008:	f083 0301 	eor.w	r3, r3, #1
 801200c:	b2db      	uxtb	r3, r3
 801200e:	2b00      	cmp	r3, #0
 8012010:	d00a      	beq.n	8012028 <tu_edpt_stream_read_xfer+0xf4>
 8012012:	4b95      	ldr	r3, [pc, #596]	@ (8012268 <tu_edpt_stream_read_xfer+0x334>)
 8012014:	663b      	str	r3, [r7, #96]	@ 0x60
 8012016:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	f003 0301 	and.w	r3, r3, #1
 801201e:	2b00      	cmp	r3, #0
 8012020:	d000      	beq.n	8012024 <tu_edpt_stream_read_xfer+0xf0>
 8012022:	be00      	bkpt	0x0000
 8012024:	2300      	movs	r3, #0
 8012026:	e11a      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	885b      	ldrh	r3, [r3, #2]
 801202c:	e117      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 801202e:	683b      	ldr	r3, [r7, #0]
 8012030:	781b      	ldrb	r3, [r3, #0]
 8012032:	f003 0302 	and.w	r3, r3, #2
 8012036:	b2db      	uxtb	r3, r3
 8012038:	2b00      	cmp	r3, #0
 801203a:	d002      	beq.n	8012042 <tu_edpt_stream_read_xfer+0x10e>
 801203c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012040:	e000      	b.n	8012044 <tu_edpt_stream_read_xfer+0x110>
 8012042:	2340      	movs	r3, #64	@ 0x40
 8012044:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 8012048:	683b      	ldr	r3, [r7, #0]
 801204a:	3308      	adds	r3, #8
 801204c:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 801204e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012050:	8899      	ldrh	r1, [r3, #4]
 8012052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012054:	891b      	ldrh	r3, [r3, #8]
 8012056:	b29a      	uxth	r2, r3
 8012058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801205a:	895b      	ldrh	r3, [r3, #10]
 801205c:	b29b      	uxth	r3, r3
 801205e:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 8012062:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 8012066:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8012068:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801206c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 801206e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8012072:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8012074:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8012076:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 8012078:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 801207a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801207c:	429a      	cmp	r2, r3
 801207e:	d304      	bcc.n	801208a <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 8012080:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8012082:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012084:	1ad3      	subs	r3, r2, r3
 8012086:	b29b      	uxth	r3, r3
 8012088:	e008      	b.n	801209c <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 801208a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801208c:	005b      	lsls	r3, r3, #1
 801208e:	b29a      	uxth	r2, r3
 8012090:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 8012092:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8012094:	1acb      	subs	r3, r1, r3
 8012096:	b29b      	uxth	r3, r3
 8012098:	4413      	add	r3, r2
 801209a:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801209c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 801209e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80120a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80120a4:	429a      	cmp	r2, r3
 80120a6:	d905      	bls.n	80120b4 <tu_edpt_stream_read_xfer+0x180>
 80120a8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80120ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80120ae:	1ad3      	subs	r3, r2, r3
 80120b0:	b29b      	uxth	r3, r3
 80120b2:	e000      	b.n	80120b6 <tu_edpt_stream_read_xfer+0x182>
 80120b4:	2300      	movs	r3, #0
 80120b6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 80120ba:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80120be:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80120c2:	429a      	cmp	r2, r3
 80120c4:	d201      	bcs.n	80120ca <tu_edpt_stream_read_xfer+0x196>
 80120c6:	2300      	movs	r3, #0
 80120c8:	e0c9      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
 80120ca:	79fb      	ldrb	r3, [r7, #7]
 80120cc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 80120d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120d6:	781b      	ldrb	r3, [r3, #0]
 80120d8:	f003 0301 	and.w	r3, r3, #1
 80120dc:	b2db      	uxtb	r3, r3
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d109      	bne.n	80120f6 <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 80120e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120e4:	785a      	ldrb	r2, [r3, #1]
 80120e6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80120ea:	4611      	mov	r1, r2
 80120ec:	4618      	mov	r0, r3
 80120ee:	f7fc fd35 	bl	800eb5c <usbd_edpt_claim>
 80120f2:	4603      	mov	r3, r0
 80120f4:	e000      	b.n	80120f8 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 80120f6:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 80120f8:	f083 0301 	eor.w	r3, r3, #1
 80120fc:	b2db      	uxtb	r3, r3
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d001      	beq.n	8012106 <tu_edpt_stream_read_xfer+0x1d2>
 8012102:	2300      	movs	r3, #0
 8012104:	e0ab      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	3308      	adds	r3, #8
 801210a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 801210c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801210e:	8899      	ldrh	r1, [r3, #4]
 8012110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012112:	891b      	ldrh	r3, [r3, #8]
 8012114:	b29a      	uxth	r2, r3
 8012116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012118:	895b      	ldrh	r3, [r3, #10]
 801211a:	b29b      	uxth	r3, r3
 801211c:	8579      	strh	r1, [r7, #42]	@ 0x2a
 801211e:	853a      	strh	r2, [r7, #40]	@ 0x28
 8012120:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012122:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8012124:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8012126:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8012128:	847b      	strh	r3, [r7, #34]	@ 0x22
 801212a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801212c:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 801212e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012130:	8c3b      	ldrh	r3, [r7, #32]
 8012132:	429a      	cmp	r2, r3
 8012134:	d304      	bcc.n	8012140 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 8012136:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012138:	8c3b      	ldrh	r3, [r7, #32]
 801213a:	1ad3      	subs	r3, r2, r3
 801213c:	b29b      	uxth	r3, r3
 801213e:	e008      	b.n	8012152 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8012140:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012142:	005b      	lsls	r3, r3, #1
 8012144:	b29a      	uxth	r2, r3
 8012146:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8012148:	8c3b      	ldrh	r3, [r7, #32]
 801214a:	1acb      	subs	r3, r1, r3
 801214c:	b29b      	uxth	r3, r3
 801214e:	4413      	add	r3, r2
 8012150:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8012152:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8012154:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8012156:	8bfb      	ldrh	r3, [r7, #30]
 8012158:	429a      	cmp	r2, r3
 801215a:	d904      	bls.n	8012166 <tu_edpt_stream_read_xfer+0x232>
 801215c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 801215e:	8bfb      	ldrh	r3, [r7, #30]
 8012160:	1ad3      	subs	r3, r2, r3
 8012162:	b29b      	uxth	r3, r3
 8012164:	e000      	b.n	8012168 <tu_edpt_stream_read_xfer+0x234>
 8012166:	2300      	movs	r3, #0
 8012168:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 801216c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8012170:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8012174:	429a      	cmp	r2, r3
 8012176:	d35d      	bcc.n	8012234 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 8012178:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801217c:	425b      	negs	r3, r3
 801217e:	b29b      	uxth	r3, r3
 8012180:	b21a      	sxth	r2, r3
 8012182:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 8012186:	4013      	ands	r3, r2
 8012188:	b21b      	sxth	r3, r3
 801218a:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	885a      	ldrh	r2, [r3, #2]
 8012192:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8012196:	82bb      	strh	r3, [r7, #20]
 8012198:	4613      	mov	r3, r2
 801219a:	827b      	strh	r3, [r7, #18]
 801219c:	8aba      	ldrh	r2, [r7, #20]
 801219e:	8a7b      	ldrh	r3, [r7, #18]
 80121a0:	4293      	cmp	r3, r2
 80121a2:	bf28      	it	cs
 80121a4:	4613      	movcs	r3, r2
 80121a6:	b29b      	uxth	r3, r3
 80121a8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80121ac:	79fb      	ldrb	r3, [r7, #7]
 80121ae:	777b      	strb	r3, [r7, #29]
 80121b0:	683b      	ldr	r3, [r7, #0]
 80121b2:	61bb      	str	r3, [r7, #24]
 80121b4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80121b8:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 80121ba:	69bb      	ldr	r3, [r7, #24]
 80121bc:	781b      	ldrb	r3, [r3, #0]
 80121be:	f003 0301 	and.w	r3, r3, #1
 80121c2:	b2db      	uxtb	r3, r3
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d121      	bne.n	801220c <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 80121c8:	69bb      	ldr	r3, [r7, #24]
 80121ca:	685b      	ldr	r3, [r3, #4]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d10c      	bne.n	80121ea <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80121d0:	69bb      	ldr	r3, [r7, #24]
 80121d2:	7859      	ldrb	r1, [r3, #1]
 80121d4:	69bb      	ldr	r3, [r7, #24]
 80121d6:	f103 0208 	add.w	r2, r3, #8
 80121da:	8afb      	ldrh	r3, [r7, #22]
 80121dc:	7f78      	ldrb	r0, [r7, #29]
 80121de:	2400      	movs	r4, #0
 80121e0:	9400      	str	r4, [sp, #0]
 80121e2:	f7fc fd85 	bl	800ecf0 <usbd_edpt_xfer_fifo>
 80121e6:	4603      	mov	r3, r0
 80121e8:	e011      	b.n	801220e <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80121ea:	69bb      	ldr	r3, [r7, #24]
 80121ec:	7859      	ldrb	r1, [r3, #1]
 80121ee:	8afb      	ldrh	r3, [r7, #22]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d002      	beq.n	80121fa <tu_edpt_stream_read_xfer+0x2c6>
 80121f4:	69bb      	ldr	r3, [r7, #24]
 80121f6:	685a      	ldr	r2, [r3, #4]
 80121f8:	e000      	b.n	80121fc <tu_edpt_stream_read_xfer+0x2c8>
 80121fa:	2200      	movs	r2, #0
 80121fc:	8afb      	ldrh	r3, [r7, #22]
 80121fe:	7f78      	ldrb	r0, [r7, #29]
 8012200:	2400      	movs	r4, #0
 8012202:	9400      	str	r4, [sp, #0]
 8012204:	f7fc fcfa 	bl	800ebfc <usbd_edpt_xfer>
 8012208:	4603      	mov	r3, r0
 801220a:	e000      	b.n	801220e <tu_edpt_stream_read_xfer+0x2da>
  return false;
 801220c:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 801220e:	f083 0301 	eor.w	r3, r3, #1
 8012212:	b2db      	uxtb	r3, r3
 8012214:	2b00      	cmp	r3, #0
 8012216:	d00a      	beq.n	801222e <tu_edpt_stream_read_xfer+0x2fa>
 8012218:	4b13      	ldr	r3, [pc, #76]	@ (8012268 <tu_edpt_stream_read_xfer+0x334>)
 801221a:	667b      	str	r3, [r7, #100]	@ 0x64
 801221c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	f003 0301 	and.w	r3, r3, #1
 8012224:	2b00      	cmp	r3, #0
 8012226:	d000      	beq.n	801222a <tu_edpt_stream_read_xfer+0x2f6>
 8012228:	be00      	bkpt	0x0000
 801222a:	2300      	movs	r3, #0
 801222c:	e017      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
      return count;
 801222e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8012232:	e014      	b.n	801225e <tu_edpt_stream_read_xfer+0x32a>
 8012234:	79fb      	ldrb	r3, [r7, #7]
 8012236:	747b      	strb	r3, [r7, #17]
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	781b      	ldrb	r3, [r3, #0]
 8012240:	f003 0301 	and.w	r3, r3, #1
 8012244:	b2db      	uxtb	r3, r3
 8012246:	2b00      	cmp	r3, #0
 8012248:	d107      	bne.n	801225a <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	785a      	ldrb	r2, [r3, #1]
 801224e:	7c7b      	ldrb	r3, [r7, #17]
 8012250:	4611      	mov	r1, r2
 8012252:	4618      	mov	r0, r3
 8012254:	f7fc fcaa 	bl	800ebac <usbd_edpt_release>
 8012258:	e000      	b.n	801225c <tu_edpt_stream_read_xfer+0x328>
  return false;
 801225a:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 801225c:	2300      	movs	r3, #0
    }
  }
}
 801225e:	4618      	mov	r0, r3
 8012260:	3774      	adds	r7, #116	@ 0x74
 8012262:	46bd      	mov	sp, r7
 8012264:	bd90      	pop	{r4, r7, pc}
 8012266:	bf00      	nop
 8012268:	e000edf0 	.word	0xe000edf0

0801226c <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 801226c:	b580      	push	{r7, lr}
 801226e:	b088      	sub	sp, #32
 8012270:	af00      	add	r7, sp, #0
 8012272:	60b9      	str	r1, [r7, #8]
 8012274:	607a      	str	r2, [r7, #4]
 8012276:	603b      	str	r3, [r7, #0]
 8012278:	4603      	mov	r3, r0
 801227a:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 801227c:	68bb      	ldr	r3, [r7, #8]
 801227e:	3308      	adds	r3, #8
 8012280:	683a      	ldr	r2, [r7, #0]
 8012282:	b292      	uxth	r2, r2
 8012284:	61bb      	str	r3, [r7, #24]
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	617b      	str	r3, [r7, #20]
 801228a:	4613      	mov	r3, r2
 801228c:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 801228e:	8a7a      	ldrh	r2, [r7, #18]
 8012290:	2300      	movs	r3, #0
 8012292:	6979      	ldr	r1, [r7, #20]
 8012294:	69b8      	ldr	r0, [r7, #24]
 8012296:	f7fa fc7f 	bl	800cb98 <tu_fifo_read_n_access_mode>
 801229a:	4603      	mov	r3, r0
 801229c:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 801229e:	7bfb      	ldrb	r3, [r7, #15]
 80122a0:	68b9      	ldr	r1, [r7, #8]
 80122a2:	4618      	mov	r0, r3
 80122a4:	f7ff fe46 	bl	8011f34 <tu_edpt_stream_read_xfer>
  return num_read;
 80122a8:	69fb      	ldr	r3, [r7, #28]
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	3720      	adds	r7, #32
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
	...

080122b4 <std>:
 80122b4:	2300      	movs	r3, #0
 80122b6:	b510      	push	{r4, lr}
 80122b8:	4604      	mov	r4, r0
 80122ba:	e9c0 3300 	strd	r3, r3, [r0]
 80122be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80122c2:	6083      	str	r3, [r0, #8]
 80122c4:	8181      	strh	r1, [r0, #12]
 80122c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80122c8:	81c2      	strh	r2, [r0, #14]
 80122ca:	6183      	str	r3, [r0, #24]
 80122cc:	4619      	mov	r1, r3
 80122ce:	2208      	movs	r2, #8
 80122d0:	305c      	adds	r0, #92	@ 0x5c
 80122d2:	f000 fa13 	bl	80126fc <memset>
 80122d6:	4b0d      	ldr	r3, [pc, #52]	@ (801230c <std+0x58>)
 80122d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80122da:	4b0d      	ldr	r3, [pc, #52]	@ (8012310 <std+0x5c>)
 80122dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80122de:	4b0d      	ldr	r3, [pc, #52]	@ (8012314 <std+0x60>)
 80122e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80122e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012318 <std+0x64>)
 80122e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80122e6:	4b0d      	ldr	r3, [pc, #52]	@ (801231c <std+0x68>)
 80122e8:	6224      	str	r4, [r4, #32]
 80122ea:	429c      	cmp	r4, r3
 80122ec:	d006      	beq.n	80122fc <std+0x48>
 80122ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80122f2:	4294      	cmp	r4, r2
 80122f4:	d002      	beq.n	80122fc <std+0x48>
 80122f6:	33d0      	adds	r3, #208	@ 0xd0
 80122f8:	429c      	cmp	r4, r3
 80122fa:	d105      	bne.n	8012308 <std+0x54>
 80122fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012304:	f000 ba72 	b.w	80127ec <__retarget_lock_init_recursive>
 8012308:	bd10      	pop	{r4, pc}
 801230a:	bf00      	nop
 801230c:	08012519 	.word	0x08012519
 8012310:	0801253b 	.word	0x0801253b
 8012314:	08012573 	.word	0x08012573
 8012318:	08012597 	.word	0x08012597
 801231c:	20011fac 	.word	0x20011fac

08012320 <stdio_exit_handler>:
 8012320:	4a02      	ldr	r2, [pc, #8]	@ (801232c <stdio_exit_handler+0xc>)
 8012322:	4903      	ldr	r1, [pc, #12]	@ (8012330 <stdio_exit_handler+0x10>)
 8012324:	4803      	ldr	r0, [pc, #12]	@ (8012334 <stdio_exit_handler+0x14>)
 8012326:	f000 b869 	b.w	80123fc <_fwalk_sglue>
 801232a:	bf00      	nop
 801232c:	20000048 	.word	0x20000048
 8012330:	080130a5 	.word	0x080130a5
 8012334:	20000058 	.word	0x20000058

08012338 <cleanup_stdio>:
 8012338:	6841      	ldr	r1, [r0, #4]
 801233a:	4b0c      	ldr	r3, [pc, #48]	@ (801236c <cleanup_stdio+0x34>)
 801233c:	4299      	cmp	r1, r3
 801233e:	b510      	push	{r4, lr}
 8012340:	4604      	mov	r4, r0
 8012342:	d001      	beq.n	8012348 <cleanup_stdio+0x10>
 8012344:	f000 feae 	bl	80130a4 <_fflush_r>
 8012348:	68a1      	ldr	r1, [r4, #8]
 801234a:	4b09      	ldr	r3, [pc, #36]	@ (8012370 <cleanup_stdio+0x38>)
 801234c:	4299      	cmp	r1, r3
 801234e:	d002      	beq.n	8012356 <cleanup_stdio+0x1e>
 8012350:	4620      	mov	r0, r4
 8012352:	f000 fea7 	bl	80130a4 <_fflush_r>
 8012356:	68e1      	ldr	r1, [r4, #12]
 8012358:	4b06      	ldr	r3, [pc, #24]	@ (8012374 <cleanup_stdio+0x3c>)
 801235a:	4299      	cmp	r1, r3
 801235c:	d004      	beq.n	8012368 <cleanup_stdio+0x30>
 801235e:	4620      	mov	r0, r4
 8012360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012364:	f000 be9e 	b.w	80130a4 <_fflush_r>
 8012368:	bd10      	pop	{r4, pc}
 801236a:	bf00      	nop
 801236c:	20011fac 	.word	0x20011fac
 8012370:	20012014 	.word	0x20012014
 8012374:	2001207c 	.word	0x2001207c

08012378 <global_stdio_init.part.0>:
 8012378:	b510      	push	{r4, lr}
 801237a:	4b0b      	ldr	r3, [pc, #44]	@ (80123a8 <global_stdio_init.part.0+0x30>)
 801237c:	4c0b      	ldr	r4, [pc, #44]	@ (80123ac <global_stdio_init.part.0+0x34>)
 801237e:	4a0c      	ldr	r2, [pc, #48]	@ (80123b0 <global_stdio_init.part.0+0x38>)
 8012380:	601a      	str	r2, [r3, #0]
 8012382:	4620      	mov	r0, r4
 8012384:	2200      	movs	r2, #0
 8012386:	2104      	movs	r1, #4
 8012388:	f7ff ff94 	bl	80122b4 <std>
 801238c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012390:	2201      	movs	r2, #1
 8012392:	2109      	movs	r1, #9
 8012394:	f7ff ff8e 	bl	80122b4 <std>
 8012398:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801239c:	2202      	movs	r2, #2
 801239e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123a2:	2112      	movs	r1, #18
 80123a4:	f7ff bf86 	b.w	80122b4 <std>
 80123a8:	200120e4 	.word	0x200120e4
 80123ac:	20011fac 	.word	0x20011fac
 80123b0:	08012321 	.word	0x08012321

080123b4 <__sfp_lock_acquire>:
 80123b4:	4801      	ldr	r0, [pc, #4]	@ (80123bc <__sfp_lock_acquire+0x8>)
 80123b6:	f000 ba1a 	b.w	80127ee <__retarget_lock_acquire_recursive>
 80123ba:	bf00      	nop
 80123bc:	200120ed 	.word	0x200120ed

080123c0 <__sfp_lock_release>:
 80123c0:	4801      	ldr	r0, [pc, #4]	@ (80123c8 <__sfp_lock_release+0x8>)
 80123c2:	f000 ba15 	b.w	80127f0 <__retarget_lock_release_recursive>
 80123c6:	bf00      	nop
 80123c8:	200120ed 	.word	0x200120ed

080123cc <__sinit>:
 80123cc:	b510      	push	{r4, lr}
 80123ce:	4604      	mov	r4, r0
 80123d0:	f7ff fff0 	bl	80123b4 <__sfp_lock_acquire>
 80123d4:	6a23      	ldr	r3, [r4, #32]
 80123d6:	b11b      	cbz	r3, 80123e0 <__sinit+0x14>
 80123d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123dc:	f7ff bff0 	b.w	80123c0 <__sfp_lock_release>
 80123e0:	4b04      	ldr	r3, [pc, #16]	@ (80123f4 <__sinit+0x28>)
 80123e2:	6223      	str	r3, [r4, #32]
 80123e4:	4b04      	ldr	r3, [pc, #16]	@ (80123f8 <__sinit+0x2c>)
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d1f5      	bne.n	80123d8 <__sinit+0xc>
 80123ec:	f7ff ffc4 	bl	8012378 <global_stdio_init.part.0>
 80123f0:	e7f2      	b.n	80123d8 <__sinit+0xc>
 80123f2:	bf00      	nop
 80123f4:	08012339 	.word	0x08012339
 80123f8:	200120e4 	.word	0x200120e4

080123fc <_fwalk_sglue>:
 80123fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012400:	4607      	mov	r7, r0
 8012402:	4688      	mov	r8, r1
 8012404:	4614      	mov	r4, r2
 8012406:	2600      	movs	r6, #0
 8012408:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801240c:	f1b9 0901 	subs.w	r9, r9, #1
 8012410:	d505      	bpl.n	801241e <_fwalk_sglue+0x22>
 8012412:	6824      	ldr	r4, [r4, #0]
 8012414:	2c00      	cmp	r4, #0
 8012416:	d1f7      	bne.n	8012408 <_fwalk_sglue+0xc>
 8012418:	4630      	mov	r0, r6
 801241a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801241e:	89ab      	ldrh	r3, [r5, #12]
 8012420:	2b01      	cmp	r3, #1
 8012422:	d907      	bls.n	8012434 <_fwalk_sglue+0x38>
 8012424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012428:	3301      	adds	r3, #1
 801242a:	d003      	beq.n	8012434 <_fwalk_sglue+0x38>
 801242c:	4629      	mov	r1, r5
 801242e:	4638      	mov	r0, r7
 8012430:	47c0      	blx	r8
 8012432:	4306      	orrs	r6, r0
 8012434:	3568      	adds	r5, #104	@ 0x68
 8012436:	e7e9      	b.n	801240c <_fwalk_sglue+0x10>

08012438 <iprintf>:
 8012438:	b40f      	push	{r0, r1, r2, r3}
 801243a:	b507      	push	{r0, r1, r2, lr}
 801243c:	4906      	ldr	r1, [pc, #24]	@ (8012458 <iprintf+0x20>)
 801243e:	ab04      	add	r3, sp, #16
 8012440:	6808      	ldr	r0, [r1, #0]
 8012442:	f853 2b04 	ldr.w	r2, [r3], #4
 8012446:	6881      	ldr	r1, [r0, #8]
 8012448:	9301      	str	r3, [sp, #4]
 801244a:	f000 fb03 	bl	8012a54 <_vfiprintf_r>
 801244e:	b003      	add	sp, #12
 8012450:	f85d eb04 	ldr.w	lr, [sp], #4
 8012454:	b004      	add	sp, #16
 8012456:	4770      	bx	lr
 8012458:	20000054 	.word	0x20000054

0801245c <_puts_r>:
 801245c:	6a03      	ldr	r3, [r0, #32]
 801245e:	b570      	push	{r4, r5, r6, lr}
 8012460:	6884      	ldr	r4, [r0, #8]
 8012462:	4605      	mov	r5, r0
 8012464:	460e      	mov	r6, r1
 8012466:	b90b      	cbnz	r3, 801246c <_puts_r+0x10>
 8012468:	f7ff ffb0 	bl	80123cc <__sinit>
 801246c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801246e:	07db      	lsls	r3, r3, #31
 8012470:	d405      	bmi.n	801247e <_puts_r+0x22>
 8012472:	89a3      	ldrh	r3, [r4, #12]
 8012474:	0598      	lsls	r0, r3, #22
 8012476:	d402      	bmi.n	801247e <_puts_r+0x22>
 8012478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801247a:	f000 f9b8 	bl	80127ee <__retarget_lock_acquire_recursive>
 801247e:	89a3      	ldrh	r3, [r4, #12]
 8012480:	0719      	lsls	r1, r3, #28
 8012482:	d502      	bpl.n	801248a <_puts_r+0x2e>
 8012484:	6923      	ldr	r3, [r4, #16]
 8012486:	2b00      	cmp	r3, #0
 8012488:	d135      	bne.n	80124f6 <_puts_r+0x9a>
 801248a:	4621      	mov	r1, r4
 801248c:	4628      	mov	r0, r5
 801248e:	f000 f8c5 	bl	801261c <__swsetup_r>
 8012492:	b380      	cbz	r0, 80124f6 <_puts_r+0x9a>
 8012494:	f04f 35ff 	mov.w	r5, #4294967295
 8012498:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801249a:	07da      	lsls	r2, r3, #31
 801249c:	d405      	bmi.n	80124aa <_puts_r+0x4e>
 801249e:	89a3      	ldrh	r3, [r4, #12]
 80124a0:	059b      	lsls	r3, r3, #22
 80124a2:	d402      	bmi.n	80124aa <_puts_r+0x4e>
 80124a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80124a6:	f000 f9a3 	bl	80127f0 <__retarget_lock_release_recursive>
 80124aa:	4628      	mov	r0, r5
 80124ac:	bd70      	pop	{r4, r5, r6, pc}
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	da04      	bge.n	80124bc <_puts_r+0x60>
 80124b2:	69a2      	ldr	r2, [r4, #24]
 80124b4:	429a      	cmp	r2, r3
 80124b6:	dc17      	bgt.n	80124e8 <_puts_r+0x8c>
 80124b8:	290a      	cmp	r1, #10
 80124ba:	d015      	beq.n	80124e8 <_puts_r+0x8c>
 80124bc:	6823      	ldr	r3, [r4, #0]
 80124be:	1c5a      	adds	r2, r3, #1
 80124c0:	6022      	str	r2, [r4, #0]
 80124c2:	7019      	strb	r1, [r3, #0]
 80124c4:	68a3      	ldr	r3, [r4, #8]
 80124c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80124ca:	3b01      	subs	r3, #1
 80124cc:	60a3      	str	r3, [r4, #8]
 80124ce:	2900      	cmp	r1, #0
 80124d0:	d1ed      	bne.n	80124ae <_puts_r+0x52>
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	da11      	bge.n	80124fa <_puts_r+0x9e>
 80124d6:	4622      	mov	r2, r4
 80124d8:	210a      	movs	r1, #10
 80124da:	4628      	mov	r0, r5
 80124dc:	f000 f85f 	bl	801259e <__swbuf_r>
 80124e0:	3001      	adds	r0, #1
 80124e2:	d0d7      	beq.n	8012494 <_puts_r+0x38>
 80124e4:	250a      	movs	r5, #10
 80124e6:	e7d7      	b.n	8012498 <_puts_r+0x3c>
 80124e8:	4622      	mov	r2, r4
 80124ea:	4628      	mov	r0, r5
 80124ec:	f000 f857 	bl	801259e <__swbuf_r>
 80124f0:	3001      	adds	r0, #1
 80124f2:	d1e7      	bne.n	80124c4 <_puts_r+0x68>
 80124f4:	e7ce      	b.n	8012494 <_puts_r+0x38>
 80124f6:	3e01      	subs	r6, #1
 80124f8:	e7e4      	b.n	80124c4 <_puts_r+0x68>
 80124fa:	6823      	ldr	r3, [r4, #0]
 80124fc:	1c5a      	adds	r2, r3, #1
 80124fe:	6022      	str	r2, [r4, #0]
 8012500:	220a      	movs	r2, #10
 8012502:	701a      	strb	r2, [r3, #0]
 8012504:	e7ee      	b.n	80124e4 <_puts_r+0x88>
	...

08012508 <puts>:
 8012508:	4b02      	ldr	r3, [pc, #8]	@ (8012514 <puts+0xc>)
 801250a:	4601      	mov	r1, r0
 801250c:	6818      	ldr	r0, [r3, #0]
 801250e:	f7ff bfa5 	b.w	801245c <_puts_r>
 8012512:	bf00      	nop
 8012514:	20000054 	.word	0x20000054

08012518 <__sread>:
 8012518:	b510      	push	{r4, lr}
 801251a:	460c      	mov	r4, r1
 801251c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012520:	f000 f916 	bl	8012750 <_read_r>
 8012524:	2800      	cmp	r0, #0
 8012526:	bfab      	itete	ge
 8012528:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801252a:	89a3      	ldrhlt	r3, [r4, #12]
 801252c:	181b      	addge	r3, r3, r0
 801252e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012532:	bfac      	ite	ge
 8012534:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012536:	81a3      	strhlt	r3, [r4, #12]
 8012538:	bd10      	pop	{r4, pc}

0801253a <__swrite>:
 801253a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801253e:	461f      	mov	r7, r3
 8012540:	898b      	ldrh	r3, [r1, #12]
 8012542:	05db      	lsls	r3, r3, #23
 8012544:	4605      	mov	r5, r0
 8012546:	460c      	mov	r4, r1
 8012548:	4616      	mov	r6, r2
 801254a:	d505      	bpl.n	8012558 <__swrite+0x1e>
 801254c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012550:	2302      	movs	r3, #2
 8012552:	2200      	movs	r2, #0
 8012554:	f000 f8ea 	bl	801272c <_lseek_r>
 8012558:	89a3      	ldrh	r3, [r4, #12]
 801255a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801255e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012562:	81a3      	strh	r3, [r4, #12]
 8012564:	4632      	mov	r2, r6
 8012566:	463b      	mov	r3, r7
 8012568:	4628      	mov	r0, r5
 801256a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801256e:	f000 b901 	b.w	8012774 <_write_r>

08012572 <__sseek>:
 8012572:	b510      	push	{r4, lr}
 8012574:	460c      	mov	r4, r1
 8012576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801257a:	f000 f8d7 	bl	801272c <_lseek_r>
 801257e:	1c43      	adds	r3, r0, #1
 8012580:	89a3      	ldrh	r3, [r4, #12]
 8012582:	bf15      	itete	ne
 8012584:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012586:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801258a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801258e:	81a3      	strheq	r3, [r4, #12]
 8012590:	bf18      	it	ne
 8012592:	81a3      	strhne	r3, [r4, #12]
 8012594:	bd10      	pop	{r4, pc}

08012596 <__sclose>:
 8012596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801259a:	f000 b8b7 	b.w	801270c <_close_r>

0801259e <__swbuf_r>:
 801259e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125a0:	460e      	mov	r6, r1
 80125a2:	4614      	mov	r4, r2
 80125a4:	4605      	mov	r5, r0
 80125a6:	b118      	cbz	r0, 80125b0 <__swbuf_r+0x12>
 80125a8:	6a03      	ldr	r3, [r0, #32]
 80125aa:	b90b      	cbnz	r3, 80125b0 <__swbuf_r+0x12>
 80125ac:	f7ff ff0e 	bl	80123cc <__sinit>
 80125b0:	69a3      	ldr	r3, [r4, #24]
 80125b2:	60a3      	str	r3, [r4, #8]
 80125b4:	89a3      	ldrh	r3, [r4, #12]
 80125b6:	071a      	lsls	r2, r3, #28
 80125b8:	d501      	bpl.n	80125be <__swbuf_r+0x20>
 80125ba:	6923      	ldr	r3, [r4, #16]
 80125bc:	b943      	cbnz	r3, 80125d0 <__swbuf_r+0x32>
 80125be:	4621      	mov	r1, r4
 80125c0:	4628      	mov	r0, r5
 80125c2:	f000 f82b 	bl	801261c <__swsetup_r>
 80125c6:	b118      	cbz	r0, 80125d0 <__swbuf_r+0x32>
 80125c8:	f04f 37ff 	mov.w	r7, #4294967295
 80125cc:	4638      	mov	r0, r7
 80125ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125d0:	6823      	ldr	r3, [r4, #0]
 80125d2:	6922      	ldr	r2, [r4, #16]
 80125d4:	1a98      	subs	r0, r3, r2
 80125d6:	6963      	ldr	r3, [r4, #20]
 80125d8:	b2f6      	uxtb	r6, r6
 80125da:	4283      	cmp	r3, r0
 80125dc:	4637      	mov	r7, r6
 80125de:	dc05      	bgt.n	80125ec <__swbuf_r+0x4e>
 80125e0:	4621      	mov	r1, r4
 80125e2:	4628      	mov	r0, r5
 80125e4:	f000 fd5e 	bl	80130a4 <_fflush_r>
 80125e8:	2800      	cmp	r0, #0
 80125ea:	d1ed      	bne.n	80125c8 <__swbuf_r+0x2a>
 80125ec:	68a3      	ldr	r3, [r4, #8]
 80125ee:	3b01      	subs	r3, #1
 80125f0:	60a3      	str	r3, [r4, #8]
 80125f2:	6823      	ldr	r3, [r4, #0]
 80125f4:	1c5a      	adds	r2, r3, #1
 80125f6:	6022      	str	r2, [r4, #0]
 80125f8:	701e      	strb	r6, [r3, #0]
 80125fa:	6962      	ldr	r2, [r4, #20]
 80125fc:	1c43      	adds	r3, r0, #1
 80125fe:	429a      	cmp	r2, r3
 8012600:	d004      	beq.n	801260c <__swbuf_r+0x6e>
 8012602:	89a3      	ldrh	r3, [r4, #12]
 8012604:	07db      	lsls	r3, r3, #31
 8012606:	d5e1      	bpl.n	80125cc <__swbuf_r+0x2e>
 8012608:	2e0a      	cmp	r6, #10
 801260a:	d1df      	bne.n	80125cc <__swbuf_r+0x2e>
 801260c:	4621      	mov	r1, r4
 801260e:	4628      	mov	r0, r5
 8012610:	f000 fd48 	bl	80130a4 <_fflush_r>
 8012614:	2800      	cmp	r0, #0
 8012616:	d0d9      	beq.n	80125cc <__swbuf_r+0x2e>
 8012618:	e7d6      	b.n	80125c8 <__swbuf_r+0x2a>
	...

0801261c <__swsetup_r>:
 801261c:	b538      	push	{r3, r4, r5, lr}
 801261e:	4b29      	ldr	r3, [pc, #164]	@ (80126c4 <__swsetup_r+0xa8>)
 8012620:	4605      	mov	r5, r0
 8012622:	6818      	ldr	r0, [r3, #0]
 8012624:	460c      	mov	r4, r1
 8012626:	b118      	cbz	r0, 8012630 <__swsetup_r+0x14>
 8012628:	6a03      	ldr	r3, [r0, #32]
 801262a:	b90b      	cbnz	r3, 8012630 <__swsetup_r+0x14>
 801262c:	f7ff fece 	bl	80123cc <__sinit>
 8012630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012634:	0719      	lsls	r1, r3, #28
 8012636:	d422      	bmi.n	801267e <__swsetup_r+0x62>
 8012638:	06da      	lsls	r2, r3, #27
 801263a:	d407      	bmi.n	801264c <__swsetup_r+0x30>
 801263c:	2209      	movs	r2, #9
 801263e:	602a      	str	r2, [r5, #0]
 8012640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012644:	81a3      	strh	r3, [r4, #12]
 8012646:	f04f 30ff 	mov.w	r0, #4294967295
 801264a:	e033      	b.n	80126b4 <__swsetup_r+0x98>
 801264c:	0758      	lsls	r0, r3, #29
 801264e:	d512      	bpl.n	8012676 <__swsetup_r+0x5a>
 8012650:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012652:	b141      	cbz	r1, 8012666 <__swsetup_r+0x4a>
 8012654:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012658:	4299      	cmp	r1, r3
 801265a:	d002      	beq.n	8012662 <__swsetup_r+0x46>
 801265c:	4628      	mov	r0, r5
 801265e:	f000 f8d7 	bl	8012810 <_free_r>
 8012662:	2300      	movs	r3, #0
 8012664:	6363      	str	r3, [r4, #52]	@ 0x34
 8012666:	89a3      	ldrh	r3, [r4, #12]
 8012668:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801266c:	81a3      	strh	r3, [r4, #12]
 801266e:	2300      	movs	r3, #0
 8012670:	6063      	str	r3, [r4, #4]
 8012672:	6923      	ldr	r3, [r4, #16]
 8012674:	6023      	str	r3, [r4, #0]
 8012676:	89a3      	ldrh	r3, [r4, #12]
 8012678:	f043 0308 	orr.w	r3, r3, #8
 801267c:	81a3      	strh	r3, [r4, #12]
 801267e:	6923      	ldr	r3, [r4, #16]
 8012680:	b94b      	cbnz	r3, 8012696 <__swsetup_r+0x7a>
 8012682:	89a3      	ldrh	r3, [r4, #12]
 8012684:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801268c:	d003      	beq.n	8012696 <__swsetup_r+0x7a>
 801268e:	4621      	mov	r1, r4
 8012690:	4628      	mov	r0, r5
 8012692:	f000 fd55 	bl	8013140 <__smakebuf_r>
 8012696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801269a:	f013 0201 	ands.w	r2, r3, #1
 801269e:	d00a      	beq.n	80126b6 <__swsetup_r+0x9a>
 80126a0:	2200      	movs	r2, #0
 80126a2:	60a2      	str	r2, [r4, #8]
 80126a4:	6962      	ldr	r2, [r4, #20]
 80126a6:	4252      	negs	r2, r2
 80126a8:	61a2      	str	r2, [r4, #24]
 80126aa:	6922      	ldr	r2, [r4, #16]
 80126ac:	b942      	cbnz	r2, 80126c0 <__swsetup_r+0xa4>
 80126ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80126b2:	d1c5      	bne.n	8012640 <__swsetup_r+0x24>
 80126b4:	bd38      	pop	{r3, r4, r5, pc}
 80126b6:	0799      	lsls	r1, r3, #30
 80126b8:	bf58      	it	pl
 80126ba:	6962      	ldrpl	r2, [r4, #20]
 80126bc:	60a2      	str	r2, [r4, #8]
 80126be:	e7f4      	b.n	80126aa <__swsetup_r+0x8e>
 80126c0:	2000      	movs	r0, #0
 80126c2:	e7f7      	b.n	80126b4 <__swsetup_r+0x98>
 80126c4:	20000054 	.word	0x20000054

080126c8 <memmove>:
 80126c8:	4288      	cmp	r0, r1
 80126ca:	b510      	push	{r4, lr}
 80126cc:	eb01 0402 	add.w	r4, r1, r2
 80126d0:	d902      	bls.n	80126d8 <memmove+0x10>
 80126d2:	4284      	cmp	r4, r0
 80126d4:	4623      	mov	r3, r4
 80126d6:	d807      	bhi.n	80126e8 <memmove+0x20>
 80126d8:	1e43      	subs	r3, r0, #1
 80126da:	42a1      	cmp	r1, r4
 80126dc:	d008      	beq.n	80126f0 <memmove+0x28>
 80126de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80126e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80126e6:	e7f8      	b.n	80126da <memmove+0x12>
 80126e8:	4402      	add	r2, r0
 80126ea:	4601      	mov	r1, r0
 80126ec:	428a      	cmp	r2, r1
 80126ee:	d100      	bne.n	80126f2 <memmove+0x2a>
 80126f0:	bd10      	pop	{r4, pc}
 80126f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80126f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80126fa:	e7f7      	b.n	80126ec <memmove+0x24>

080126fc <memset>:
 80126fc:	4402      	add	r2, r0
 80126fe:	4603      	mov	r3, r0
 8012700:	4293      	cmp	r3, r2
 8012702:	d100      	bne.n	8012706 <memset+0xa>
 8012704:	4770      	bx	lr
 8012706:	f803 1b01 	strb.w	r1, [r3], #1
 801270a:	e7f9      	b.n	8012700 <memset+0x4>

0801270c <_close_r>:
 801270c:	b538      	push	{r3, r4, r5, lr}
 801270e:	4d06      	ldr	r5, [pc, #24]	@ (8012728 <_close_r+0x1c>)
 8012710:	2300      	movs	r3, #0
 8012712:	4604      	mov	r4, r0
 8012714:	4608      	mov	r0, r1
 8012716:	602b      	str	r3, [r5, #0]
 8012718:	f7ef fcf7 	bl	800210a <_close>
 801271c:	1c43      	adds	r3, r0, #1
 801271e:	d102      	bne.n	8012726 <_close_r+0x1a>
 8012720:	682b      	ldr	r3, [r5, #0]
 8012722:	b103      	cbz	r3, 8012726 <_close_r+0x1a>
 8012724:	6023      	str	r3, [r4, #0]
 8012726:	bd38      	pop	{r3, r4, r5, pc}
 8012728:	200120e8 	.word	0x200120e8

0801272c <_lseek_r>:
 801272c:	b538      	push	{r3, r4, r5, lr}
 801272e:	4d07      	ldr	r5, [pc, #28]	@ (801274c <_lseek_r+0x20>)
 8012730:	4604      	mov	r4, r0
 8012732:	4608      	mov	r0, r1
 8012734:	4611      	mov	r1, r2
 8012736:	2200      	movs	r2, #0
 8012738:	602a      	str	r2, [r5, #0]
 801273a:	461a      	mov	r2, r3
 801273c:	f7ef fd0c 	bl	8002158 <_lseek>
 8012740:	1c43      	adds	r3, r0, #1
 8012742:	d102      	bne.n	801274a <_lseek_r+0x1e>
 8012744:	682b      	ldr	r3, [r5, #0]
 8012746:	b103      	cbz	r3, 801274a <_lseek_r+0x1e>
 8012748:	6023      	str	r3, [r4, #0]
 801274a:	bd38      	pop	{r3, r4, r5, pc}
 801274c:	200120e8 	.word	0x200120e8

08012750 <_read_r>:
 8012750:	b538      	push	{r3, r4, r5, lr}
 8012752:	4d07      	ldr	r5, [pc, #28]	@ (8012770 <_read_r+0x20>)
 8012754:	4604      	mov	r4, r0
 8012756:	4608      	mov	r0, r1
 8012758:	4611      	mov	r1, r2
 801275a:	2200      	movs	r2, #0
 801275c:	602a      	str	r2, [r5, #0]
 801275e:	461a      	mov	r2, r3
 8012760:	f7ef fcb6 	bl	80020d0 <_read>
 8012764:	1c43      	adds	r3, r0, #1
 8012766:	d102      	bne.n	801276e <_read_r+0x1e>
 8012768:	682b      	ldr	r3, [r5, #0]
 801276a:	b103      	cbz	r3, 801276e <_read_r+0x1e>
 801276c:	6023      	str	r3, [r4, #0]
 801276e:	bd38      	pop	{r3, r4, r5, pc}
 8012770:	200120e8 	.word	0x200120e8

08012774 <_write_r>:
 8012774:	b538      	push	{r3, r4, r5, lr}
 8012776:	4d07      	ldr	r5, [pc, #28]	@ (8012794 <_write_r+0x20>)
 8012778:	4604      	mov	r4, r0
 801277a:	4608      	mov	r0, r1
 801277c:	4611      	mov	r1, r2
 801277e:	2200      	movs	r2, #0
 8012780:	602a      	str	r2, [r5, #0]
 8012782:	461a      	mov	r2, r3
 8012784:	f7ed ff3c 	bl	8000600 <_write>
 8012788:	1c43      	adds	r3, r0, #1
 801278a:	d102      	bne.n	8012792 <_write_r+0x1e>
 801278c:	682b      	ldr	r3, [r5, #0]
 801278e:	b103      	cbz	r3, 8012792 <_write_r+0x1e>
 8012790:	6023      	str	r3, [r4, #0]
 8012792:	bd38      	pop	{r3, r4, r5, pc}
 8012794:	200120e8 	.word	0x200120e8

08012798 <__errno>:
 8012798:	4b01      	ldr	r3, [pc, #4]	@ (80127a0 <__errno+0x8>)
 801279a:	6818      	ldr	r0, [r3, #0]
 801279c:	4770      	bx	lr
 801279e:	bf00      	nop
 80127a0:	20000054 	.word	0x20000054

080127a4 <__libc_init_array>:
 80127a4:	b570      	push	{r4, r5, r6, lr}
 80127a6:	4d0d      	ldr	r5, [pc, #52]	@ (80127dc <__libc_init_array+0x38>)
 80127a8:	4c0d      	ldr	r4, [pc, #52]	@ (80127e0 <__libc_init_array+0x3c>)
 80127aa:	1b64      	subs	r4, r4, r5
 80127ac:	10a4      	asrs	r4, r4, #2
 80127ae:	2600      	movs	r6, #0
 80127b0:	42a6      	cmp	r6, r4
 80127b2:	d109      	bne.n	80127c8 <__libc_init_array+0x24>
 80127b4:	4d0b      	ldr	r5, [pc, #44]	@ (80127e4 <__libc_init_array+0x40>)
 80127b6:	4c0c      	ldr	r4, [pc, #48]	@ (80127e8 <__libc_init_array+0x44>)
 80127b8:	f000 fd30 	bl	801321c <_init>
 80127bc:	1b64      	subs	r4, r4, r5
 80127be:	10a4      	asrs	r4, r4, #2
 80127c0:	2600      	movs	r6, #0
 80127c2:	42a6      	cmp	r6, r4
 80127c4:	d105      	bne.n	80127d2 <__libc_init_array+0x2e>
 80127c6:	bd70      	pop	{r4, r5, r6, pc}
 80127c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80127cc:	4798      	blx	r3
 80127ce:	3601      	adds	r6, #1
 80127d0:	e7ee      	b.n	80127b0 <__libc_init_array+0xc>
 80127d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80127d6:	4798      	blx	r3
 80127d8:	3601      	adds	r6, #1
 80127da:	e7f2      	b.n	80127c2 <__libc_init_array+0x1e>
 80127dc:	080139f4 	.word	0x080139f4
 80127e0:	080139f4 	.word	0x080139f4
 80127e4:	080139f4 	.word	0x080139f4
 80127e8:	080139f8 	.word	0x080139f8

080127ec <__retarget_lock_init_recursive>:
 80127ec:	4770      	bx	lr

080127ee <__retarget_lock_acquire_recursive>:
 80127ee:	4770      	bx	lr

080127f0 <__retarget_lock_release_recursive>:
 80127f0:	4770      	bx	lr

080127f2 <memcpy>:
 80127f2:	440a      	add	r2, r1
 80127f4:	4291      	cmp	r1, r2
 80127f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80127fa:	d100      	bne.n	80127fe <memcpy+0xc>
 80127fc:	4770      	bx	lr
 80127fe:	b510      	push	{r4, lr}
 8012800:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012804:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012808:	4291      	cmp	r1, r2
 801280a:	d1f9      	bne.n	8012800 <memcpy+0xe>
 801280c:	bd10      	pop	{r4, pc}
	...

08012810 <_free_r>:
 8012810:	b538      	push	{r3, r4, r5, lr}
 8012812:	4605      	mov	r5, r0
 8012814:	2900      	cmp	r1, #0
 8012816:	d041      	beq.n	801289c <_free_r+0x8c>
 8012818:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801281c:	1f0c      	subs	r4, r1, #4
 801281e:	2b00      	cmp	r3, #0
 8012820:	bfb8      	it	lt
 8012822:	18e4      	addlt	r4, r4, r3
 8012824:	f000 f8e0 	bl	80129e8 <__malloc_lock>
 8012828:	4a1d      	ldr	r2, [pc, #116]	@ (80128a0 <_free_r+0x90>)
 801282a:	6813      	ldr	r3, [r2, #0]
 801282c:	b933      	cbnz	r3, 801283c <_free_r+0x2c>
 801282e:	6063      	str	r3, [r4, #4]
 8012830:	6014      	str	r4, [r2, #0]
 8012832:	4628      	mov	r0, r5
 8012834:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012838:	f000 b8dc 	b.w	80129f4 <__malloc_unlock>
 801283c:	42a3      	cmp	r3, r4
 801283e:	d908      	bls.n	8012852 <_free_r+0x42>
 8012840:	6820      	ldr	r0, [r4, #0]
 8012842:	1821      	adds	r1, r4, r0
 8012844:	428b      	cmp	r3, r1
 8012846:	bf01      	itttt	eq
 8012848:	6819      	ldreq	r1, [r3, #0]
 801284a:	685b      	ldreq	r3, [r3, #4]
 801284c:	1809      	addeq	r1, r1, r0
 801284e:	6021      	streq	r1, [r4, #0]
 8012850:	e7ed      	b.n	801282e <_free_r+0x1e>
 8012852:	461a      	mov	r2, r3
 8012854:	685b      	ldr	r3, [r3, #4]
 8012856:	b10b      	cbz	r3, 801285c <_free_r+0x4c>
 8012858:	42a3      	cmp	r3, r4
 801285a:	d9fa      	bls.n	8012852 <_free_r+0x42>
 801285c:	6811      	ldr	r1, [r2, #0]
 801285e:	1850      	adds	r0, r2, r1
 8012860:	42a0      	cmp	r0, r4
 8012862:	d10b      	bne.n	801287c <_free_r+0x6c>
 8012864:	6820      	ldr	r0, [r4, #0]
 8012866:	4401      	add	r1, r0
 8012868:	1850      	adds	r0, r2, r1
 801286a:	4283      	cmp	r3, r0
 801286c:	6011      	str	r1, [r2, #0]
 801286e:	d1e0      	bne.n	8012832 <_free_r+0x22>
 8012870:	6818      	ldr	r0, [r3, #0]
 8012872:	685b      	ldr	r3, [r3, #4]
 8012874:	6053      	str	r3, [r2, #4]
 8012876:	4408      	add	r0, r1
 8012878:	6010      	str	r0, [r2, #0]
 801287a:	e7da      	b.n	8012832 <_free_r+0x22>
 801287c:	d902      	bls.n	8012884 <_free_r+0x74>
 801287e:	230c      	movs	r3, #12
 8012880:	602b      	str	r3, [r5, #0]
 8012882:	e7d6      	b.n	8012832 <_free_r+0x22>
 8012884:	6820      	ldr	r0, [r4, #0]
 8012886:	1821      	adds	r1, r4, r0
 8012888:	428b      	cmp	r3, r1
 801288a:	bf04      	itt	eq
 801288c:	6819      	ldreq	r1, [r3, #0]
 801288e:	685b      	ldreq	r3, [r3, #4]
 8012890:	6063      	str	r3, [r4, #4]
 8012892:	bf04      	itt	eq
 8012894:	1809      	addeq	r1, r1, r0
 8012896:	6021      	streq	r1, [r4, #0]
 8012898:	6054      	str	r4, [r2, #4]
 801289a:	e7ca      	b.n	8012832 <_free_r+0x22>
 801289c:	bd38      	pop	{r3, r4, r5, pc}
 801289e:	bf00      	nop
 80128a0:	200120f4 	.word	0x200120f4

080128a4 <sbrk_aligned>:
 80128a4:	b570      	push	{r4, r5, r6, lr}
 80128a6:	4e0f      	ldr	r6, [pc, #60]	@ (80128e4 <sbrk_aligned+0x40>)
 80128a8:	460c      	mov	r4, r1
 80128aa:	6831      	ldr	r1, [r6, #0]
 80128ac:	4605      	mov	r5, r0
 80128ae:	b911      	cbnz	r1, 80128b6 <sbrk_aligned+0x12>
 80128b0:	f000 fca4 	bl	80131fc <_sbrk_r>
 80128b4:	6030      	str	r0, [r6, #0]
 80128b6:	4621      	mov	r1, r4
 80128b8:	4628      	mov	r0, r5
 80128ba:	f000 fc9f 	bl	80131fc <_sbrk_r>
 80128be:	1c43      	adds	r3, r0, #1
 80128c0:	d103      	bne.n	80128ca <sbrk_aligned+0x26>
 80128c2:	f04f 34ff 	mov.w	r4, #4294967295
 80128c6:	4620      	mov	r0, r4
 80128c8:	bd70      	pop	{r4, r5, r6, pc}
 80128ca:	1cc4      	adds	r4, r0, #3
 80128cc:	f024 0403 	bic.w	r4, r4, #3
 80128d0:	42a0      	cmp	r0, r4
 80128d2:	d0f8      	beq.n	80128c6 <sbrk_aligned+0x22>
 80128d4:	1a21      	subs	r1, r4, r0
 80128d6:	4628      	mov	r0, r5
 80128d8:	f000 fc90 	bl	80131fc <_sbrk_r>
 80128dc:	3001      	adds	r0, #1
 80128de:	d1f2      	bne.n	80128c6 <sbrk_aligned+0x22>
 80128e0:	e7ef      	b.n	80128c2 <sbrk_aligned+0x1e>
 80128e2:	bf00      	nop
 80128e4:	200120f0 	.word	0x200120f0

080128e8 <_malloc_r>:
 80128e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128ec:	1ccd      	adds	r5, r1, #3
 80128ee:	f025 0503 	bic.w	r5, r5, #3
 80128f2:	3508      	adds	r5, #8
 80128f4:	2d0c      	cmp	r5, #12
 80128f6:	bf38      	it	cc
 80128f8:	250c      	movcc	r5, #12
 80128fa:	2d00      	cmp	r5, #0
 80128fc:	4606      	mov	r6, r0
 80128fe:	db01      	blt.n	8012904 <_malloc_r+0x1c>
 8012900:	42a9      	cmp	r1, r5
 8012902:	d904      	bls.n	801290e <_malloc_r+0x26>
 8012904:	230c      	movs	r3, #12
 8012906:	6033      	str	r3, [r6, #0]
 8012908:	2000      	movs	r0, #0
 801290a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801290e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80129e4 <_malloc_r+0xfc>
 8012912:	f000 f869 	bl	80129e8 <__malloc_lock>
 8012916:	f8d8 3000 	ldr.w	r3, [r8]
 801291a:	461c      	mov	r4, r3
 801291c:	bb44      	cbnz	r4, 8012970 <_malloc_r+0x88>
 801291e:	4629      	mov	r1, r5
 8012920:	4630      	mov	r0, r6
 8012922:	f7ff ffbf 	bl	80128a4 <sbrk_aligned>
 8012926:	1c43      	adds	r3, r0, #1
 8012928:	4604      	mov	r4, r0
 801292a:	d158      	bne.n	80129de <_malloc_r+0xf6>
 801292c:	f8d8 4000 	ldr.w	r4, [r8]
 8012930:	4627      	mov	r7, r4
 8012932:	2f00      	cmp	r7, #0
 8012934:	d143      	bne.n	80129be <_malloc_r+0xd6>
 8012936:	2c00      	cmp	r4, #0
 8012938:	d04b      	beq.n	80129d2 <_malloc_r+0xea>
 801293a:	6823      	ldr	r3, [r4, #0]
 801293c:	4639      	mov	r1, r7
 801293e:	4630      	mov	r0, r6
 8012940:	eb04 0903 	add.w	r9, r4, r3
 8012944:	f000 fc5a 	bl	80131fc <_sbrk_r>
 8012948:	4581      	cmp	r9, r0
 801294a:	d142      	bne.n	80129d2 <_malloc_r+0xea>
 801294c:	6821      	ldr	r1, [r4, #0]
 801294e:	1a6d      	subs	r5, r5, r1
 8012950:	4629      	mov	r1, r5
 8012952:	4630      	mov	r0, r6
 8012954:	f7ff ffa6 	bl	80128a4 <sbrk_aligned>
 8012958:	3001      	adds	r0, #1
 801295a:	d03a      	beq.n	80129d2 <_malloc_r+0xea>
 801295c:	6823      	ldr	r3, [r4, #0]
 801295e:	442b      	add	r3, r5
 8012960:	6023      	str	r3, [r4, #0]
 8012962:	f8d8 3000 	ldr.w	r3, [r8]
 8012966:	685a      	ldr	r2, [r3, #4]
 8012968:	bb62      	cbnz	r2, 80129c4 <_malloc_r+0xdc>
 801296a:	f8c8 7000 	str.w	r7, [r8]
 801296e:	e00f      	b.n	8012990 <_malloc_r+0xa8>
 8012970:	6822      	ldr	r2, [r4, #0]
 8012972:	1b52      	subs	r2, r2, r5
 8012974:	d420      	bmi.n	80129b8 <_malloc_r+0xd0>
 8012976:	2a0b      	cmp	r2, #11
 8012978:	d917      	bls.n	80129aa <_malloc_r+0xc2>
 801297a:	1961      	adds	r1, r4, r5
 801297c:	42a3      	cmp	r3, r4
 801297e:	6025      	str	r5, [r4, #0]
 8012980:	bf18      	it	ne
 8012982:	6059      	strne	r1, [r3, #4]
 8012984:	6863      	ldr	r3, [r4, #4]
 8012986:	bf08      	it	eq
 8012988:	f8c8 1000 	streq.w	r1, [r8]
 801298c:	5162      	str	r2, [r4, r5]
 801298e:	604b      	str	r3, [r1, #4]
 8012990:	4630      	mov	r0, r6
 8012992:	f000 f82f 	bl	80129f4 <__malloc_unlock>
 8012996:	f104 000b 	add.w	r0, r4, #11
 801299a:	1d23      	adds	r3, r4, #4
 801299c:	f020 0007 	bic.w	r0, r0, #7
 80129a0:	1ac2      	subs	r2, r0, r3
 80129a2:	bf1c      	itt	ne
 80129a4:	1a1b      	subne	r3, r3, r0
 80129a6:	50a3      	strne	r3, [r4, r2]
 80129a8:	e7af      	b.n	801290a <_malloc_r+0x22>
 80129aa:	6862      	ldr	r2, [r4, #4]
 80129ac:	42a3      	cmp	r3, r4
 80129ae:	bf0c      	ite	eq
 80129b0:	f8c8 2000 	streq.w	r2, [r8]
 80129b4:	605a      	strne	r2, [r3, #4]
 80129b6:	e7eb      	b.n	8012990 <_malloc_r+0xa8>
 80129b8:	4623      	mov	r3, r4
 80129ba:	6864      	ldr	r4, [r4, #4]
 80129bc:	e7ae      	b.n	801291c <_malloc_r+0x34>
 80129be:	463c      	mov	r4, r7
 80129c0:	687f      	ldr	r7, [r7, #4]
 80129c2:	e7b6      	b.n	8012932 <_malloc_r+0x4a>
 80129c4:	461a      	mov	r2, r3
 80129c6:	685b      	ldr	r3, [r3, #4]
 80129c8:	42a3      	cmp	r3, r4
 80129ca:	d1fb      	bne.n	80129c4 <_malloc_r+0xdc>
 80129cc:	2300      	movs	r3, #0
 80129ce:	6053      	str	r3, [r2, #4]
 80129d0:	e7de      	b.n	8012990 <_malloc_r+0xa8>
 80129d2:	230c      	movs	r3, #12
 80129d4:	6033      	str	r3, [r6, #0]
 80129d6:	4630      	mov	r0, r6
 80129d8:	f000 f80c 	bl	80129f4 <__malloc_unlock>
 80129dc:	e794      	b.n	8012908 <_malloc_r+0x20>
 80129de:	6005      	str	r5, [r0, #0]
 80129e0:	e7d6      	b.n	8012990 <_malloc_r+0xa8>
 80129e2:	bf00      	nop
 80129e4:	200120f4 	.word	0x200120f4

080129e8 <__malloc_lock>:
 80129e8:	4801      	ldr	r0, [pc, #4]	@ (80129f0 <__malloc_lock+0x8>)
 80129ea:	f7ff bf00 	b.w	80127ee <__retarget_lock_acquire_recursive>
 80129ee:	bf00      	nop
 80129f0:	200120ec 	.word	0x200120ec

080129f4 <__malloc_unlock>:
 80129f4:	4801      	ldr	r0, [pc, #4]	@ (80129fc <__malloc_unlock+0x8>)
 80129f6:	f7ff befb 	b.w	80127f0 <__retarget_lock_release_recursive>
 80129fa:	bf00      	nop
 80129fc:	200120ec 	.word	0x200120ec

08012a00 <__sfputc_r>:
 8012a00:	6893      	ldr	r3, [r2, #8]
 8012a02:	3b01      	subs	r3, #1
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	b410      	push	{r4}
 8012a08:	6093      	str	r3, [r2, #8]
 8012a0a:	da08      	bge.n	8012a1e <__sfputc_r+0x1e>
 8012a0c:	6994      	ldr	r4, [r2, #24]
 8012a0e:	42a3      	cmp	r3, r4
 8012a10:	db01      	blt.n	8012a16 <__sfputc_r+0x16>
 8012a12:	290a      	cmp	r1, #10
 8012a14:	d103      	bne.n	8012a1e <__sfputc_r+0x1e>
 8012a16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a1a:	f7ff bdc0 	b.w	801259e <__swbuf_r>
 8012a1e:	6813      	ldr	r3, [r2, #0]
 8012a20:	1c58      	adds	r0, r3, #1
 8012a22:	6010      	str	r0, [r2, #0]
 8012a24:	7019      	strb	r1, [r3, #0]
 8012a26:	4608      	mov	r0, r1
 8012a28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012a2c:	4770      	bx	lr

08012a2e <__sfputs_r>:
 8012a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a30:	4606      	mov	r6, r0
 8012a32:	460f      	mov	r7, r1
 8012a34:	4614      	mov	r4, r2
 8012a36:	18d5      	adds	r5, r2, r3
 8012a38:	42ac      	cmp	r4, r5
 8012a3a:	d101      	bne.n	8012a40 <__sfputs_r+0x12>
 8012a3c:	2000      	movs	r0, #0
 8012a3e:	e007      	b.n	8012a50 <__sfputs_r+0x22>
 8012a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a44:	463a      	mov	r2, r7
 8012a46:	4630      	mov	r0, r6
 8012a48:	f7ff ffda 	bl	8012a00 <__sfputc_r>
 8012a4c:	1c43      	adds	r3, r0, #1
 8012a4e:	d1f3      	bne.n	8012a38 <__sfputs_r+0xa>
 8012a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012a54 <_vfiprintf_r>:
 8012a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a58:	460d      	mov	r5, r1
 8012a5a:	b09d      	sub	sp, #116	@ 0x74
 8012a5c:	4614      	mov	r4, r2
 8012a5e:	4698      	mov	r8, r3
 8012a60:	4606      	mov	r6, r0
 8012a62:	b118      	cbz	r0, 8012a6c <_vfiprintf_r+0x18>
 8012a64:	6a03      	ldr	r3, [r0, #32]
 8012a66:	b90b      	cbnz	r3, 8012a6c <_vfiprintf_r+0x18>
 8012a68:	f7ff fcb0 	bl	80123cc <__sinit>
 8012a6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a6e:	07d9      	lsls	r1, r3, #31
 8012a70:	d405      	bmi.n	8012a7e <_vfiprintf_r+0x2a>
 8012a72:	89ab      	ldrh	r3, [r5, #12]
 8012a74:	059a      	lsls	r2, r3, #22
 8012a76:	d402      	bmi.n	8012a7e <_vfiprintf_r+0x2a>
 8012a78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012a7a:	f7ff feb8 	bl	80127ee <__retarget_lock_acquire_recursive>
 8012a7e:	89ab      	ldrh	r3, [r5, #12]
 8012a80:	071b      	lsls	r3, r3, #28
 8012a82:	d501      	bpl.n	8012a88 <_vfiprintf_r+0x34>
 8012a84:	692b      	ldr	r3, [r5, #16]
 8012a86:	b99b      	cbnz	r3, 8012ab0 <_vfiprintf_r+0x5c>
 8012a88:	4629      	mov	r1, r5
 8012a8a:	4630      	mov	r0, r6
 8012a8c:	f7ff fdc6 	bl	801261c <__swsetup_r>
 8012a90:	b170      	cbz	r0, 8012ab0 <_vfiprintf_r+0x5c>
 8012a92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012a94:	07dc      	lsls	r4, r3, #31
 8012a96:	d504      	bpl.n	8012aa2 <_vfiprintf_r+0x4e>
 8012a98:	f04f 30ff 	mov.w	r0, #4294967295
 8012a9c:	b01d      	add	sp, #116	@ 0x74
 8012a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012aa2:	89ab      	ldrh	r3, [r5, #12]
 8012aa4:	0598      	lsls	r0, r3, #22
 8012aa6:	d4f7      	bmi.n	8012a98 <_vfiprintf_r+0x44>
 8012aa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012aaa:	f7ff fea1 	bl	80127f0 <__retarget_lock_release_recursive>
 8012aae:	e7f3      	b.n	8012a98 <_vfiprintf_r+0x44>
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ab4:	2320      	movs	r3, #32
 8012ab6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012aba:	f8cd 800c 	str.w	r8, [sp, #12]
 8012abe:	2330      	movs	r3, #48	@ 0x30
 8012ac0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012c70 <_vfiprintf_r+0x21c>
 8012ac4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012ac8:	f04f 0901 	mov.w	r9, #1
 8012acc:	4623      	mov	r3, r4
 8012ace:	469a      	mov	sl, r3
 8012ad0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012ad4:	b10a      	cbz	r2, 8012ada <_vfiprintf_r+0x86>
 8012ad6:	2a25      	cmp	r2, #37	@ 0x25
 8012ad8:	d1f9      	bne.n	8012ace <_vfiprintf_r+0x7a>
 8012ada:	ebba 0b04 	subs.w	fp, sl, r4
 8012ade:	d00b      	beq.n	8012af8 <_vfiprintf_r+0xa4>
 8012ae0:	465b      	mov	r3, fp
 8012ae2:	4622      	mov	r2, r4
 8012ae4:	4629      	mov	r1, r5
 8012ae6:	4630      	mov	r0, r6
 8012ae8:	f7ff ffa1 	bl	8012a2e <__sfputs_r>
 8012aec:	3001      	adds	r0, #1
 8012aee:	f000 80a7 	beq.w	8012c40 <_vfiprintf_r+0x1ec>
 8012af2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012af4:	445a      	add	r2, fp
 8012af6:	9209      	str	r2, [sp, #36]	@ 0x24
 8012af8:	f89a 3000 	ldrb.w	r3, [sl]
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	f000 809f 	beq.w	8012c40 <_vfiprintf_r+0x1ec>
 8012b02:	2300      	movs	r3, #0
 8012b04:	f04f 32ff 	mov.w	r2, #4294967295
 8012b08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b0c:	f10a 0a01 	add.w	sl, sl, #1
 8012b10:	9304      	str	r3, [sp, #16]
 8012b12:	9307      	str	r3, [sp, #28]
 8012b14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b18:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b1a:	4654      	mov	r4, sl
 8012b1c:	2205      	movs	r2, #5
 8012b1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b22:	4853      	ldr	r0, [pc, #332]	@ (8012c70 <_vfiprintf_r+0x21c>)
 8012b24:	f7ed fb64 	bl	80001f0 <memchr>
 8012b28:	9a04      	ldr	r2, [sp, #16]
 8012b2a:	b9d8      	cbnz	r0, 8012b64 <_vfiprintf_r+0x110>
 8012b2c:	06d1      	lsls	r1, r2, #27
 8012b2e:	bf44      	itt	mi
 8012b30:	2320      	movmi	r3, #32
 8012b32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b36:	0713      	lsls	r3, r2, #28
 8012b38:	bf44      	itt	mi
 8012b3a:	232b      	movmi	r3, #43	@ 0x2b
 8012b3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b40:	f89a 3000 	ldrb.w	r3, [sl]
 8012b44:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b46:	d015      	beq.n	8012b74 <_vfiprintf_r+0x120>
 8012b48:	9a07      	ldr	r2, [sp, #28]
 8012b4a:	4654      	mov	r4, sl
 8012b4c:	2000      	movs	r0, #0
 8012b4e:	f04f 0c0a 	mov.w	ip, #10
 8012b52:	4621      	mov	r1, r4
 8012b54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b58:	3b30      	subs	r3, #48	@ 0x30
 8012b5a:	2b09      	cmp	r3, #9
 8012b5c:	d94b      	bls.n	8012bf6 <_vfiprintf_r+0x1a2>
 8012b5e:	b1b0      	cbz	r0, 8012b8e <_vfiprintf_r+0x13a>
 8012b60:	9207      	str	r2, [sp, #28]
 8012b62:	e014      	b.n	8012b8e <_vfiprintf_r+0x13a>
 8012b64:	eba0 0308 	sub.w	r3, r0, r8
 8012b68:	fa09 f303 	lsl.w	r3, r9, r3
 8012b6c:	4313      	orrs	r3, r2
 8012b6e:	9304      	str	r3, [sp, #16]
 8012b70:	46a2      	mov	sl, r4
 8012b72:	e7d2      	b.n	8012b1a <_vfiprintf_r+0xc6>
 8012b74:	9b03      	ldr	r3, [sp, #12]
 8012b76:	1d19      	adds	r1, r3, #4
 8012b78:	681b      	ldr	r3, [r3, #0]
 8012b7a:	9103      	str	r1, [sp, #12]
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	bfbb      	ittet	lt
 8012b80:	425b      	neglt	r3, r3
 8012b82:	f042 0202 	orrlt.w	r2, r2, #2
 8012b86:	9307      	strge	r3, [sp, #28]
 8012b88:	9307      	strlt	r3, [sp, #28]
 8012b8a:	bfb8      	it	lt
 8012b8c:	9204      	strlt	r2, [sp, #16]
 8012b8e:	7823      	ldrb	r3, [r4, #0]
 8012b90:	2b2e      	cmp	r3, #46	@ 0x2e
 8012b92:	d10a      	bne.n	8012baa <_vfiprintf_r+0x156>
 8012b94:	7863      	ldrb	r3, [r4, #1]
 8012b96:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b98:	d132      	bne.n	8012c00 <_vfiprintf_r+0x1ac>
 8012b9a:	9b03      	ldr	r3, [sp, #12]
 8012b9c:	1d1a      	adds	r2, r3, #4
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	9203      	str	r2, [sp, #12]
 8012ba2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012ba6:	3402      	adds	r4, #2
 8012ba8:	9305      	str	r3, [sp, #20]
 8012baa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012c80 <_vfiprintf_r+0x22c>
 8012bae:	7821      	ldrb	r1, [r4, #0]
 8012bb0:	2203      	movs	r2, #3
 8012bb2:	4650      	mov	r0, sl
 8012bb4:	f7ed fb1c 	bl	80001f0 <memchr>
 8012bb8:	b138      	cbz	r0, 8012bca <_vfiprintf_r+0x176>
 8012bba:	9b04      	ldr	r3, [sp, #16]
 8012bbc:	eba0 000a 	sub.w	r0, r0, sl
 8012bc0:	2240      	movs	r2, #64	@ 0x40
 8012bc2:	4082      	lsls	r2, r0
 8012bc4:	4313      	orrs	r3, r2
 8012bc6:	3401      	adds	r4, #1
 8012bc8:	9304      	str	r3, [sp, #16]
 8012bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012bce:	4829      	ldr	r0, [pc, #164]	@ (8012c74 <_vfiprintf_r+0x220>)
 8012bd0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012bd4:	2206      	movs	r2, #6
 8012bd6:	f7ed fb0b 	bl	80001f0 <memchr>
 8012bda:	2800      	cmp	r0, #0
 8012bdc:	d03f      	beq.n	8012c5e <_vfiprintf_r+0x20a>
 8012bde:	4b26      	ldr	r3, [pc, #152]	@ (8012c78 <_vfiprintf_r+0x224>)
 8012be0:	bb1b      	cbnz	r3, 8012c2a <_vfiprintf_r+0x1d6>
 8012be2:	9b03      	ldr	r3, [sp, #12]
 8012be4:	3307      	adds	r3, #7
 8012be6:	f023 0307 	bic.w	r3, r3, #7
 8012bea:	3308      	adds	r3, #8
 8012bec:	9303      	str	r3, [sp, #12]
 8012bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bf0:	443b      	add	r3, r7
 8012bf2:	9309      	str	r3, [sp, #36]	@ 0x24
 8012bf4:	e76a      	b.n	8012acc <_vfiprintf_r+0x78>
 8012bf6:	fb0c 3202 	mla	r2, ip, r2, r3
 8012bfa:	460c      	mov	r4, r1
 8012bfc:	2001      	movs	r0, #1
 8012bfe:	e7a8      	b.n	8012b52 <_vfiprintf_r+0xfe>
 8012c00:	2300      	movs	r3, #0
 8012c02:	3401      	adds	r4, #1
 8012c04:	9305      	str	r3, [sp, #20]
 8012c06:	4619      	mov	r1, r3
 8012c08:	f04f 0c0a 	mov.w	ip, #10
 8012c0c:	4620      	mov	r0, r4
 8012c0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c12:	3a30      	subs	r2, #48	@ 0x30
 8012c14:	2a09      	cmp	r2, #9
 8012c16:	d903      	bls.n	8012c20 <_vfiprintf_r+0x1cc>
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d0c6      	beq.n	8012baa <_vfiprintf_r+0x156>
 8012c1c:	9105      	str	r1, [sp, #20]
 8012c1e:	e7c4      	b.n	8012baa <_vfiprintf_r+0x156>
 8012c20:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c24:	4604      	mov	r4, r0
 8012c26:	2301      	movs	r3, #1
 8012c28:	e7f0      	b.n	8012c0c <_vfiprintf_r+0x1b8>
 8012c2a:	ab03      	add	r3, sp, #12
 8012c2c:	9300      	str	r3, [sp, #0]
 8012c2e:	462a      	mov	r2, r5
 8012c30:	4b12      	ldr	r3, [pc, #72]	@ (8012c7c <_vfiprintf_r+0x228>)
 8012c32:	a904      	add	r1, sp, #16
 8012c34:	4630      	mov	r0, r6
 8012c36:	f3af 8000 	nop.w
 8012c3a:	4607      	mov	r7, r0
 8012c3c:	1c78      	adds	r0, r7, #1
 8012c3e:	d1d6      	bne.n	8012bee <_vfiprintf_r+0x19a>
 8012c40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012c42:	07d9      	lsls	r1, r3, #31
 8012c44:	d405      	bmi.n	8012c52 <_vfiprintf_r+0x1fe>
 8012c46:	89ab      	ldrh	r3, [r5, #12]
 8012c48:	059a      	lsls	r2, r3, #22
 8012c4a:	d402      	bmi.n	8012c52 <_vfiprintf_r+0x1fe>
 8012c4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012c4e:	f7ff fdcf 	bl	80127f0 <__retarget_lock_release_recursive>
 8012c52:	89ab      	ldrh	r3, [r5, #12]
 8012c54:	065b      	lsls	r3, r3, #25
 8012c56:	f53f af1f 	bmi.w	8012a98 <_vfiprintf_r+0x44>
 8012c5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c5c:	e71e      	b.n	8012a9c <_vfiprintf_r+0x48>
 8012c5e:	ab03      	add	r3, sp, #12
 8012c60:	9300      	str	r3, [sp, #0]
 8012c62:	462a      	mov	r2, r5
 8012c64:	4b05      	ldr	r3, [pc, #20]	@ (8012c7c <_vfiprintf_r+0x228>)
 8012c66:	a904      	add	r1, sp, #16
 8012c68:	4630      	mov	r0, r6
 8012c6a:	f000 f879 	bl	8012d60 <_printf_i>
 8012c6e:	e7e4      	b.n	8012c3a <_vfiprintf_r+0x1e6>
 8012c70:	080139b8 	.word	0x080139b8
 8012c74:	080139c2 	.word	0x080139c2
 8012c78:	00000000 	.word	0x00000000
 8012c7c:	08012a2f 	.word	0x08012a2f
 8012c80:	080139be 	.word	0x080139be

08012c84 <_printf_common>:
 8012c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012c88:	4616      	mov	r6, r2
 8012c8a:	4698      	mov	r8, r3
 8012c8c:	688a      	ldr	r2, [r1, #8]
 8012c8e:	690b      	ldr	r3, [r1, #16]
 8012c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012c94:	4293      	cmp	r3, r2
 8012c96:	bfb8      	it	lt
 8012c98:	4613      	movlt	r3, r2
 8012c9a:	6033      	str	r3, [r6, #0]
 8012c9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012ca0:	4607      	mov	r7, r0
 8012ca2:	460c      	mov	r4, r1
 8012ca4:	b10a      	cbz	r2, 8012caa <_printf_common+0x26>
 8012ca6:	3301      	adds	r3, #1
 8012ca8:	6033      	str	r3, [r6, #0]
 8012caa:	6823      	ldr	r3, [r4, #0]
 8012cac:	0699      	lsls	r1, r3, #26
 8012cae:	bf42      	ittt	mi
 8012cb0:	6833      	ldrmi	r3, [r6, #0]
 8012cb2:	3302      	addmi	r3, #2
 8012cb4:	6033      	strmi	r3, [r6, #0]
 8012cb6:	6825      	ldr	r5, [r4, #0]
 8012cb8:	f015 0506 	ands.w	r5, r5, #6
 8012cbc:	d106      	bne.n	8012ccc <_printf_common+0x48>
 8012cbe:	f104 0a19 	add.w	sl, r4, #25
 8012cc2:	68e3      	ldr	r3, [r4, #12]
 8012cc4:	6832      	ldr	r2, [r6, #0]
 8012cc6:	1a9b      	subs	r3, r3, r2
 8012cc8:	42ab      	cmp	r3, r5
 8012cca:	dc26      	bgt.n	8012d1a <_printf_common+0x96>
 8012ccc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012cd0:	6822      	ldr	r2, [r4, #0]
 8012cd2:	3b00      	subs	r3, #0
 8012cd4:	bf18      	it	ne
 8012cd6:	2301      	movne	r3, #1
 8012cd8:	0692      	lsls	r2, r2, #26
 8012cda:	d42b      	bmi.n	8012d34 <_printf_common+0xb0>
 8012cdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012ce0:	4641      	mov	r1, r8
 8012ce2:	4638      	mov	r0, r7
 8012ce4:	47c8      	blx	r9
 8012ce6:	3001      	adds	r0, #1
 8012ce8:	d01e      	beq.n	8012d28 <_printf_common+0xa4>
 8012cea:	6823      	ldr	r3, [r4, #0]
 8012cec:	6922      	ldr	r2, [r4, #16]
 8012cee:	f003 0306 	and.w	r3, r3, #6
 8012cf2:	2b04      	cmp	r3, #4
 8012cf4:	bf02      	ittt	eq
 8012cf6:	68e5      	ldreq	r5, [r4, #12]
 8012cf8:	6833      	ldreq	r3, [r6, #0]
 8012cfa:	1aed      	subeq	r5, r5, r3
 8012cfc:	68a3      	ldr	r3, [r4, #8]
 8012cfe:	bf0c      	ite	eq
 8012d00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012d04:	2500      	movne	r5, #0
 8012d06:	4293      	cmp	r3, r2
 8012d08:	bfc4      	itt	gt
 8012d0a:	1a9b      	subgt	r3, r3, r2
 8012d0c:	18ed      	addgt	r5, r5, r3
 8012d0e:	2600      	movs	r6, #0
 8012d10:	341a      	adds	r4, #26
 8012d12:	42b5      	cmp	r5, r6
 8012d14:	d11a      	bne.n	8012d4c <_printf_common+0xc8>
 8012d16:	2000      	movs	r0, #0
 8012d18:	e008      	b.n	8012d2c <_printf_common+0xa8>
 8012d1a:	2301      	movs	r3, #1
 8012d1c:	4652      	mov	r2, sl
 8012d1e:	4641      	mov	r1, r8
 8012d20:	4638      	mov	r0, r7
 8012d22:	47c8      	blx	r9
 8012d24:	3001      	adds	r0, #1
 8012d26:	d103      	bne.n	8012d30 <_printf_common+0xac>
 8012d28:	f04f 30ff 	mov.w	r0, #4294967295
 8012d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d30:	3501      	adds	r5, #1
 8012d32:	e7c6      	b.n	8012cc2 <_printf_common+0x3e>
 8012d34:	18e1      	adds	r1, r4, r3
 8012d36:	1c5a      	adds	r2, r3, #1
 8012d38:	2030      	movs	r0, #48	@ 0x30
 8012d3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012d3e:	4422      	add	r2, r4
 8012d40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012d44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012d48:	3302      	adds	r3, #2
 8012d4a:	e7c7      	b.n	8012cdc <_printf_common+0x58>
 8012d4c:	2301      	movs	r3, #1
 8012d4e:	4622      	mov	r2, r4
 8012d50:	4641      	mov	r1, r8
 8012d52:	4638      	mov	r0, r7
 8012d54:	47c8      	blx	r9
 8012d56:	3001      	adds	r0, #1
 8012d58:	d0e6      	beq.n	8012d28 <_printf_common+0xa4>
 8012d5a:	3601      	adds	r6, #1
 8012d5c:	e7d9      	b.n	8012d12 <_printf_common+0x8e>
	...

08012d60 <_printf_i>:
 8012d60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d64:	7e0f      	ldrb	r7, [r1, #24]
 8012d66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012d68:	2f78      	cmp	r7, #120	@ 0x78
 8012d6a:	4691      	mov	r9, r2
 8012d6c:	4680      	mov	r8, r0
 8012d6e:	460c      	mov	r4, r1
 8012d70:	469a      	mov	sl, r3
 8012d72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012d76:	d807      	bhi.n	8012d88 <_printf_i+0x28>
 8012d78:	2f62      	cmp	r7, #98	@ 0x62
 8012d7a:	d80a      	bhi.n	8012d92 <_printf_i+0x32>
 8012d7c:	2f00      	cmp	r7, #0
 8012d7e:	f000 80d1 	beq.w	8012f24 <_printf_i+0x1c4>
 8012d82:	2f58      	cmp	r7, #88	@ 0x58
 8012d84:	f000 80b8 	beq.w	8012ef8 <_printf_i+0x198>
 8012d88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012d8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012d90:	e03a      	b.n	8012e08 <_printf_i+0xa8>
 8012d92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012d96:	2b15      	cmp	r3, #21
 8012d98:	d8f6      	bhi.n	8012d88 <_printf_i+0x28>
 8012d9a:	a101      	add	r1, pc, #4	@ (adr r1, 8012da0 <_printf_i+0x40>)
 8012d9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012da0:	08012df9 	.word	0x08012df9
 8012da4:	08012e0d 	.word	0x08012e0d
 8012da8:	08012d89 	.word	0x08012d89
 8012dac:	08012d89 	.word	0x08012d89
 8012db0:	08012d89 	.word	0x08012d89
 8012db4:	08012d89 	.word	0x08012d89
 8012db8:	08012e0d 	.word	0x08012e0d
 8012dbc:	08012d89 	.word	0x08012d89
 8012dc0:	08012d89 	.word	0x08012d89
 8012dc4:	08012d89 	.word	0x08012d89
 8012dc8:	08012d89 	.word	0x08012d89
 8012dcc:	08012f0b 	.word	0x08012f0b
 8012dd0:	08012e37 	.word	0x08012e37
 8012dd4:	08012ec5 	.word	0x08012ec5
 8012dd8:	08012d89 	.word	0x08012d89
 8012ddc:	08012d89 	.word	0x08012d89
 8012de0:	08012f2d 	.word	0x08012f2d
 8012de4:	08012d89 	.word	0x08012d89
 8012de8:	08012e37 	.word	0x08012e37
 8012dec:	08012d89 	.word	0x08012d89
 8012df0:	08012d89 	.word	0x08012d89
 8012df4:	08012ecd 	.word	0x08012ecd
 8012df8:	6833      	ldr	r3, [r6, #0]
 8012dfa:	1d1a      	adds	r2, r3, #4
 8012dfc:	681b      	ldr	r3, [r3, #0]
 8012dfe:	6032      	str	r2, [r6, #0]
 8012e00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012e04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012e08:	2301      	movs	r3, #1
 8012e0a:	e09c      	b.n	8012f46 <_printf_i+0x1e6>
 8012e0c:	6833      	ldr	r3, [r6, #0]
 8012e0e:	6820      	ldr	r0, [r4, #0]
 8012e10:	1d19      	adds	r1, r3, #4
 8012e12:	6031      	str	r1, [r6, #0]
 8012e14:	0606      	lsls	r6, r0, #24
 8012e16:	d501      	bpl.n	8012e1c <_printf_i+0xbc>
 8012e18:	681d      	ldr	r5, [r3, #0]
 8012e1a:	e003      	b.n	8012e24 <_printf_i+0xc4>
 8012e1c:	0645      	lsls	r5, r0, #25
 8012e1e:	d5fb      	bpl.n	8012e18 <_printf_i+0xb8>
 8012e20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012e24:	2d00      	cmp	r5, #0
 8012e26:	da03      	bge.n	8012e30 <_printf_i+0xd0>
 8012e28:	232d      	movs	r3, #45	@ 0x2d
 8012e2a:	426d      	negs	r5, r5
 8012e2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012e30:	4858      	ldr	r0, [pc, #352]	@ (8012f94 <_printf_i+0x234>)
 8012e32:	230a      	movs	r3, #10
 8012e34:	e011      	b.n	8012e5a <_printf_i+0xfa>
 8012e36:	6821      	ldr	r1, [r4, #0]
 8012e38:	6833      	ldr	r3, [r6, #0]
 8012e3a:	0608      	lsls	r0, r1, #24
 8012e3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8012e40:	d402      	bmi.n	8012e48 <_printf_i+0xe8>
 8012e42:	0649      	lsls	r1, r1, #25
 8012e44:	bf48      	it	mi
 8012e46:	b2ad      	uxthmi	r5, r5
 8012e48:	2f6f      	cmp	r7, #111	@ 0x6f
 8012e4a:	4852      	ldr	r0, [pc, #328]	@ (8012f94 <_printf_i+0x234>)
 8012e4c:	6033      	str	r3, [r6, #0]
 8012e4e:	bf14      	ite	ne
 8012e50:	230a      	movne	r3, #10
 8012e52:	2308      	moveq	r3, #8
 8012e54:	2100      	movs	r1, #0
 8012e56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012e5a:	6866      	ldr	r6, [r4, #4]
 8012e5c:	60a6      	str	r6, [r4, #8]
 8012e5e:	2e00      	cmp	r6, #0
 8012e60:	db05      	blt.n	8012e6e <_printf_i+0x10e>
 8012e62:	6821      	ldr	r1, [r4, #0]
 8012e64:	432e      	orrs	r6, r5
 8012e66:	f021 0104 	bic.w	r1, r1, #4
 8012e6a:	6021      	str	r1, [r4, #0]
 8012e6c:	d04b      	beq.n	8012f06 <_printf_i+0x1a6>
 8012e6e:	4616      	mov	r6, r2
 8012e70:	fbb5 f1f3 	udiv	r1, r5, r3
 8012e74:	fb03 5711 	mls	r7, r3, r1, r5
 8012e78:	5dc7      	ldrb	r7, [r0, r7]
 8012e7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012e7e:	462f      	mov	r7, r5
 8012e80:	42bb      	cmp	r3, r7
 8012e82:	460d      	mov	r5, r1
 8012e84:	d9f4      	bls.n	8012e70 <_printf_i+0x110>
 8012e86:	2b08      	cmp	r3, #8
 8012e88:	d10b      	bne.n	8012ea2 <_printf_i+0x142>
 8012e8a:	6823      	ldr	r3, [r4, #0]
 8012e8c:	07df      	lsls	r7, r3, #31
 8012e8e:	d508      	bpl.n	8012ea2 <_printf_i+0x142>
 8012e90:	6923      	ldr	r3, [r4, #16]
 8012e92:	6861      	ldr	r1, [r4, #4]
 8012e94:	4299      	cmp	r1, r3
 8012e96:	bfde      	ittt	le
 8012e98:	2330      	movle	r3, #48	@ 0x30
 8012e9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012e9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012ea2:	1b92      	subs	r2, r2, r6
 8012ea4:	6122      	str	r2, [r4, #16]
 8012ea6:	f8cd a000 	str.w	sl, [sp]
 8012eaa:	464b      	mov	r3, r9
 8012eac:	aa03      	add	r2, sp, #12
 8012eae:	4621      	mov	r1, r4
 8012eb0:	4640      	mov	r0, r8
 8012eb2:	f7ff fee7 	bl	8012c84 <_printf_common>
 8012eb6:	3001      	adds	r0, #1
 8012eb8:	d14a      	bne.n	8012f50 <_printf_i+0x1f0>
 8012eba:	f04f 30ff 	mov.w	r0, #4294967295
 8012ebe:	b004      	add	sp, #16
 8012ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ec4:	6823      	ldr	r3, [r4, #0]
 8012ec6:	f043 0320 	orr.w	r3, r3, #32
 8012eca:	6023      	str	r3, [r4, #0]
 8012ecc:	4832      	ldr	r0, [pc, #200]	@ (8012f98 <_printf_i+0x238>)
 8012ece:	2778      	movs	r7, #120	@ 0x78
 8012ed0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012ed4:	6823      	ldr	r3, [r4, #0]
 8012ed6:	6831      	ldr	r1, [r6, #0]
 8012ed8:	061f      	lsls	r7, r3, #24
 8012eda:	f851 5b04 	ldr.w	r5, [r1], #4
 8012ede:	d402      	bmi.n	8012ee6 <_printf_i+0x186>
 8012ee0:	065f      	lsls	r7, r3, #25
 8012ee2:	bf48      	it	mi
 8012ee4:	b2ad      	uxthmi	r5, r5
 8012ee6:	6031      	str	r1, [r6, #0]
 8012ee8:	07d9      	lsls	r1, r3, #31
 8012eea:	bf44      	itt	mi
 8012eec:	f043 0320 	orrmi.w	r3, r3, #32
 8012ef0:	6023      	strmi	r3, [r4, #0]
 8012ef2:	b11d      	cbz	r5, 8012efc <_printf_i+0x19c>
 8012ef4:	2310      	movs	r3, #16
 8012ef6:	e7ad      	b.n	8012e54 <_printf_i+0xf4>
 8012ef8:	4826      	ldr	r0, [pc, #152]	@ (8012f94 <_printf_i+0x234>)
 8012efa:	e7e9      	b.n	8012ed0 <_printf_i+0x170>
 8012efc:	6823      	ldr	r3, [r4, #0]
 8012efe:	f023 0320 	bic.w	r3, r3, #32
 8012f02:	6023      	str	r3, [r4, #0]
 8012f04:	e7f6      	b.n	8012ef4 <_printf_i+0x194>
 8012f06:	4616      	mov	r6, r2
 8012f08:	e7bd      	b.n	8012e86 <_printf_i+0x126>
 8012f0a:	6833      	ldr	r3, [r6, #0]
 8012f0c:	6825      	ldr	r5, [r4, #0]
 8012f0e:	6961      	ldr	r1, [r4, #20]
 8012f10:	1d18      	adds	r0, r3, #4
 8012f12:	6030      	str	r0, [r6, #0]
 8012f14:	062e      	lsls	r6, r5, #24
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	d501      	bpl.n	8012f1e <_printf_i+0x1be>
 8012f1a:	6019      	str	r1, [r3, #0]
 8012f1c:	e002      	b.n	8012f24 <_printf_i+0x1c4>
 8012f1e:	0668      	lsls	r0, r5, #25
 8012f20:	d5fb      	bpl.n	8012f1a <_printf_i+0x1ba>
 8012f22:	8019      	strh	r1, [r3, #0]
 8012f24:	2300      	movs	r3, #0
 8012f26:	6123      	str	r3, [r4, #16]
 8012f28:	4616      	mov	r6, r2
 8012f2a:	e7bc      	b.n	8012ea6 <_printf_i+0x146>
 8012f2c:	6833      	ldr	r3, [r6, #0]
 8012f2e:	1d1a      	adds	r2, r3, #4
 8012f30:	6032      	str	r2, [r6, #0]
 8012f32:	681e      	ldr	r6, [r3, #0]
 8012f34:	6862      	ldr	r2, [r4, #4]
 8012f36:	2100      	movs	r1, #0
 8012f38:	4630      	mov	r0, r6
 8012f3a:	f7ed f959 	bl	80001f0 <memchr>
 8012f3e:	b108      	cbz	r0, 8012f44 <_printf_i+0x1e4>
 8012f40:	1b80      	subs	r0, r0, r6
 8012f42:	6060      	str	r0, [r4, #4]
 8012f44:	6863      	ldr	r3, [r4, #4]
 8012f46:	6123      	str	r3, [r4, #16]
 8012f48:	2300      	movs	r3, #0
 8012f4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012f4e:	e7aa      	b.n	8012ea6 <_printf_i+0x146>
 8012f50:	6923      	ldr	r3, [r4, #16]
 8012f52:	4632      	mov	r2, r6
 8012f54:	4649      	mov	r1, r9
 8012f56:	4640      	mov	r0, r8
 8012f58:	47d0      	blx	sl
 8012f5a:	3001      	adds	r0, #1
 8012f5c:	d0ad      	beq.n	8012eba <_printf_i+0x15a>
 8012f5e:	6823      	ldr	r3, [r4, #0]
 8012f60:	079b      	lsls	r3, r3, #30
 8012f62:	d413      	bmi.n	8012f8c <_printf_i+0x22c>
 8012f64:	68e0      	ldr	r0, [r4, #12]
 8012f66:	9b03      	ldr	r3, [sp, #12]
 8012f68:	4298      	cmp	r0, r3
 8012f6a:	bfb8      	it	lt
 8012f6c:	4618      	movlt	r0, r3
 8012f6e:	e7a6      	b.n	8012ebe <_printf_i+0x15e>
 8012f70:	2301      	movs	r3, #1
 8012f72:	4632      	mov	r2, r6
 8012f74:	4649      	mov	r1, r9
 8012f76:	4640      	mov	r0, r8
 8012f78:	47d0      	blx	sl
 8012f7a:	3001      	adds	r0, #1
 8012f7c:	d09d      	beq.n	8012eba <_printf_i+0x15a>
 8012f7e:	3501      	adds	r5, #1
 8012f80:	68e3      	ldr	r3, [r4, #12]
 8012f82:	9903      	ldr	r1, [sp, #12]
 8012f84:	1a5b      	subs	r3, r3, r1
 8012f86:	42ab      	cmp	r3, r5
 8012f88:	dcf2      	bgt.n	8012f70 <_printf_i+0x210>
 8012f8a:	e7eb      	b.n	8012f64 <_printf_i+0x204>
 8012f8c:	2500      	movs	r5, #0
 8012f8e:	f104 0619 	add.w	r6, r4, #25
 8012f92:	e7f5      	b.n	8012f80 <_printf_i+0x220>
 8012f94:	080139c9 	.word	0x080139c9
 8012f98:	080139da 	.word	0x080139da

08012f9c <__sflush_r>:
 8012f9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fa4:	0716      	lsls	r6, r2, #28
 8012fa6:	4605      	mov	r5, r0
 8012fa8:	460c      	mov	r4, r1
 8012faa:	d454      	bmi.n	8013056 <__sflush_r+0xba>
 8012fac:	684b      	ldr	r3, [r1, #4]
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	dc02      	bgt.n	8012fb8 <__sflush_r+0x1c>
 8012fb2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	dd48      	ble.n	801304a <__sflush_r+0xae>
 8012fb8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012fba:	2e00      	cmp	r6, #0
 8012fbc:	d045      	beq.n	801304a <__sflush_r+0xae>
 8012fbe:	2300      	movs	r3, #0
 8012fc0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012fc4:	682f      	ldr	r7, [r5, #0]
 8012fc6:	6a21      	ldr	r1, [r4, #32]
 8012fc8:	602b      	str	r3, [r5, #0]
 8012fca:	d030      	beq.n	801302e <__sflush_r+0x92>
 8012fcc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012fce:	89a3      	ldrh	r3, [r4, #12]
 8012fd0:	0759      	lsls	r1, r3, #29
 8012fd2:	d505      	bpl.n	8012fe0 <__sflush_r+0x44>
 8012fd4:	6863      	ldr	r3, [r4, #4]
 8012fd6:	1ad2      	subs	r2, r2, r3
 8012fd8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012fda:	b10b      	cbz	r3, 8012fe0 <__sflush_r+0x44>
 8012fdc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012fde:	1ad2      	subs	r2, r2, r3
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012fe4:	6a21      	ldr	r1, [r4, #32]
 8012fe6:	4628      	mov	r0, r5
 8012fe8:	47b0      	blx	r6
 8012fea:	1c43      	adds	r3, r0, #1
 8012fec:	89a3      	ldrh	r3, [r4, #12]
 8012fee:	d106      	bne.n	8012ffe <__sflush_r+0x62>
 8012ff0:	6829      	ldr	r1, [r5, #0]
 8012ff2:	291d      	cmp	r1, #29
 8012ff4:	d82b      	bhi.n	801304e <__sflush_r+0xb2>
 8012ff6:	4a2a      	ldr	r2, [pc, #168]	@ (80130a0 <__sflush_r+0x104>)
 8012ff8:	40ca      	lsrs	r2, r1
 8012ffa:	07d6      	lsls	r6, r2, #31
 8012ffc:	d527      	bpl.n	801304e <__sflush_r+0xb2>
 8012ffe:	2200      	movs	r2, #0
 8013000:	6062      	str	r2, [r4, #4]
 8013002:	04d9      	lsls	r1, r3, #19
 8013004:	6922      	ldr	r2, [r4, #16]
 8013006:	6022      	str	r2, [r4, #0]
 8013008:	d504      	bpl.n	8013014 <__sflush_r+0x78>
 801300a:	1c42      	adds	r2, r0, #1
 801300c:	d101      	bne.n	8013012 <__sflush_r+0x76>
 801300e:	682b      	ldr	r3, [r5, #0]
 8013010:	b903      	cbnz	r3, 8013014 <__sflush_r+0x78>
 8013012:	6560      	str	r0, [r4, #84]	@ 0x54
 8013014:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013016:	602f      	str	r7, [r5, #0]
 8013018:	b1b9      	cbz	r1, 801304a <__sflush_r+0xae>
 801301a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801301e:	4299      	cmp	r1, r3
 8013020:	d002      	beq.n	8013028 <__sflush_r+0x8c>
 8013022:	4628      	mov	r0, r5
 8013024:	f7ff fbf4 	bl	8012810 <_free_r>
 8013028:	2300      	movs	r3, #0
 801302a:	6363      	str	r3, [r4, #52]	@ 0x34
 801302c:	e00d      	b.n	801304a <__sflush_r+0xae>
 801302e:	2301      	movs	r3, #1
 8013030:	4628      	mov	r0, r5
 8013032:	47b0      	blx	r6
 8013034:	4602      	mov	r2, r0
 8013036:	1c50      	adds	r0, r2, #1
 8013038:	d1c9      	bne.n	8012fce <__sflush_r+0x32>
 801303a:	682b      	ldr	r3, [r5, #0]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d0c6      	beq.n	8012fce <__sflush_r+0x32>
 8013040:	2b1d      	cmp	r3, #29
 8013042:	d001      	beq.n	8013048 <__sflush_r+0xac>
 8013044:	2b16      	cmp	r3, #22
 8013046:	d11e      	bne.n	8013086 <__sflush_r+0xea>
 8013048:	602f      	str	r7, [r5, #0]
 801304a:	2000      	movs	r0, #0
 801304c:	e022      	b.n	8013094 <__sflush_r+0xf8>
 801304e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013052:	b21b      	sxth	r3, r3
 8013054:	e01b      	b.n	801308e <__sflush_r+0xf2>
 8013056:	690f      	ldr	r7, [r1, #16]
 8013058:	2f00      	cmp	r7, #0
 801305a:	d0f6      	beq.n	801304a <__sflush_r+0xae>
 801305c:	0793      	lsls	r3, r2, #30
 801305e:	680e      	ldr	r6, [r1, #0]
 8013060:	bf08      	it	eq
 8013062:	694b      	ldreq	r3, [r1, #20]
 8013064:	600f      	str	r7, [r1, #0]
 8013066:	bf18      	it	ne
 8013068:	2300      	movne	r3, #0
 801306a:	eba6 0807 	sub.w	r8, r6, r7
 801306e:	608b      	str	r3, [r1, #8]
 8013070:	f1b8 0f00 	cmp.w	r8, #0
 8013074:	dde9      	ble.n	801304a <__sflush_r+0xae>
 8013076:	6a21      	ldr	r1, [r4, #32]
 8013078:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801307a:	4643      	mov	r3, r8
 801307c:	463a      	mov	r2, r7
 801307e:	4628      	mov	r0, r5
 8013080:	47b0      	blx	r6
 8013082:	2800      	cmp	r0, #0
 8013084:	dc08      	bgt.n	8013098 <__sflush_r+0xfc>
 8013086:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801308a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801308e:	81a3      	strh	r3, [r4, #12]
 8013090:	f04f 30ff 	mov.w	r0, #4294967295
 8013094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013098:	4407      	add	r7, r0
 801309a:	eba8 0800 	sub.w	r8, r8, r0
 801309e:	e7e7      	b.n	8013070 <__sflush_r+0xd4>
 80130a0:	20400001 	.word	0x20400001

080130a4 <_fflush_r>:
 80130a4:	b538      	push	{r3, r4, r5, lr}
 80130a6:	690b      	ldr	r3, [r1, #16]
 80130a8:	4605      	mov	r5, r0
 80130aa:	460c      	mov	r4, r1
 80130ac:	b913      	cbnz	r3, 80130b4 <_fflush_r+0x10>
 80130ae:	2500      	movs	r5, #0
 80130b0:	4628      	mov	r0, r5
 80130b2:	bd38      	pop	{r3, r4, r5, pc}
 80130b4:	b118      	cbz	r0, 80130be <_fflush_r+0x1a>
 80130b6:	6a03      	ldr	r3, [r0, #32]
 80130b8:	b90b      	cbnz	r3, 80130be <_fflush_r+0x1a>
 80130ba:	f7ff f987 	bl	80123cc <__sinit>
 80130be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d0f3      	beq.n	80130ae <_fflush_r+0xa>
 80130c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80130c8:	07d0      	lsls	r0, r2, #31
 80130ca:	d404      	bmi.n	80130d6 <_fflush_r+0x32>
 80130cc:	0599      	lsls	r1, r3, #22
 80130ce:	d402      	bmi.n	80130d6 <_fflush_r+0x32>
 80130d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80130d2:	f7ff fb8c 	bl	80127ee <__retarget_lock_acquire_recursive>
 80130d6:	4628      	mov	r0, r5
 80130d8:	4621      	mov	r1, r4
 80130da:	f7ff ff5f 	bl	8012f9c <__sflush_r>
 80130de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80130e0:	07da      	lsls	r2, r3, #31
 80130e2:	4605      	mov	r5, r0
 80130e4:	d4e4      	bmi.n	80130b0 <_fflush_r+0xc>
 80130e6:	89a3      	ldrh	r3, [r4, #12]
 80130e8:	059b      	lsls	r3, r3, #22
 80130ea:	d4e1      	bmi.n	80130b0 <_fflush_r+0xc>
 80130ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80130ee:	f7ff fb7f 	bl	80127f0 <__retarget_lock_release_recursive>
 80130f2:	e7dd      	b.n	80130b0 <_fflush_r+0xc>

080130f4 <__swhatbuf_r>:
 80130f4:	b570      	push	{r4, r5, r6, lr}
 80130f6:	460c      	mov	r4, r1
 80130f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80130fc:	2900      	cmp	r1, #0
 80130fe:	b096      	sub	sp, #88	@ 0x58
 8013100:	4615      	mov	r5, r2
 8013102:	461e      	mov	r6, r3
 8013104:	da0d      	bge.n	8013122 <__swhatbuf_r+0x2e>
 8013106:	89a3      	ldrh	r3, [r4, #12]
 8013108:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801310c:	f04f 0100 	mov.w	r1, #0
 8013110:	bf14      	ite	ne
 8013112:	2340      	movne	r3, #64	@ 0x40
 8013114:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013118:	2000      	movs	r0, #0
 801311a:	6031      	str	r1, [r6, #0]
 801311c:	602b      	str	r3, [r5, #0]
 801311e:	b016      	add	sp, #88	@ 0x58
 8013120:	bd70      	pop	{r4, r5, r6, pc}
 8013122:	466a      	mov	r2, sp
 8013124:	f000 f848 	bl	80131b8 <_fstat_r>
 8013128:	2800      	cmp	r0, #0
 801312a:	dbec      	blt.n	8013106 <__swhatbuf_r+0x12>
 801312c:	9901      	ldr	r1, [sp, #4]
 801312e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013132:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013136:	4259      	negs	r1, r3
 8013138:	4159      	adcs	r1, r3
 801313a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801313e:	e7eb      	b.n	8013118 <__swhatbuf_r+0x24>

08013140 <__smakebuf_r>:
 8013140:	898b      	ldrh	r3, [r1, #12]
 8013142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013144:	079d      	lsls	r5, r3, #30
 8013146:	4606      	mov	r6, r0
 8013148:	460c      	mov	r4, r1
 801314a:	d507      	bpl.n	801315c <__smakebuf_r+0x1c>
 801314c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013150:	6023      	str	r3, [r4, #0]
 8013152:	6123      	str	r3, [r4, #16]
 8013154:	2301      	movs	r3, #1
 8013156:	6163      	str	r3, [r4, #20]
 8013158:	b003      	add	sp, #12
 801315a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801315c:	ab01      	add	r3, sp, #4
 801315e:	466a      	mov	r2, sp
 8013160:	f7ff ffc8 	bl	80130f4 <__swhatbuf_r>
 8013164:	9f00      	ldr	r7, [sp, #0]
 8013166:	4605      	mov	r5, r0
 8013168:	4639      	mov	r1, r7
 801316a:	4630      	mov	r0, r6
 801316c:	f7ff fbbc 	bl	80128e8 <_malloc_r>
 8013170:	b948      	cbnz	r0, 8013186 <__smakebuf_r+0x46>
 8013172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013176:	059a      	lsls	r2, r3, #22
 8013178:	d4ee      	bmi.n	8013158 <__smakebuf_r+0x18>
 801317a:	f023 0303 	bic.w	r3, r3, #3
 801317e:	f043 0302 	orr.w	r3, r3, #2
 8013182:	81a3      	strh	r3, [r4, #12]
 8013184:	e7e2      	b.n	801314c <__smakebuf_r+0xc>
 8013186:	89a3      	ldrh	r3, [r4, #12]
 8013188:	6020      	str	r0, [r4, #0]
 801318a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801318e:	81a3      	strh	r3, [r4, #12]
 8013190:	9b01      	ldr	r3, [sp, #4]
 8013192:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013196:	b15b      	cbz	r3, 80131b0 <__smakebuf_r+0x70>
 8013198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801319c:	4630      	mov	r0, r6
 801319e:	f000 f81d 	bl	80131dc <_isatty_r>
 80131a2:	b128      	cbz	r0, 80131b0 <__smakebuf_r+0x70>
 80131a4:	89a3      	ldrh	r3, [r4, #12]
 80131a6:	f023 0303 	bic.w	r3, r3, #3
 80131aa:	f043 0301 	orr.w	r3, r3, #1
 80131ae:	81a3      	strh	r3, [r4, #12]
 80131b0:	89a3      	ldrh	r3, [r4, #12]
 80131b2:	431d      	orrs	r5, r3
 80131b4:	81a5      	strh	r5, [r4, #12]
 80131b6:	e7cf      	b.n	8013158 <__smakebuf_r+0x18>

080131b8 <_fstat_r>:
 80131b8:	b538      	push	{r3, r4, r5, lr}
 80131ba:	4d07      	ldr	r5, [pc, #28]	@ (80131d8 <_fstat_r+0x20>)
 80131bc:	2300      	movs	r3, #0
 80131be:	4604      	mov	r4, r0
 80131c0:	4608      	mov	r0, r1
 80131c2:	4611      	mov	r1, r2
 80131c4:	602b      	str	r3, [r5, #0]
 80131c6:	f7ee ffac 	bl	8002122 <_fstat>
 80131ca:	1c43      	adds	r3, r0, #1
 80131cc:	d102      	bne.n	80131d4 <_fstat_r+0x1c>
 80131ce:	682b      	ldr	r3, [r5, #0]
 80131d0:	b103      	cbz	r3, 80131d4 <_fstat_r+0x1c>
 80131d2:	6023      	str	r3, [r4, #0]
 80131d4:	bd38      	pop	{r3, r4, r5, pc}
 80131d6:	bf00      	nop
 80131d8:	200120e8 	.word	0x200120e8

080131dc <_isatty_r>:
 80131dc:	b538      	push	{r3, r4, r5, lr}
 80131de:	4d06      	ldr	r5, [pc, #24]	@ (80131f8 <_isatty_r+0x1c>)
 80131e0:	2300      	movs	r3, #0
 80131e2:	4604      	mov	r4, r0
 80131e4:	4608      	mov	r0, r1
 80131e6:	602b      	str	r3, [r5, #0]
 80131e8:	f7ee ffab 	bl	8002142 <_isatty>
 80131ec:	1c43      	adds	r3, r0, #1
 80131ee:	d102      	bne.n	80131f6 <_isatty_r+0x1a>
 80131f0:	682b      	ldr	r3, [r5, #0]
 80131f2:	b103      	cbz	r3, 80131f6 <_isatty_r+0x1a>
 80131f4:	6023      	str	r3, [r4, #0]
 80131f6:	bd38      	pop	{r3, r4, r5, pc}
 80131f8:	200120e8 	.word	0x200120e8

080131fc <_sbrk_r>:
 80131fc:	b538      	push	{r3, r4, r5, lr}
 80131fe:	4d06      	ldr	r5, [pc, #24]	@ (8013218 <_sbrk_r+0x1c>)
 8013200:	2300      	movs	r3, #0
 8013202:	4604      	mov	r4, r0
 8013204:	4608      	mov	r0, r1
 8013206:	602b      	str	r3, [r5, #0]
 8013208:	f7ee ffb4 	bl	8002174 <_sbrk>
 801320c:	1c43      	adds	r3, r0, #1
 801320e:	d102      	bne.n	8013216 <_sbrk_r+0x1a>
 8013210:	682b      	ldr	r3, [r5, #0]
 8013212:	b103      	cbz	r3, 8013216 <_sbrk_r+0x1a>
 8013214:	6023      	str	r3, [r4, #0]
 8013216:	bd38      	pop	{r3, r4, r5, pc}
 8013218:	200120e8 	.word	0x200120e8

0801321c <_init>:
 801321c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801321e:	bf00      	nop
 8013220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013222:	bc08      	pop	{r3}
 8013224:	469e      	mov	lr, r3
 8013226:	4770      	bx	lr

08013228 <_fini>:
 8013228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801322a:	bf00      	nop
 801322c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801322e:	bc08      	pop	{r3}
 8013230:	469e      	mov	lr, r3
 8013232:	4770      	bx	lr
