{"Source Block": ["hdl/library/common/up_axi.v@89:99@HdlIdDef", "  reg             up_rsel = 'd0;\n  reg     [ 4:0]  up_rcount = 'd0;\n\n  // internal signals\n\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [31:0]  up_rdata_s;\n\n  // write channel interface\n\n"], "Clone Blocks": [["hdl/library/common/up_axi.v@90:100", "  reg     [ 4:0]  up_rcount = 'd0;\n\n  // internal signals\n\n  wire            up_wack_s;\n  wire            up_rack_s;\n  wire    [31:0]  up_rdata_s;\n\n  // write channel interface\n\n  assign up_axi_bresp = 2'd0;\n"]], "Diff Content": {"Delete": [[94, "  wire            up_wack_s;\n"]], "Add": []}}