Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jun 22 22:43:41 2020
| Host         : M3ENGINEERING running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.638        0.000                      0                 2222        0.037        0.000                      0                 2222        3.000        0.000                       0                   876  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  s_clk_20mhz          {0.000 25.000}       50.000          20.000          
  s_clk_7_37mhz        {0.000 67.820}       135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}       50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}       50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}       50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}       135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}       135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                         3.000        0.000                       0                     1  
  s_clk_20mhz          27.686        0.000                      0                 2073        0.037        0.000                      0                 2073       24.500        0.000                       0                   808  
  s_clk_7_37mhz       130.632        0.000                      0                  122        0.157        0.000                      0                  122       67.320        0.000                       0                    65  
  s_clk_clkfbout                                                                                                                                                   48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wiz_20mhz_virt_in      s_clk_20mhz                 29.793        0.000                      0                    5        0.205        0.000                      0                    5  
s_clk_20mhz            wiz_20mhz_virt_out           5.638        0.000                      0                   18       32.968        0.000                      0                   18  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       39.988        0.000                      0                    1       85.031        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             43.226        0.000                      0                    3        1.612        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.686ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.048ns  (logic 7.754ns (35.169%)  route 14.294ns (64.831%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 55.893 - 50.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.640     6.259    s_clk_20mhz_BUFG
    SLICE_X29Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.419     6.678 f  s_hex_3axis_temp_measurements_display_reg[58]/Q
                         net (fo=18, routed)          1.657     8.335    s_txt_xaxis_s16[2]
    SLICE_X33Y102        LUT1 (Prop_lut1_I0_O)        0.296     8.631 r  u_pmod_cls_custom_driver_i_261/O
                         net (fo=1, routed)           0.000     8.631    u_pmod_cls_custom_driver_i_261_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.181 r  u_pmod_cls_custom_driver_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.181    u_pmod_cls_custom_driver_i_103_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.515 r  u_pmod_cls_custom_driver_i_491/O[1]
                         net (fo=10, routed)          1.050    10.565    s_txt_xaxis_u160[6]
    SLICE_X35Y103        LUT5 (Prop_lut5_I1_O)        0.303    10.868 r  u_pmod_cls_custom_driver_i_1334/O
                         net (fo=1, routed)           0.000    10.868    u_pmod_cls_custom_driver_i_1334_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.418 r  u_pmod_cls_custom_driver_i_948/CO[3]
                         net (fo=1, routed)           0.000    11.418    u_pmod_cls_custom_driver_i_948_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.657 r  u_pmod_cls_custom_driver_i_517/O[2]
                         net (fo=3, routed)           1.112    12.768    u_pmod_cls_custom_driver_i_517_n_5
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.330    13.098 r  u_pmod_cls_custom_driver_i_525/O
                         net (fo=2, routed)           0.178    13.276    u_pmod_cls_custom_driver_i_525_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.326    13.602 r  u_pmod_cls_custom_driver_i_221/O
                         net (fo=2, routed)           0.431    14.033    u_pmod_cls_custom_driver_i_221_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I0_O)        0.124    14.157 r  u_pmod_cls_custom_driver_i_225/O
                         net (fo=1, routed)           0.000    14.157    u_pmod_cls_custom_driver_i_225_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.735 r  u_pmod_cls_custom_driver_i_90/O[2]
                         net (fo=19, routed)          1.636    16.371    u_pmod_cls_custom_driver_i_90_n_5
    SLICE_X35Y108        LUT3 (Prop_lut3_I0_O)        0.330    16.701 r  u_pmod_cls_custom_driver_i_974/O
                         net (fo=2, routed)           0.637    17.338    u_pmod_cls_custom_driver_i_974_n_0
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.327    17.665 r  u_pmod_cls_custom_driver_i_977/O
                         net (fo=1, routed)           0.000    17.665    u_pmod_cls_custom_driver_i_977_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.066 r  u_pmod_cls_custom_driver_i_541/CO[3]
                         net (fo=1, routed)           0.000    18.066    u_pmod_cls_custom_driver_i_541_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.305 r  u_pmod_cls_custom_driver_i_232/O[2]
                         net (fo=3, routed)           0.573    18.878    u_pmod_cls_custom_driver_i_232_n_5
    SLICE_X35Y107        LUT4 (Prop_lut4_I0_O)        0.302    19.180 r  u_pmod_cls_custom_driver_i_534/O
                         net (fo=1, routed)           0.529    19.709    u_pmod_cls_custom_driver_i_534_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.107 r  u_pmod_cls_custom_driver_i_227/CO[3]
                         net (fo=1, routed)           0.000    20.107    u_pmod_cls_custom_driver_i_227_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.264 f  u_pmod_cls_custom_driver_i_92/CO[1]
                         net (fo=4, routed)           1.109    21.373    u_pmod_cls_custom_driver_i_92_n_2
    SLICE_X31Y108        LUT4 (Prop_lut4_I0_O)        0.357    21.730 r  u_pmod_cls_custom_driver_i_91/O
                         net (fo=7, routed)           0.353    22.084    u_pmod_cls_custom_driver_i_91_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I4_O)        0.326    22.410 r  u_pmod_cls_custom_driver_i_937/O
                         net (fo=5, routed)           0.446    22.856    u_pmod_cls_custom_driver_i_937_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I1_O)        0.124    22.980 r  u_pmod_cls_custom_driver_i_505/O
                         net (fo=2, routed)           0.819    23.799    u_pmod_cls_custom_driver_i_505_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    23.923 f  u_pmod_cls_custom_driver_i_500/O
                         net (fo=1, routed)           0.817    24.739    u_pmod_cls_custom_driver_i_500_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    24.863 r  u_pmod_cls_custom_driver_i_211/O
                         net (fo=4, routed)           0.653    25.516    u_pmod_cls_custom_driver_i_211_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.124    25.640 r  u_pmod_cls_custom_driver_i_217/O
                         net (fo=1, routed)           0.497    26.137    u_pmod_cls_custom_driver_i_217_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.124    26.261 r  u_pmod_cls_custom_driver_i_89/O
                         net (fo=2, routed)           0.447    26.709    u_pmod_cls_custom_driver_i_89_n_0
    SLICE_X31Y108        LUT5 (Prop_lut5_I1_O)        0.124    26.833 r  u_pmod_cls_custom_driver_i_11/O
                         net (fo=1, routed)           1.350    28.182    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[89]
    SLICE_X12Y108        LUT4 (Prop_lut4_I0_O)        0.124    28.306 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[89]_i_1/O
                         net (fo=1, routed)           0.000    28.306    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[89]
    SLICE_X12Y108        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.507    55.893    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y108        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]/C
                         clock pessimism              0.232    56.125    
                         clock uncertainty           -0.210    55.915    
    SLICE_X12Y108        FDRE (Setup_fdre_C_D)        0.077    55.992    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[89]
  -------------------------------------------------------------------
                         required time                         55.992    
                         arrival time                         -28.306    
  -------------------------------------------------------------------
                         slack                                 27.686    

Slack (MET) :             27.703ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.035ns  (logic 7.754ns (35.190%)  route 14.281ns (64.810%))
  Logic Levels:           26  (CARRY4=9 LUT1=1 LUT3=1 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 55.893 - 50.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.640     6.259    s_clk_20mhz_BUFG
    SLICE_X29Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.419     6.678 f  s_hex_3axis_temp_measurements_display_reg[58]/Q
                         net (fo=18, routed)          1.657     8.335    s_txt_xaxis_s16[2]
    SLICE_X33Y102        LUT1 (Prop_lut1_I0_O)        0.296     8.631 r  u_pmod_cls_custom_driver_i_261/O
                         net (fo=1, routed)           0.000     8.631    u_pmod_cls_custom_driver_i_261_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.181 r  u_pmod_cls_custom_driver_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.181    u_pmod_cls_custom_driver_i_103_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.515 r  u_pmod_cls_custom_driver_i_491/O[1]
                         net (fo=10, routed)          1.050    10.565    s_txt_xaxis_u160[6]
    SLICE_X35Y103        LUT5 (Prop_lut5_I1_O)        0.303    10.868 r  u_pmod_cls_custom_driver_i_1334/O
                         net (fo=1, routed)           0.000    10.868    u_pmod_cls_custom_driver_i_1334_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.418 r  u_pmod_cls_custom_driver_i_948/CO[3]
                         net (fo=1, routed)           0.000    11.418    u_pmod_cls_custom_driver_i_948_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.657 r  u_pmod_cls_custom_driver_i_517/O[2]
                         net (fo=3, routed)           1.112    12.768    u_pmod_cls_custom_driver_i_517_n_5
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.330    13.098 r  u_pmod_cls_custom_driver_i_525/O
                         net (fo=2, routed)           0.178    13.276    u_pmod_cls_custom_driver_i_525_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I4_O)        0.326    13.602 r  u_pmod_cls_custom_driver_i_221/O
                         net (fo=2, routed)           0.431    14.033    u_pmod_cls_custom_driver_i_221_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I0_O)        0.124    14.157 r  u_pmod_cls_custom_driver_i_225/O
                         net (fo=1, routed)           0.000    14.157    u_pmod_cls_custom_driver_i_225_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.735 r  u_pmod_cls_custom_driver_i_90/O[2]
                         net (fo=19, routed)          1.636    16.371    u_pmod_cls_custom_driver_i_90_n_5
    SLICE_X35Y108        LUT3 (Prop_lut3_I0_O)        0.330    16.701 r  u_pmod_cls_custom_driver_i_974/O
                         net (fo=2, routed)           0.637    17.338    u_pmod_cls_custom_driver_i_974_n_0
    SLICE_X35Y108        LUT4 (Prop_lut4_I3_O)        0.327    17.665 r  u_pmod_cls_custom_driver_i_977/O
                         net (fo=1, routed)           0.000    17.665    u_pmod_cls_custom_driver_i_977_n_0
    SLICE_X35Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.066 r  u_pmod_cls_custom_driver_i_541/CO[3]
                         net (fo=1, routed)           0.000    18.066    u_pmod_cls_custom_driver_i_541_n_0
    SLICE_X35Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.305 r  u_pmod_cls_custom_driver_i_232/O[2]
                         net (fo=3, routed)           0.573    18.878    u_pmod_cls_custom_driver_i_232_n_5
    SLICE_X35Y107        LUT4 (Prop_lut4_I0_O)        0.302    19.180 r  u_pmod_cls_custom_driver_i_534/O
                         net (fo=1, routed)           0.529    19.709    u_pmod_cls_custom_driver_i_534_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.107 r  u_pmod_cls_custom_driver_i_227/CO[3]
                         net (fo=1, routed)           0.000    20.107    u_pmod_cls_custom_driver_i_227_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.264 f  u_pmod_cls_custom_driver_i_92/CO[1]
                         net (fo=4, routed)           1.109    21.373    u_pmod_cls_custom_driver_i_92_n_2
    SLICE_X31Y108        LUT4 (Prop_lut4_I0_O)        0.357    21.730 r  u_pmod_cls_custom_driver_i_91/O
                         net (fo=7, routed)           0.353    22.084    u_pmod_cls_custom_driver_i_91_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I4_O)        0.326    22.410 r  u_pmod_cls_custom_driver_i_937/O
                         net (fo=5, routed)           0.446    22.856    u_pmod_cls_custom_driver_i_937_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I1_O)        0.124    22.980 r  u_pmod_cls_custom_driver_i_505/O
                         net (fo=2, routed)           0.819    23.799    u_pmod_cls_custom_driver_i_505_n_0
    SLICE_X34Y110        LUT6 (Prop_lut6_I0_O)        0.124    23.923 f  u_pmod_cls_custom_driver_i_500/O
                         net (fo=1, routed)           0.817    24.739    u_pmod_cls_custom_driver_i_500_n_0
    SLICE_X33Y110        LUT6 (Prop_lut6_I0_O)        0.124    24.863 r  u_pmod_cls_custom_driver_i_211/O
                         net (fo=4, routed)           0.653    25.516    u_pmod_cls_custom_driver_i_211_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I0_O)        0.124    25.640 r  u_pmod_cls_custom_driver_i_217/O
                         net (fo=1, routed)           0.497    26.137    u_pmod_cls_custom_driver_i_217_n_0
    SLICE_X32Y111        LUT5 (Prop_lut5_I4_O)        0.124    26.261 r  u_pmod_cls_custom_driver_i_89/O
                         net (fo=2, routed)           0.314    26.576    u_pmod_cls_custom_driver_i_89_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.124    26.700 r  u_pmod_cls_custom_driver_i_10/O
                         net (fo=1, routed)           1.470    28.169    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[90]
    SLICE_X12Y108        LUT4 (Prop_lut4_I0_O)        0.124    28.293 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[90]_i_1/O
                         net (fo=1, routed)           0.000    28.293    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[90]
    SLICE_X12Y108        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.507    55.893    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y108        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]/C
                         clock pessimism              0.232    56.125    
                         clock uncertainty           -0.210    55.915    
    SLICE_X12Y108        FDRE (Setup_fdre_C_D)        0.081    55.996    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[90]
  -------------------------------------------------------------------
                         required time                         55.996    
                         arrival time                         -28.293    
  -------------------------------------------------------------------
                         slack                                 27.703    

Slack (MET) :             27.991ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.694ns  (logic 8.275ns (38.145%)  route 13.419ns (61.855%))
  Logic Levels:           27  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.893ns = ( 55.893 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     6.716 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=18, routed)          1.181     7.896    s_txt_zaxis_s16[0]
    SLICE_X15Y97         LUT1 (Prop_lut1_I0_O)        0.124     8.020 r  u_pmod_cls_custom_driver_i_781/O
                         net (fo=1, routed)           0.696     8.716    u_pmod_cls_custom_driver_i_781_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.311 r  u_pmod_cls_custom_driver_i_381/CO[3]
                         net (fo=1, routed)           0.000     9.311    u_pmod_cls_custom_driver_i_381_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.634 r  u_pmod_cls_custom_driver_i_713/O[1]
                         net (fo=11, routed)          1.201    10.835    s_txt_zaxis_u160[6]
    SLICE_X13Y100        LUT5 (Prop_lut5_I1_O)        0.306    11.141 r  u_pmod_cls_custom_driver_i_1436/O
                         net (fo=1, routed)           0.000    11.141    u_pmod_cls_custom_driver_i_1436_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.691 r  u_pmod_cls_custom_driver_i_1175/CO[3]
                         net (fo=1, routed)           0.000    11.691    u_pmod_cls_custom_driver_i_1175_n_0
    SLICE_X13Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.930 r  u_pmod_cls_custom_driver_i_759/O[2]
                         net (fo=3, routed)           0.840    12.769    u_pmod_cls_custom_driver_i_759_n_5
    SLICE_X14Y99         LUT5 (Prop_lut5_I4_O)        0.326    13.095 r  u_pmod_cls_custom_driver_i_767/O
                         net (fo=2, routed)           0.825    13.920    u_pmod_cls_custom_driver_i_767_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I4_O)        0.328    14.248 r  u_pmod_cls_custom_driver_i_366/O
                         net (fo=2, routed)           0.303    14.552    u_pmod_cls_custom_driver_i_366_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.124    14.676 r  u_pmod_cls_custom_driver_i_370/O
                         net (fo=1, routed)           0.000    14.676    u_pmod_cls_custom_driver_i_370_n_0
    SLICE_X15Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.226 r  u_pmod_cls_custom_driver_i_146/CO[3]
                         net (fo=1, routed)           0.000    15.226    u_pmod_cls_custom_driver_i_146_n_0
    SLICE_X15Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.560 f  u_pmod_cls_custom_driver_i_345/O[1]
                         net (fo=20, routed)          1.329    16.889    u_pmod_cls_custom_driver_i_345_n_6
    SLICE_X14Y107        LUT3 (Prop_lut3_I1_O)        0.303    17.192 r  u_pmod_cls_custom_driver_i_743/O
                         net (fo=2, routed)           0.511    17.703    u_pmod_cls_custom_driver_i_743_n_0
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124    17.827 r  u_pmod_cls_custom_driver_i_747/O
                         net (fo=1, routed)           0.000    17.827    u_pmod_cls_custom_driver_i_747_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.340 r  u_pmod_cls_custom_driver_i_357/CO[3]
                         net (fo=1, routed)           0.000    18.340    u_pmod_cls_custom_driver_i_357_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.559 r  u_pmod_cls_custom_driver_i_145/O[0]
                         net (fo=3, routed)           0.574    19.133    u_pmod_cls_custom_driver_i_145_n_7
    SLICE_X14Y106        LUT4 (Prop_lut4_I0_O)        0.295    19.428 r  u_pmod_cls_custom_driver_i_354/O
                         net (fo=1, routed)           0.473    19.901    u_pmod_cls_custom_driver_i_354_n_0
    SLICE_X13Y106        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    20.366 f  u_pmod_cls_custom_driver_i_144/CO[1]
                         net (fo=6, routed)           0.835    21.200    u_pmod_cls_custom_driver_i_144_n_2
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.357    21.557 r  u_pmod_cls_custom_driver_i_722/O
                         net (fo=8, routed)           0.327    21.885    u_pmod_cls_custom_driver_i_722_n_0
    SLICE_X15Y107        LUT6 (Prop_lut6_I2_O)        0.326    22.211 r  u_pmod_cls_custom_driver_i_1414/O
                         net (fo=2, routed)           0.469    22.680    u_pmod_cls_custom_driver_i_1414_n_0
    SLICE_X15Y107        LUT5 (Prop_lut5_I3_O)        0.118    22.798 r  u_pmod_cls_custom_driver_i_1138/O
                         net (fo=2, routed)           0.832    23.630    u_pmod_cls_custom_driver_i_1138_n_0
    SLICE_X14Y108        LUT6 (Prop_lut6_I0_O)        0.326    23.956 r  u_pmod_cls_custom_driver_i_724/O
                         net (fo=1, routed)           0.670    24.626    u_pmod_cls_custom_driver_i_724_n_0
    SLICE_X14Y108        LUT6 (Prop_lut6_I1_O)        0.124    24.750 r  u_pmod_cls_custom_driver_i_348/O
                         net (fo=3, routed)           0.464    25.214    u_pmod_cls_custom_driver_i_348_n_0
    SLICE_X14Y108        LUT5 (Prop_lut5_I0_O)        0.150    25.364 r  u_pmod_cls_custom_driver_i_346/O
                         net (fo=2, routed)           0.722    26.086    u_pmod_cls_custom_driver_i_346_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.328    26.414 r  u_pmod_cls_custom_driver_i_142/O
                         net (fo=3, routed)           0.162    26.576    u_pmod_cls_custom_driver_i_142_n_0
    SLICE_X13Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.700 r  u_pmod_cls_custom_driver_i_139/O
                         net (fo=1, routed)           0.572    27.272    u_pmod_cls_custom_driver_i_139_n_0
    SLICE_X13Y108        LUT2 (Prop_lut2_I1_O)        0.124    27.396 r  u_pmod_cls_custom_driver_i_44/O
                         net (fo=1, routed)           0.433    27.829    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[91]
    SLICE_X13Y108        LUT4 (Prop_lut4_I1_O)        0.124    27.953 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[91]_i_1/O
                         net (fo=1, routed)           0.000    27.953    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[91]
    SLICE_X13Y108        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.507    55.893    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X13Y108        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]/C
                         clock pessimism              0.232    56.125    
                         clock uncertainty           -0.210    55.915    
    SLICE_X13Y108        FDRE (Setup_fdre_C_D)        0.029    55.944    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[91]
  -------------------------------------------------------------------
                         required time                         55.944    
                         arrival time                         -27.953    
  -------------------------------------------------------------------
                         slack                                 27.991    

Slack (MET) :             28.301ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.537ns  (logic 7.589ns (35.238%)  route 13.948ns (64.762%))
  Logic Levels:           26  (CARRY4=11 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 55.915 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X30Y93         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     6.778 f  s_hex_3axis_temp_measurements_display_reg[41]/Q
                         net (fo=15, routed)          0.970     7.748    s_txt_yaxis_s16[1]
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.872 r  u_pmod_cls_custom_driver_i_674/O
                         net (fo=1, routed)           0.000     7.872    u_pmod_cls_custom_driver_i_674_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.404 r  u_pmod_cls_custom_driver_i_322/CO[3]
                         net (fo=1, routed)           0.000     8.404    u_pmod_cls_custom_driver_i_322_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.738 r  u_pmod_cls_custom_driver_i_602/O[1]
                         net (fo=11, routed)          1.060     9.798    s_txt_yaxis_u160[6]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.303    10.101 r  u_pmod_cls_custom_driver_i_1380/O
                         net (fo=1, routed)           0.000    10.101    u_pmod_cls_custom_driver_i_1380_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  u_pmod_cls_custom_driver_i_1046/CO[3]
                         net (fo=1, routed)           0.000    10.634    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  u_pmod_cls_custom_driver_i_628/CO[3]
                         net (fo=1, routed)           0.000    10.751    u_pmod_cls_custom_driver_i_628_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.970 r  u_pmod_cls_custom_driver_i_640/O[0]
                         net (fo=3, routed)           0.857    11.827    u_pmod_cls_custom_driver_i_640_n_7
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.295    12.122 r  u_pmod_cls_custom_driver_i_631/O
                         net (fo=2, routed)           0.668    12.790    u_pmod_cls_custom_driver_i_631_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.914 r  u_pmod_cls_custom_driver_i_292/O
                         net (fo=2, routed)           0.700    13.614    u_pmod_cls_custom_driver_i_292_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  u_pmod_cls_custom_driver_i_296/O
                         net (fo=1, routed)           0.000    13.738    u_pmod_cls_custom_driver_i_296_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.139 r  u_pmod_cls_custom_driver_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.139    u_pmod_cls_custom_driver_i_119_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.452 r  u_pmod_cls_custom_driver_i_283/O[3]
                         net (fo=14, routed)          0.957    15.409    u_pmod_cls_custom_driver_i_283_n_4
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.336    15.745 r  u_pmod_cls_custom_driver_i_1073/O
                         net (fo=2, routed)           0.783    16.528    u_pmod_cls_custom_driver_i_1073_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    17.116 r  u_pmod_cls_custom_driver_i_652/CO[3]
                         net (fo=1, routed)           0.000    17.116    u_pmod_cls_custom_driver_i_652_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.450 r  u_pmod_cls_custom_driver_i_305/O[1]
                         net (fo=3, routed)           0.607    18.058    u_pmod_cls_custom_driver_i_305_n_6
    SLICE_X42Y96         LUT4 (Prop_lut4_I0_O)        0.303    18.361 r  u_pmod_cls_custom_driver_i_646/O
                         net (fo=1, routed)           0.624    18.985    u_pmod_cls_custom_driver_i_646_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.492 r  u_pmod_cls_custom_driver_i_300/CO[3]
                         net (fo=1, routed)           0.000    19.492    u_pmod_cls_custom_driver_i_300_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.649 f  u_pmod_cls_custom_driver_i_121/CO[1]
                         net (fo=4, routed)           0.973    20.622    u_pmod_cls_custom_driver_i_121_n_2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.329    20.951 r  u_pmod_cls_custom_driver_i_120/O
                         net (fo=7, routed)           0.749    21.699    u_pmod_cls_custom_driver_i_120_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.823 r  u_pmod_cls_custom_driver_i_1036/O
                         net (fo=5, routed)           0.541    22.364    u_pmod_cls_custom_driver_i_1036_n_0
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124    22.488 r  u_pmod_cls_custom_driver_i_613/O
                         net (fo=3, routed)           0.830    23.318    u_pmod_cls_custom_driver_i_613_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I2_O)        0.152    23.470 r  u_pmod_cls_custom_driver_i_612/O
                         net (fo=1, routed)           0.652    24.122    u_pmod_cls_custom_driver_i_612_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.326    24.448 f  u_pmod_cls_custom_driver_i_284/O
                         net (fo=4, routed)           0.681    25.130    u_pmod_cls_custom_driver_i_284_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  u_pmod_cls_custom_driver_i_114/O
                         net (fo=3, routed)           1.025    26.279    u_pmod_cls_custom_driver_i_114_n_0
    SLICE_X36Y97         LUT6 (Prop_lut6_I2_O)        0.124    26.403 r  u_pmod_cls_custom_driver_i_26/O
                         net (fo=1, routed)           1.270    27.672    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[27]
    SLICE_X10Y97         LUT4 (Prop_lut4_I0_O)        0.124    27.796 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[27]_i_1/O
                         net (fo=1, routed)           0.000    27.796    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[27]
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.528    55.915    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]/C
                         clock pessimism              0.311    56.226    
                         clock uncertainty           -0.210    56.016    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081    56.097    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         56.097    
                         arrival time                         -27.796    
  -------------------------------------------------------------------
                         slack                                 28.301    

Slack (MET) :             28.432ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.403ns  (logic 7.713ns (36.037%)  route 13.690ns (63.963%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X30Y93         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     6.778 f  s_hex_3axis_temp_measurements_display_reg[41]/Q
                         net (fo=15, routed)          0.970     7.748    s_txt_yaxis_s16[1]
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.872 r  u_pmod_cls_custom_driver_i_674/O
                         net (fo=1, routed)           0.000     7.872    u_pmod_cls_custom_driver_i_674_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.404 r  u_pmod_cls_custom_driver_i_322/CO[3]
                         net (fo=1, routed)           0.000     8.404    u_pmod_cls_custom_driver_i_322_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.738 r  u_pmod_cls_custom_driver_i_602/O[1]
                         net (fo=11, routed)          1.060     9.798    s_txt_yaxis_u160[6]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.303    10.101 r  u_pmod_cls_custom_driver_i_1380/O
                         net (fo=1, routed)           0.000    10.101    u_pmod_cls_custom_driver_i_1380_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  u_pmod_cls_custom_driver_i_1046/CO[3]
                         net (fo=1, routed)           0.000    10.634    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  u_pmod_cls_custom_driver_i_628/CO[3]
                         net (fo=1, routed)           0.000    10.751    u_pmod_cls_custom_driver_i_628_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.970 r  u_pmod_cls_custom_driver_i_640/O[0]
                         net (fo=3, routed)           0.857    11.827    u_pmod_cls_custom_driver_i_640_n_7
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.295    12.122 r  u_pmod_cls_custom_driver_i_631/O
                         net (fo=2, routed)           0.668    12.790    u_pmod_cls_custom_driver_i_631_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.914 r  u_pmod_cls_custom_driver_i_292/O
                         net (fo=2, routed)           0.700    13.614    u_pmod_cls_custom_driver_i_292_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  u_pmod_cls_custom_driver_i_296/O
                         net (fo=1, routed)           0.000    13.738    u_pmod_cls_custom_driver_i_296_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.139 r  u_pmod_cls_custom_driver_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.139    u_pmod_cls_custom_driver_i_119_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.452 r  u_pmod_cls_custom_driver_i_283/O[3]
                         net (fo=14, routed)          0.957    15.409    u_pmod_cls_custom_driver_i_283_n_4
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.336    15.745 r  u_pmod_cls_custom_driver_i_1073/O
                         net (fo=2, routed)           0.783    16.528    u_pmod_cls_custom_driver_i_1073_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    17.116 r  u_pmod_cls_custom_driver_i_652/CO[3]
                         net (fo=1, routed)           0.000    17.116    u_pmod_cls_custom_driver_i_652_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.450 r  u_pmod_cls_custom_driver_i_305/O[1]
                         net (fo=3, routed)           0.607    18.058    u_pmod_cls_custom_driver_i_305_n_6
    SLICE_X42Y96         LUT4 (Prop_lut4_I0_O)        0.303    18.361 r  u_pmod_cls_custom_driver_i_646/O
                         net (fo=1, routed)           0.624    18.985    u_pmod_cls_custom_driver_i_646_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.492 r  u_pmod_cls_custom_driver_i_300/CO[3]
                         net (fo=1, routed)           0.000    19.492    u_pmod_cls_custom_driver_i_300_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.649 f  u_pmod_cls_custom_driver_i_121/CO[1]
                         net (fo=4, routed)           0.973    20.622    u_pmod_cls_custom_driver_i_121_n_2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.329    20.951 r  u_pmod_cls_custom_driver_i_120/O
                         net (fo=7, routed)           0.749    21.699    u_pmod_cls_custom_driver_i_120_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.823 r  u_pmod_cls_custom_driver_i_1036/O
                         net (fo=5, routed)           0.541    22.364    u_pmod_cls_custom_driver_i_1036_n_0
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124    22.488 r  u_pmod_cls_custom_driver_i_613/O
                         net (fo=3, routed)           0.830    23.318    u_pmod_cls_custom_driver_i_613_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I2_O)        0.152    23.470 r  u_pmod_cls_custom_driver_i_612/O
                         net (fo=1, routed)           0.652    24.122    u_pmod_cls_custom_driver_i_612_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.326    24.448 f  u_pmod_cls_custom_driver_i_284/O
                         net (fo=4, routed)           0.681    25.130    u_pmod_cls_custom_driver_i_284_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  u_pmod_cls_custom_driver_i_114/O
                         net (fo=3, routed)           0.583    25.836    u_pmod_cls_custom_driver_i_114_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.124    25.960 r  u_pmod_cls_custom_driver_i_118/O
                         net (fo=2, routed)           0.172    26.132    u_pmod_cls_custom_driver_i_118_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I1_O)        0.124    26.256 r  u_pmod_cls_custom_driver_i_28/O
                         net (fo=1, routed)           1.282    27.538    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[25]
    SLICE_X8Y97          LUT4 (Prop_lut4_I0_O)        0.124    27.662 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[25]_i_1/O
                         net (fo=1, routed)           0.000    27.662    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[25]
    SLICE_X8Y97          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.525    55.912    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y97          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.081    56.094    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]
  -------------------------------------------------------------------
                         required time                         56.094    
                         arrival time                         -27.662    
  -------------------------------------------------------------------
                         slack                                 28.432    

Slack (MET) :             28.580ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.254ns  (logic 7.713ns (36.290%)  route 13.541ns (63.710%))
  Logic Levels:           27  (CARRY4=11 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 55.915 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X30Y93         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.518     6.778 f  s_hex_3axis_temp_measurements_display_reg[41]/Q
                         net (fo=15, routed)          0.970     7.748    s_txt_yaxis_s16[1]
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.124     7.872 r  u_pmod_cls_custom_driver_i_674/O
                         net (fo=1, routed)           0.000     7.872    u_pmod_cls_custom_driver_i_674_n_0
    SLICE_X36Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.404 r  u_pmod_cls_custom_driver_i_322/CO[3]
                         net (fo=1, routed)           0.000     8.404    u_pmod_cls_custom_driver_i_322_n_0
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.738 r  u_pmod_cls_custom_driver_i_602/O[1]
                         net (fo=11, routed)          1.060     9.798    s_txt_yaxis_u160[6]
    SLICE_X38Y93         LUT5 (Prop_lut5_I1_O)        0.303    10.101 r  u_pmod_cls_custom_driver_i_1380/O
                         net (fo=1, routed)           0.000    10.101    u_pmod_cls_custom_driver_i_1380_n_0
    SLICE_X38Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.634 r  u_pmod_cls_custom_driver_i_1046/CO[3]
                         net (fo=1, routed)           0.000    10.634    u_pmod_cls_custom_driver_i_1046_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.751 r  u_pmod_cls_custom_driver_i_628/CO[3]
                         net (fo=1, routed)           0.000    10.751    u_pmod_cls_custom_driver_i_628_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.970 r  u_pmod_cls_custom_driver_i_640/O[0]
                         net (fo=3, routed)           0.857    11.827    u_pmod_cls_custom_driver_i_640_n_7
    SLICE_X37Y96         LUT5 (Prop_lut5_I4_O)        0.295    12.122 r  u_pmod_cls_custom_driver_i_631/O
                         net (fo=2, routed)           0.668    12.790    u_pmod_cls_custom_driver_i_631_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.124    12.914 r  u_pmod_cls_custom_driver_i_292/O
                         net (fo=2, routed)           0.700    13.614    u_pmod_cls_custom_driver_i_292_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.738 r  u_pmod_cls_custom_driver_i_296/O
                         net (fo=1, routed)           0.000    13.738    u_pmod_cls_custom_driver_i_296_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.139 r  u_pmod_cls_custom_driver_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.139    u_pmod_cls_custom_driver_i_119_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.452 r  u_pmod_cls_custom_driver_i_283/O[3]
                         net (fo=14, routed)          0.957    15.409    u_pmod_cls_custom_driver_i_283_n_4
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.336    15.745 r  u_pmod_cls_custom_driver_i_1073/O
                         net (fo=2, routed)           0.783    16.528    u_pmod_cls_custom_driver_i_1073_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    17.116 r  u_pmod_cls_custom_driver_i_652/CO[3]
                         net (fo=1, routed)           0.000    17.116    u_pmod_cls_custom_driver_i_652_n_0
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.450 r  u_pmod_cls_custom_driver_i_305/O[1]
                         net (fo=3, routed)           0.607    18.058    u_pmod_cls_custom_driver_i_305_n_6
    SLICE_X42Y96         LUT4 (Prop_lut4_I0_O)        0.303    18.361 r  u_pmod_cls_custom_driver_i_646/O
                         net (fo=1, routed)           0.624    18.985    u_pmod_cls_custom_driver_i_646_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.492 r  u_pmod_cls_custom_driver_i_300/CO[3]
                         net (fo=1, routed)           0.000    19.492    u_pmod_cls_custom_driver_i_300_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.649 f  u_pmod_cls_custom_driver_i_121/CO[1]
                         net (fo=4, routed)           0.973    20.622    u_pmod_cls_custom_driver_i_121_n_2
    SLICE_X35Y97         LUT4 (Prop_lut4_I0_O)        0.329    20.951 r  u_pmod_cls_custom_driver_i_120/O
                         net (fo=7, routed)           0.749    21.699    u_pmod_cls_custom_driver_i_120_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.823 r  u_pmod_cls_custom_driver_i_1036/O
                         net (fo=5, routed)           0.541    22.364    u_pmod_cls_custom_driver_i_1036_n_0
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.124    22.488 r  u_pmod_cls_custom_driver_i_613/O
                         net (fo=3, routed)           0.830    23.318    u_pmod_cls_custom_driver_i_613_n_0
    SLICE_X36Y98         LUT3 (Prop_lut3_I2_O)        0.152    23.470 r  u_pmod_cls_custom_driver_i_612/O
                         net (fo=1, routed)           0.652    24.122    u_pmod_cls_custom_driver_i_612_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.326    24.448 f  u_pmod_cls_custom_driver_i_284/O
                         net (fo=4, routed)           0.681    25.130    u_pmod_cls_custom_driver_i_284_n_0
    SLICE_X36Y98         LUT6 (Prop_lut6_I3_O)        0.124    25.254 r  u_pmod_cls_custom_driver_i_114/O
                         net (fo=3, routed)           0.583    25.836    u_pmod_cls_custom_driver_i_114_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.124    25.960 r  u_pmod_cls_custom_driver_i_118/O
                         net (fo=2, routed)           0.169    26.129    u_pmod_cls_custom_driver_i_118_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I1_O)        0.124    26.253 r  u_pmod_cls_custom_driver_i_27/O
                         net (fo=1, routed)           1.136    27.389    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[26]
    SLICE_X10Y97         LUT4 (Prop_lut4_I0_O)        0.124    27.513 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[26]_i_1/O
                         net (fo=1, routed)           0.000    27.513    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[26]
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.528    55.915    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y97         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]/C
                         clock pessimism              0.311    56.226    
                         clock uncertainty           -0.210    56.016    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.077    56.093    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[26]
  -------------------------------------------------------------------
                         required time                         56.093    
                         arrival time                         -27.513    
  -------------------------------------------------------------------
                         slack                                 28.580    

Slack (MET) :             29.183ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.704ns  (logic 8.050ns (38.882%)  route 12.654ns (61.118%))
  Logic Levels:           28  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.644     6.263    s_clk_20mhz_BUFG
    SLICE_X9Y90          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456     6.719 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.632     7.350    s_txt_temp_s16[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.474 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.379     7.854    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.434 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.434    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.656 r  u_pmod_cls_custom_driver_i_825/O[0]
                         net (fo=10, routed)          1.242     9.898    s_txt_temp_u160[5]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.299    10.197 r  u_pmod_cls_custom_driver_i_1580/O
                         net (fo=1, routed)           0.000    10.197    u_pmod_cls_custom_driver_i_1580_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.747 r  u_pmod_cls_custom_driver_i_1471/CO[3]
                         net (fo=1, routed)           0.000    10.747    u_pmod_cls_custom_driver_i_1471_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.861    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.100 r  u_pmod_cls_custom_driver_i_850/O[2]
                         net (fo=3, routed)           0.825    11.924    u_pmod_cls_custom_driver_i_850_n_5
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.330    12.254 r  u_pmod_cls_custom_driver_i_858/O
                         net (fo=2, routed)           0.794    13.048    u_pmod_cls_custom_driver_i_858_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.326    13.374 r  u_pmod_cls_custom_driver_i_414/O
                         net (fo=2, routed)           0.317    13.692    u_pmod_cls_custom_driver_i_414_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.816 r  u_pmod_cls_custom_driver_i_418/O
                         net (fo=1, routed)           0.000    13.816    u_pmod_cls_custom_driver_i_418_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.366 r  u_pmod_cls_custom_driver_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.366    u_pmod_cls_custom_driver_i_171_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.588 f  u_pmod_cls_custom_driver_i_403/O[0]
                         net (fo=17, routed)          0.861    15.448    u_pmod_cls_custom_driver_i_403_n_7
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.328    15.776 r  u_pmod_cls_custom_driver_i_1277/O
                         net (fo=2, routed)           0.708    16.484    u_pmod_cls_custom_driver_i_1277_n_0
    SLICE_X2Y92          LUT4 (Prop_lut4_I3_O)        0.331    16.815 r  u_pmod_cls_custom_driver_i_1280/O
                         net (fo=1, routed)           0.000    16.815    u_pmod_cls_custom_driver_i_1280_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.191 r  u_pmod_cls_custom_driver_i_874/CO[3]
                         net (fo=1, routed)           0.000    17.191    u_pmod_cls_custom_driver_i_874_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.514 r  u_pmod_cls_custom_driver_i_425/O[1]
                         net (fo=3, routed)           0.467    17.981    u_pmod_cls_custom_driver_i_425_n_6
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.306    18.287 r  u_pmod_cls_custom_driver_i_868/O
                         net (fo=1, routed)           0.529    18.816    u_pmod_cls_custom_driver_i_868_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.323 r  u_pmod_cls_custom_driver_i_420/CO[3]
                         net (fo=1, routed)           0.000    19.323    u_pmod_cls_custom_driver_i_420_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.480 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           0.504    19.984    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.329    20.313 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.561    20.874    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    20.998 r  u_pmod_cls_custom_driver_i_1239/O
                         net (fo=5, routed)           0.523    21.521    u_pmod_cls_custom_driver_i_1239_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  u_pmod_cls_custom_driver_i_834/O
                         net (fo=3, routed)           0.679    22.324    u_pmod_cls_custom_driver_i_834_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124    22.448 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.532    22.979    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124    23.103 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.841    23.944    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I5_O)        0.124    24.068 r  u_pmod_cls_custom_driver_i_170/O
                         net (fo=3, routed)           0.514    24.582    u_pmod_cls_custom_driver_i_170_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124    24.706 r  u_pmod_cls_custom_driver_i_166/O
                         net (fo=1, routed)           0.999    25.705    u_pmod_cls_custom_driver_i_166_n_0
    SLICE_X7Y99          LUT2 (Prop_lut2_I1_O)        0.152    25.857 r  u_pmod_cls_custom_driver_i_60/O
                         net (fo=1, routed)           0.748    26.606    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[43]
    SLICE_X8Y99          LUT4 (Prop_lut4_I1_O)        0.361    26.967 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[43]_i_1/O
                         net (fo=1, routed)           0.000    26.967    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[43]
    SLICE_X8Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.525    55.912    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y99          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]/C
                         clock pessimism              0.329    56.241    
                         clock uncertainty           -0.210    56.031    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)        0.118    56.149    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[43]
  -------------------------------------------------------------------
                         required time                         56.149    
                         arrival time                         -26.967    
  -------------------------------------------------------------------
                         slack                                 29.183    

Slack (MET) :             29.724ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        20.057ns  (logic 7.785ns (38.814%)  route 12.272ns (61.186%))
  Logic Levels:           28  (CARRY4=11 LUT1=1 LUT3=1 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 55.914 - 50.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.644     6.263    s_clk_20mhz_BUFG
    SLICE_X9Y90          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456     6.719 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.632     7.350    s_txt_temp_s16[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.474 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.379     7.854    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.434 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.434    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.656 r  u_pmod_cls_custom_driver_i_825/O[0]
                         net (fo=10, routed)          1.242     9.898    s_txt_temp_u160[5]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.299    10.197 r  u_pmod_cls_custom_driver_i_1580/O
                         net (fo=1, routed)           0.000    10.197    u_pmod_cls_custom_driver_i_1580_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.747 r  u_pmod_cls_custom_driver_i_1471/CO[3]
                         net (fo=1, routed)           0.000    10.747    u_pmod_cls_custom_driver_i_1471_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.861    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.100 r  u_pmod_cls_custom_driver_i_850/O[2]
                         net (fo=3, routed)           0.825    11.924    u_pmod_cls_custom_driver_i_850_n_5
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.330    12.254 r  u_pmod_cls_custom_driver_i_858/O
                         net (fo=2, routed)           0.794    13.048    u_pmod_cls_custom_driver_i_858_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.326    13.374 r  u_pmod_cls_custom_driver_i_414/O
                         net (fo=2, routed)           0.317    13.692    u_pmod_cls_custom_driver_i_414_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.816 r  u_pmod_cls_custom_driver_i_418/O
                         net (fo=1, routed)           0.000    13.816    u_pmod_cls_custom_driver_i_418_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.366 r  u_pmod_cls_custom_driver_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.366    u_pmod_cls_custom_driver_i_171_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.588 f  u_pmod_cls_custom_driver_i_403/O[0]
                         net (fo=17, routed)          0.861    15.448    u_pmod_cls_custom_driver_i_403_n_7
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.328    15.776 r  u_pmod_cls_custom_driver_i_1277/O
                         net (fo=2, routed)           0.708    16.484    u_pmod_cls_custom_driver_i_1277_n_0
    SLICE_X2Y92          LUT4 (Prop_lut4_I3_O)        0.331    16.815 r  u_pmod_cls_custom_driver_i_1280/O
                         net (fo=1, routed)           0.000    16.815    u_pmod_cls_custom_driver_i_1280_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.191 r  u_pmod_cls_custom_driver_i_874/CO[3]
                         net (fo=1, routed)           0.000    17.191    u_pmod_cls_custom_driver_i_874_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.514 r  u_pmod_cls_custom_driver_i_425/O[1]
                         net (fo=3, routed)           0.467    17.981    u_pmod_cls_custom_driver_i_425_n_6
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.306    18.287 r  u_pmod_cls_custom_driver_i_868/O
                         net (fo=1, routed)           0.529    18.816    u_pmod_cls_custom_driver_i_868_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.323 r  u_pmod_cls_custom_driver_i_420/CO[3]
                         net (fo=1, routed)           0.000    19.323    u_pmod_cls_custom_driver_i_420_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.480 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           0.504    19.984    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.329    20.313 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.561    20.874    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    20.998 r  u_pmod_cls_custom_driver_i_1239/O
                         net (fo=5, routed)           0.523    21.521    u_pmod_cls_custom_driver_i_1239_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  u_pmod_cls_custom_driver_i_834/O
                         net (fo=3, routed)           0.679    22.324    u_pmod_cls_custom_driver_i_834_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124    22.448 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.532    22.979    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124    23.103 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.833    23.936    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    24.060 f  u_pmod_cls_custom_driver_i_405/O
                         net (fo=1, routed)           0.655    24.715    u_pmod_cls_custom_driver_i_405_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    24.839 r  u_pmod_cls_custom_driver_i_168/O
                         net (fo=2, routed)           0.166    25.005    u_pmod_cls_custom_driver_i_168_n_0
    SLICE_X5Y94          LUT5 (Prop_lut5_I2_O)        0.124    25.129 r  u_pmod_cls_custom_driver_i_61/O
                         net (fo=1, routed)           1.067    26.196    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[42]
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124    26.320 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[42]_i_1/O
                         net (fo=1, routed)           0.000    26.320    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[42]
    SLICE_X11Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.527    55.914    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]/C
                         clock pessimism              0.311    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.029    56.044    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[42]
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -26.320    
  -------------------------------------------------------------------
                         slack                                 29.724    

Slack (MET) :             29.886ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.943ns  (logic 7.785ns (39.036%)  route 12.158ns (60.964%))
  Logic Levels:           28  (CARRY4=11 LUT1=1 LUT3=1 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 55.914 - 50.000 ) 
    Source Clock Delay      (SCD):    6.263ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.644     6.263    s_clk_20mhz_BUFG
    SLICE_X9Y90          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456     6.719 f  s_hex_3axis_temp_measurements_display_reg[8]/Q
                         net (fo=18, routed)          0.632     7.350    s_txt_temp_s16[0]
    SLICE_X8Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.474 r  u_pmod_cls_custom_driver_i_448/O
                         net (fo=1, routed)           0.379     7.854    u_pmod_cls_custom_driver_i_448_n_0
    SLICE_X9Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.434 r  u_pmod_cls_custom_driver_i_188/CO[3]
                         net (fo=1, routed)           0.000     8.434    u_pmod_cls_custom_driver_i_188_n_0
    SLICE_X9Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.656 r  u_pmod_cls_custom_driver_i_825/O[0]
                         net (fo=10, routed)          1.242     9.898    s_txt_temp_u160[5]
    SLICE_X5Y89          LUT5 (Prop_lut5_I4_O)        0.299    10.197 r  u_pmod_cls_custom_driver_i_1580/O
                         net (fo=1, routed)           0.000    10.197    u_pmod_cls_custom_driver_i_1580_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.747 r  u_pmod_cls_custom_driver_i_1471/CO[3]
                         net (fo=1, routed)           0.000    10.747    u_pmod_cls_custom_driver_i_1471_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  u_pmod_cls_custom_driver_i_1251/CO[3]
                         net (fo=1, routed)           0.000    10.861    u_pmod_cls_custom_driver_i_1251_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.100 r  u_pmod_cls_custom_driver_i_850/O[2]
                         net (fo=3, routed)           0.825    11.924    u_pmod_cls_custom_driver_i_850_n_5
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.330    12.254 r  u_pmod_cls_custom_driver_i_858/O
                         net (fo=2, routed)           0.794    13.048    u_pmod_cls_custom_driver_i_858_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.326    13.374 r  u_pmod_cls_custom_driver_i_414/O
                         net (fo=2, routed)           0.317    13.692    u_pmod_cls_custom_driver_i_414_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.124    13.816 r  u_pmod_cls_custom_driver_i_418/O
                         net (fo=1, routed)           0.000    13.816    u_pmod_cls_custom_driver_i_418_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.366 r  u_pmod_cls_custom_driver_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.366    u_pmod_cls_custom_driver_i_171_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.588 f  u_pmod_cls_custom_driver_i_403/O[0]
                         net (fo=17, routed)          0.861    15.448    u_pmod_cls_custom_driver_i_403_n_7
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.328    15.776 r  u_pmod_cls_custom_driver_i_1277/O
                         net (fo=2, routed)           0.708    16.484    u_pmod_cls_custom_driver_i_1277_n_0
    SLICE_X2Y92          LUT4 (Prop_lut4_I3_O)        0.331    16.815 r  u_pmod_cls_custom_driver_i_1280/O
                         net (fo=1, routed)           0.000    16.815    u_pmod_cls_custom_driver_i_1280_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.191 r  u_pmod_cls_custom_driver_i_874/CO[3]
                         net (fo=1, routed)           0.000    17.191    u_pmod_cls_custom_driver_i_874_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.514 r  u_pmod_cls_custom_driver_i_425/O[1]
                         net (fo=3, routed)           0.467    17.981    u_pmod_cls_custom_driver_i_425_n_6
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.306    18.287 r  u_pmod_cls_custom_driver_i_868/O
                         net (fo=1, routed)           0.529    18.816    u_pmod_cls_custom_driver_i_868_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.323 r  u_pmod_cls_custom_driver_i_420/CO[3]
                         net (fo=1, routed)           0.000    19.323    u_pmod_cls_custom_driver_i_420_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.480 f  u_pmod_cls_custom_driver_i_173/CO[1]
                         net (fo=5, routed)           0.504    19.984    u_pmod_cls_custom_driver_i_173_n_2
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.329    20.313 r  u_pmod_cls_custom_driver_i_172/O
                         net (fo=6, routed)           0.561    20.874    u_pmod_cls_custom_driver_i_172_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.124    20.998 r  u_pmod_cls_custom_driver_i_1239/O
                         net (fo=5, routed)           0.523    21.521    u_pmod_cls_custom_driver_i_1239_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  u_pmod_cls_custom_driver_i_834/O
                         net (fo=3, routed)           0.679    22.324    u_pmod_cls_custom_driver_i_834_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I3_O)        0.124    22.448 r  u_pmod_cls_custom_driver_i_408/O
                         net (fo=3, routed)           0.532    22.979    u_pmod_cls_custom_driver_i_408_n_0
    SLICE_X2Y96          LUT6 (Prop_lut6_I2_O)        0.124    23.103 r  u_pmod_cls_custom_driver_i_410/O
                         net (fo=4, routed)           0.833    23.936    u_pmod_cls_custom_driver_i_410_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    24.060 f  u_pmod_cls_custom_driver_i_405/O
                         net (fo=1, routed)           0.655    24.715    u_pmod_cls_custom_driver_i_405_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124    24.839 r  u_pmod_cls_custom_driver_i_168/O
                         net (fo=2, routed)           0.446    25.285    u_pmod_cls_custom_driver_i_168_n_0
    SLICE_X5Y95          LUT5 (Prop_lut5_I1_O)        0.124    25.409 r  u_pmod_cls_custom_driver_i_62/O
                         net (fo=1, routed)           0.673    26.082    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[41]
    SLICE_X10Y96         LUT4 (Prop_lut4_I1_O)        0.124    26.206 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[41]_i_1/O
                         net (fo=1, routed)           0.000    26.206    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[41]
    SLICE_X10Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.527    55.914    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y96         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/C
                         clock pessimism              0.311    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X10Y96         FDRE (Setup_fdre_C_D)        0.077    56.092    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]
  -------------------------------------------------------------------
                         required time                         56.092    
                         arrival time                         -26.206    
  -------------------------------------------------------------------
                         slack                                 29.886    

Slack (MET) :             29.988ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        19.748ns  (logic 7.321ns (37.072%)  route 12.427ns (62.928%))
  Logic Levels:           22  (CARRY4=10 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 55.898 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.641     6.260    s_clk_20mhz_BUFG
    SLICE_X28Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     6.716 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=18, routed)          1.181     7.896    s_txt_zaxis_s16[0]
    SLICE_X15Y97         LUT1 (Prop_lut1_I0_O)        0.124     8.020 r  u_pmod_cls_custom_driver_i_781/O
                         net (fo=1, routed)           0.696     8.716    u_pmod_cls_custom_driver_i_781_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.311 r  u_pmod_cls_custom_driver_i_381/CO[3]
                         net (fo=1, routed)           0.000     9.311    u_pmod_cls_custom_driver_i_381_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.428 r  u_pmod_cls_custom_driver_i_713/CO[3]
                         net (fo=1, routed)           0.000     9.428    u_pmod_cls_custom_driver_i_713_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.751 r  u_pmod_cls_custom_driver_i_690/O[1]
                         net (fo=13, routed)          1.352    11.103    s_txt_zaxis_u160[10]
    SLICE_X12Y101        LUT5 (Prop_lut5_I1_O)        0.306    11.409 r  u_pmod_cls_custom_driver_i_711/O
                         net (fo=1, routed)           0.000    11.409    u_pmod_cls_custom_driver_i_711_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.942 r  u_pmod_cls_custom_driver_i_337/CO[3]
                         net (fo=1, routed)           0.000    11.942    u_pmod_cls_custom_driver_i_337_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.257 r  u_pmod_cls_custom_driver_i_138/O[3]
                         net (fo=20, routed)          1.172    13.429    u_pmod_cls_custom_driver_i_138_n_4
    SLICE_X8Y103         LUT3 (Prop_lut3_I2_O)        0.336    13.765 r  u_pmod_cls_custom_driver_i_1541/O
                         net (fo=2, routed)           0.679    14.445    u_pmod_cls_custom_driver_i_1541_n_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I3_O)        0.331    14.776 r  u_pmod_cls_custom_driver_i_1544/O
                         net (fo=1, routed)           0.000    14.776    u_pmod_cls_custom_driver_i_1544_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.152 r  u_pmod_cls_custom_driver_i_1405/CO[3]
                         net (fo=1, routed)           0.000    15.152    u_pmod_cls_custom_driver_i_1405_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.475 r  u_pmod_cls_custom_driver_i_1119/O[1]
                         net (fo=3, routed)           0.650    16.125    u_pmod_cls_custom_driver_i_1119_n_6
    SLICE_X9Y103         LUT3 (Prop_lut3_I1_O)        0.331    16.456 r  u_pmod_cls_custom_driver_i_698/O
                         net (fo=2, routed)           0.645    17.101    u_pmod_cls_custom_driver_i_698_n_0
    SLICE_X9Y104         LUT4 (Prop_lut4_I3_O)        0.332    17.433 r  u_pmod_cls_custom_driver_i_702/O
                         net (fo=1, routed)           0.000    17.433    u_pmod_cls_custom_driver_i_702_n_0
    SLICE_X9Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.857 r  u_pmod_cls_custom_driver_i_335/O[1]
                         net (fo=3, routed)           0.675    18.532    u_pmod_cls_custom_driver_i_335_n_6
    SLICE_X10Y104        LUT4 (Prop_lut4_I0_O)        0.303    18.835 r  u_pmod_cls_custom_driver_i_683/O
                         net (fo=1, routed)           0.472    19.307    u_pmod_cls_custom_driver_i_683_n_0
    SLICE_X11Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.705 r  u_pmod_cls_custom_driver_i_331/CO[3]
                         net (fo=1, routed)           0.000    19.705    u_pmod_cls_custom_driver_i_331_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.976 f  u_pmod_cls_custom_driver_i_135/CO[0]
                         net (fo=6, routed)           0.999    20.975    u_pmod_cls_custom_driver_i_135_n_3
    SLICE_X11Y105        LUT5 (Prop_lut5_I2_O)        0.401    21.376 r  u_pmod_cls_custom_driver_i_680/O
                         net (fo=3, routed)           0.716    22.093    u_pmod_cls_custom_driver_i_680_n_0
    SLICE_X11Y105        LUT6 (Prop_lut6_I4_O)        0.326    22.419 r  u_pmod_cls_custom_driver_i_328/O
                         net (fo=2, routed)           0.815    23.234    u_pmod_cls_custom_driver_i_328_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.358 r  u_pmod_cls_custom_driver_i_132/O
                         net (fo=1, routed)           1.379    24.737    u_pmod_cls_custom_driver_i_132_n_0
    SLICE_X11Y95         LUT2 (Prop_lut2_I1_O)        0.124    24.861 r  u_pmod_cls_custom_driver_i_40/O
                         net (fo=1, routed)           0.995    25.856    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[107]
    SLICE_X11Y100        LUT4 (Prop_lut4_I1_O)        0.152    26.008 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[107]_i_1/O
                         net (fo=1, routed)           0.000    26.008    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[107]
    SLICE_X11Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.512    55.898    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X11Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[107]/C
                         clock pessimism              0.232    56.130    
                         clock uncertainty           -0.210    55.920    
    SLICE_X11Y100        FDRE (Setup_fdre_C_D)        0.075    55.995    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[107]
  -------------------------------------------------------------------
                         required time                         55.995    
                         arrival time                         -26.008    
  -------------------------------------------------------------------
                         slack                                 29.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.133%)  route 0.187ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.568     1.832    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y81          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.148     1.980 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_in_reg[5]/Q
                         net (fo=2, routed)           0.187     2.168    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/DI[5]
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.879     2.422    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.533     1.889    
    RAMB18_X0Y32         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.242     2.131    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.254ns (38.807%)  route 0.401ns (61.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y97          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/Q
                         net (fo=1, routed)           0.141     2.146    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/data4[1]
    SLICE_X8Y98          LUT6 (Prop_lut6_I1_O)        0.045     2.191 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.091     2.282    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[1]_INST_0_i_3_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.045     2.327 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.168     2.495    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/DI[1]
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.883     2.426    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.148    
    RAMB18_X0Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     2.444    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.231ns (33.111%)  route 0.467ns (66.889%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X9Y97          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[48]/Q
                         net (fo=1, routed)           0.106     2.088    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/data7[0]
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.045     2.133 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.166     2.299    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[0]_INST_0_i_3_n_0
    SLICE_X9Y101         LUT5 (Prop_lut5_I2_O)        0.045     2.344 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/o_tx_data[0]_INST_0/O
                         net (fo=1, routed)           0.194     2.538    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/DI[0]
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.883     2.426    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.148    
    RAMB18_X0Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     2.444    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 s_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.355ns (70.790%)  route 0.146ns (29.210%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.604     1.868    s_clk_20mhz_BUFG
    SLICE_X4Y99          FDRE                                         r  s_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  s_i_reg[10]/Q
                         net (fo=4, routed)           0.146     2.155    s_i_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.315 r  s_i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.316    s_i_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.370 r  s_i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.370    s_i_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  s_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.868     2.412    s_clk_20mhz_BUFG
    SLICE_X4Y100         FDRE                                         r  s_i_reg[12]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     2.238    s_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.464%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.571     1.835    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X28Y90         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[22]/Q
                         net (fo=1, routed)           0.051     2.027    s_hex_3axis_temp_measurements_final[22]
    SLICE_X29Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.841     2.384    s_clk_20mhz_BUFG
    SLICE_X29Y90         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[22]/C
                         clock pessimism             -0.535     1.848    
    SLICE_X29Y90         FDRE (Hold_fdre_C_D)         0.047     1.895    s_hex_3axis_temp_measurements_display_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.570     1.834    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X32Y92         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[36]/Q
                         net (fo=1, routed)           0.053     2.028    s_hex_3axis_temp_measurements_final[36]
    SLICE_X33Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.841     2.384    s_clk_20mhz_BUFG
    SLICE_X33Y92         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[36]/C
                         clock pessimism             -0.536     1.847    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.047     1.894    s_hex_3axis_temp_measurements_display_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.930%)  route 0.275ns (66.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.981 r  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         0.275     2.256    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_srst
    SLICE_X10Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.841     2.384    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X10Y100        FDRE (Hold_fdre_C_R)         0.009     2.114    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[106]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.930%)  route 0.275ns (66.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.981 r  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         0.275     2.256    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_srst
    SLICE_X10Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.841     2.384    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y100        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[10]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X10Y100        FDRE (Hold_fdre_C_R)         0.009     2.114    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 s_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.366ns (71.417%)  route 0.146ns (28.583%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.604     1.868    s_clk_20mhz_BUFG
    SLICE_X4Y99          FDRE                                         r  s_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  s_i_reg[10]/Q
                         net (fo=4, routed)           0.146     2.155    s_i_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.315 r  s_i_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.316    s_i_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.381 r  s_i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.381    s_i_reg[12]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  s_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.868     2.412    s_clk_20mhz_BUFG
    SLICE_X4Y100         FDRE                                         r  s_i_reg[14]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     2.238    s_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_we_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.569     1.833    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X8Y82          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.997 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_data_fifo_rx_we_reg/Q
                         net (fo=1, routed)           0.144     2.142    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/WREN
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WREN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.879     2.422    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.533     1.889    
    RAMB18_X0Y32         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.996    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y40     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y40     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y30     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X13Y88     FSM_onehot_s_tester_pr_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y110     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X5Y80      u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_pr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y87     FSM_onehot_s_tester_pr_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y87     FSM_onehot_s_tester_pr_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y87     FSM_onehot_s_tester_pr_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y87     FSM_onehot_s_tester_pr_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y87     FSM_onehot_s_tester_pr_state_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y87     FSM_onehot_s_tester_pr_state_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y110     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y111     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X13Y88     FSM_onehot_s_tester_pr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y88     FSM_onehot_s_tester_pr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X12Y88     FSM_onehot_s_tester_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y115     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y115     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y115     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y115     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y116     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X5Y116     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X7Y116     u_2_5mhz_ce_divider/s_clk_div_cnt_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      130.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.632ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.828ns (17.202%)  route 3.985ns (82.798%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.419    11.017    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I2_O)        0.124    11.141 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000    11.141    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[25]
    SLICE_X2Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C
                         clock pessimism              0.327   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.077   141.772    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        141.772    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                130.632    

Slack (MET) :             130.728ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.828ns (17.726%)  route 3.843ns (82.274%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.277    10.874    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124    10.998 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000    10.998    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[31]
    SLICE_X0Y110         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y110         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/C
                         clock pessimism              0.327   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.031   141.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        141.726    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                130.728    

Slack (MET) :             130.784ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.828ns (17.759%)  route 3.834ns (82.241%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.268    10.866    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I2_O)        0.124    10.990 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000    10.990    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[16]
    SLICE_X2Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]/C
                         clock pessimism              0.327   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.077   141.773    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        141.773    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                130.784    

Slack (MET) :             130.798ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.828ns (17.797%)  route 3.824ns (82.203%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.258    10.856    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I2_O)        0.124    10.980 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    10.980    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[21]
    SLICE_X2Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[21]/C
                         clock pessimism              0.327   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.081   141.777    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        141.777    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                130.798    

Slack (MET) :             130.890ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.828ns (18.370%)  route 3.679ns (81.630%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.113    10.711    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124    10.835 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000    10.835    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[29]
    SLICE_X0Y110         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y110         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
                         clock pessimism              0.327   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.029   141.724    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        141.724    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                130.890    

Slack (MET) :             130.897ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.392%)  route 3.674ns (81.608%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.108    10.705    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124    10.829 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000    10.829    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[28]
    SLICE_X0Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                         clock pessimism              0.327   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.031   141.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        141.726    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                130.897    

Slack (MET) :             130.949ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.828ns (18.402%)  route 3.671ns (81.598%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          2.105    10.703    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X2Y108         LUT5 (Prop_lut5_I2_O)        0.124    10.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000    10.827    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[24]
    SLICE_X2Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/C
                         clock pessimism              0.327   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X2Y108         FDRE (Setup_fdre_C_D)        0.079   141.775    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        141.775    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                130.949    

Slack (MET) :             131.059ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.828ns (19.086%)  route 3.510ns (80.914%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.944    10.542    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I2_O)        0.124    10.666 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    10.666    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[26]
    SLICE_X0Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y109         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/C
                         clock pessimism              0.327   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)        0.029   141.724    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        141.724    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                131.059    

Slack (MET) :             131.077ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 0.828ns (19.153%)  route 3.495ns (80.847%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 141.614 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.929    10.526    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X0Y108         LUT5 (Prop_lut5_I2_O)        0.124    10.650 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    10.650    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[23]
    SLICE_X0Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.588   141.614    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y108         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
                         clock pessimism              0.327   141.941    
                         clock uncertainty           -0.245   141.696    
    SLICE_X0Y108         FDRE (Setup_fdre_C_D)        0.031   141.727    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        141.727    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                131.077    

Slack (MET) :             131.118ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.828ns (19.341%)  route 3.453ns (80.659%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 141.613 - 135.640 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.709     6.327    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y103         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     6.783 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.697     7.481    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[4]
    SLICE_X0Y103         LUT4 (Prop_lut4_I1_O)        0.124     7.605 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8/O
                         net (fo=1, routed)           0.869     8.474    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_8_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.598 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4/O
                         net (fo=32, routed)          1.887    10.484    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_4_n_0
    SLICE_X0Y110         LUT5 (Prop_lut5_I2_O)        0.124    10.608 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    10.608    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[30]
    SLICE_X0Y110         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.587   141.613    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y110         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
                         clock pessimism              0.327   141.940    
                         clock uncertainty           -0.245   141.695    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)        0.031   141.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        141.726    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                131.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.862    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X1Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[5]/Q
                         net (fo=1, routed)           0.122     2.126    u_reset_synch_7_37mhz/p_0_in[6]
    SLICE_X4Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.867     2.411    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y105         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
                         clock pessimism             -0.512     1.898    
    SLICE_X4Y105         FDPE (Hold_fdpe_C_D)         0.070     1.968    u_reset_synch_7_37mhz/s_rst_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.205%)  route 0.342ns (70.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.862    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X7Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.342     2.345    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X6Y86          FDRE (Hold_fdre_C_R)         0.009     2.142    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.205%)  route 0.342ns (70.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.862    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X7Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.342     2.345    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X6Y86          FDRE (Hold_fdre_C_R)         0.009     2.142    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     2.027 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.127     2.154    u_uart_tx_only/sel0[0]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.048     2.202 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.202    u_uart_tx_only/s_i_val[3]
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.535     1.876    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.107     1.983    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.862    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y102         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDPE (Prop_fdpe_C_Q)         0.164     2.026 r  u_reset_synch_7_37mhz/s_rst_shift_reg[8]/Q
                         net (fo=1, routed)           0.143     2.170    u_reset_synch_7_37mhz/p_0_in[9]
    SLICE_X6Y102         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.868     2.412    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X6Y102         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                         clock pessimism             -0.549     1.862    
    SLICE_X6Y102         FDPE (Hold_fdpe_C_D)         0.083     1.945    u_reset_synch_7_37mhz/s_rst_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.205%)  route 0.342ns (70.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.862    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X7Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.342     2.345    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X7Y86          FDRE (Hold_fdre_C_R)        -0.018     2.115    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.205%)  route 0.342ns (70.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.598     1.862    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X7Y100         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/Q
                         net (fo=49, routed)          0.342     2.345    u_uart_tx_only/i_rst_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X7Y86          FDRE (Hold_fdre_C_R)        -0.018     2.115    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     2.027 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.127     2.154    u_uart_tx_only/sel0[0]
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.199 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.199    u_uart_tx_only/s_i_val[2]
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.412    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.535     1.876    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091     1.967    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.597     1.861    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X1Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDPE (Prop_fdpe_C_Q)         0.141     2.002 r  u_reset_synch_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.158     2.161    u_reset_synch_7_37mhz/p_0_in[4]
    SLICE_X1Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.413    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X1Y108         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.551     1.861    
    SLICE_X1Y108         FDPE (Hold_fdpe_C_D)         0.061     1.922    u_reset_synch_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.730%)  route 0.160ns (46.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.863    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=4, routed)           0.160     2.165    u_uart_tx_only/sel0[2]
    SLICE_X7Y87          LUT5 (Prop_lut5_I1_O)        0.045     2.210 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.210    u_uart_tx_only/so_uart_tx
    SLICE_X7Y87          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.870     2.413    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y87          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.533     1.879    
    SLICE_X7Y87          FDSE (Hold_fdse_C_D)         0.091     1.970    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y34     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X1Y102     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X0Y105     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X0Y105     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X0Y104     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X0Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X0Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         135.640     134.640    SLICE_X0Y106     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y109     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y109     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y109     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y109     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y110     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y110     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y110     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[31]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y105     u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y105     u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y105     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y107     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y107     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y107     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y108     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y109     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.793ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw1/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.465ns (30.676%)  route 1.051ns (69.324%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.051    21.516    u_switch_deb_sw1/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.598    51.862    u_switch_deb_sw1/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_switch_deb_sw1/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.516    
  -------------------------------------------------------------------
                         slack                                 29.793    

Slack (MET) :             29.930ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw0/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.497ns (35.939%)  route 0.886ns (64.061%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.886    21.384    u_switch_deb_sw0/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.598    51.862    u_switch_deb_sw0/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_switch_deb_sw0/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.384    
  -------------------------------------------------------------------
                         slack                                 29.930    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.455ns (41.425%)  route 0.643ns (58.575%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V14                                               0.000    20.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    20.455 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.643    21.098    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.597    51.861    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)       -0.019    51.307    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.307    
                         arrival time                         -21.098    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.258ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.453ns (43.001%)  route 0.601ns (56.999%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.601    21.054    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.597    51.861    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)       -0.014    51.312    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.054    
  -------------------------------------------------------------------
                         slack                                 30.258    

Slack (MET) :             30.387ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.480ns (51.708%)  route 0.448ns (48.292%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 51.864 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.448    20.928    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.600    51.864    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.864    
                         clock uncertainty           -0.535    51.329    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)       -0.014    51.315    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.315    
                         arrival time                         -20.928    
  -------------------------------------------------------------------
                         slack                                 30.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 1.453ns (64.007%)  route 0.817ns (35.993%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.817     7.270    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.720     6.339    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y64          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.339    
                         clock uncertainty            0.535     6.874    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.192     7.066    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.066    
                         arrival time                           7.270    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.427ns (56.740%)  route 1.088ns (43.260%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.088     7.515    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.714     6.333    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.333    
                         clock uncertainty            0.535     6.868    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.196     7.064    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                           7.515    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 1.429ns (54.134%)  route 1.210ns (45.866%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.210     7.639    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.714     6.333    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y68          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.333    
                         clock uncertainty            0.535     6.868    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.180     7.048    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.048    
                         arrival time                           7.639    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw0/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.470ns (48.806%)  route 1.542ns (51.194%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A8                                                0.000     5.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470     6.470 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.542     8.013    u_switch_deb_sw0/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.709     6.327    u_switch_deb_sw0/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw0/si_switch_meta_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.192     7.054    u_switch_deb_sw0/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.013    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switch_deb_sw1/si_switch_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.438ns (44.668%)  route 1.782ns (55.332%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.782     8.220    u_switch_deb_sw1/ei_switch
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.709     6.327    u_switch_deb_sw1/i_clk_20mhz
    SLICE_X0Y145         FDRE                                         r  u_switch_deb_sw1/si_switch_meta_reg/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y145         FDRE (Hold_fdre_C_D)         0.180     7.042    u_switch_deb_sw1/si_switch_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.220    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       32.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 eo_led1_b_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.991ns (52.731%)  route 3.577ns (47.269%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.640     6.259    s_clk_20mhz_BUFG
    SLICE_X40Y99         FDSE                                         r  eo_led1_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDSE (Prop_fdse_C_Q)         0.456     6.715 r  eo_led1_b_reg/Q
                         net (fo=1, routed)           3.577    10.292    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.827 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.827    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.827    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.797ns  (required time - arrival time)
  Source:                 eo_led4_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.414ns  (logic 3.986ns (53.757%)  route 3.429ns (46.243%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.635     6.254    s_clk_20mhz_BUFG
    SLICE_X45Y95         FDRE                                         r  eo_led4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.456     6.710 r  eo_led4_reg/Q
                         net (fo=1, routed)           3.429    10.138    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.668 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.668    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  5.797    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 eo_led0_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 3.985ns (53.678%)  route 3.439ns (46.322%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.619     6.237    s_clk_20mhz_BUFG
    SLICE_X44Y103        FDRE                                         r  eo_led0_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456     6.693 r  eo_led0_g_reg/Q
                         net (fo=1, routed)           3.439    10.132    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.662 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.662    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 eo_led0_b_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 4.062ns (55.896%)  route 3.205ns (44.104%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.609     6.227    s_clk_20mhz_BUFG
    SLICE_X54Y104        FDRE                                         r  eo_led0_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y104        FDRE (Prop_fdre_C_Q)         0.518     6.745 r  eo_led0_b_reg/Q
                         net (fo=1, routed)           3.205     9.951    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.495 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.495    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 eo_led1_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 3.972ns (55.650%)  route 3.166ns (44.350%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.609     6.227    s_clk_20mhz_BUFG
    SLICE_X52Y103        FDRE                                         r  eo_led1_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     6.683 r  eo_led1_g_reg/Q
                         net (fo=1, routed)           3.166     9.849    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.366 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.366    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 eo_led0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 4.060ns (59.220%)  route 2.796ns (40.780%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.616     6.234    s_clk_20mhz_BUFG
    SLICE_X62Y106        FDRE                                         r  eo_led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     6.752 r  eo_led0_r_reg/Q
                         net (fo=1, routed)           2.796     9.548    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.090 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.090    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 4.002ns (60.029%)  route 2.665ns (39.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.710     6.328    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X3Y100         FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.456     6.784 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           2.665     9.449    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.995 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    12.995    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.995    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 eo_led6_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 4.030ns (61.261%)  route 2.549ns (38.739%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.705     6.324    s_clk_20mhz_BUFG
    SLICE_X0Y75          FDRE                                         r  eo_led6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     6.780 r  eo_led6_reg/Q
                         net (fo=1, routed)           2.549     9.328    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.903 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000    12.903    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 4.183ns (64.023%)  route 2.351ns (35.977%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.708     6.326    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.478     6.804 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           2.351     9.155    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.705    12.861 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    12.861    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.690ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 4.088ns (62.628%)  route 2.440ns (37.372%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.628     6.247    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X8Y76          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     6.765 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           2.440     9.204    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.775 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    12.775    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  6.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.968ns  (arrival time - required time)
  Source:                 eo_led3_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 1.357ns (82.872%)  route 0.281ns (17.128%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.601     1.865    s_clk_20mhz_BUFG
    SLICE_X89Y103        FDRE                                         r  eo_led3_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     2.006 r  eo_led3_r_reg/Q
                         net (fo=1, routed)           0.281     2.287    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.503 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.503    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                 32.968    

Slack (MET) :             33.046ns  (arrival time - required time)
  Source:                 eo_led3_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 1.386ns (80.866%)  route 0.328ns (19.134%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.602     1.866    s_clk_20mhz_BUFG
    SLICE_X88Y101        FDRE                                         r  eo_led3_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.164     2.030 r  eo_led3_g_reg/Q
                         net (fo=1, routed)           0.328     2.358    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.581 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.581    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                 33.046    

Slack (MET) :             33.089ns  (arrival time - required time)
  Source:                 eo_led2_r_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 1.351ns (76.795%)  route 0.408ns (23.205%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.601     1.865    s_clk_20mhz_BUFG
    SLICE_X89Y103        FDRE                                         r  eo_led2_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.141     2.006 r  eo_led2_r_reg/Q
                         net (fo=1, routed)           0.408     2.415    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.624 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.624    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                 33.089    

Slack (MET) :             33.109ns  (arrival time - required time)
  Source:                 eo_led2_g_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 1.398ns (78.621%)  route 0.380ns (21.379%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.601     1.865    s_clk_20mhz_BUFG
    SLICE_X89Y103        FDRE                                         r  eo_led2_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y103        FDRE (Prop_fdre_C_Q)         0.128     1.993 r  eo_led2_g_reg/Q
                         net (fo=1, routed)           0.380     2.374    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.270     3.644 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.644    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                 33.109    

Slack (MET) :             33.306ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 1.420ns (71.508%)  route 0.566ns (28.492%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.855    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X3Y75          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.566     2.562    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.279     3.841 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.841    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                 33.306    

Slack (MET) :             33.334ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 1.410ns (70.038%)  route 0.603ns (29.962%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.855    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X3Y75          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.603     2.600    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.869 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.869    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                 33.334    

Slack (MET) :             33.363ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.404ns (68.927%)  route 0.633ns (31.073%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.597     1.861    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.633     2.658    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.898 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.898    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.391ns  (arrival time - required time)
  Source:                 eo_led7_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 1.418ns (68.499%)  route 0.652ns (31.501%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.855    s_clk_20mhz_BUFG
    SLICE_X0Y75          FDRE                                         r  eo_led7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  eo_led7_reg/Q
                         net (fo=1, routed)           0.652     2.649    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.926 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.926    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.926    
  -------------------------------------------------------------------
                         slack                                 33.391    

Slack (MET) :             33.412ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.436ns (68.882%)  route 0.649ns (31.118%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.597     1.861    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y107         FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.148     2.009 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.649     2.658    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.288     3.947 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.947    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                 33.412    

Slack (MET) :             33.440ns  (arrival time - required time)
  Source:                 eo_led6_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.416ns (66.801%)  route 0.704ns (33.199%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.591     1.855    s_clk_20mhz_BUFG
    SLICE_X0Y75          FDRE                                         r  eo_led6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.996 r  eo_led6_reg/Q
                         net (fo=1, routed)           0.704     2.700    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.975 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.975    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                 33.440    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       39.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.988ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 3.979ns (54.032%)  route 3.385ns (45.968%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          1.720     6.339    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y87          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.385    10.179    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.702 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.702    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                 39.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.031ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 1.364ns (57.862%)  route 0.994ns (42.138%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.864    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y87          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDSE (Prop_fdse_C_Q)         0.141     2.005 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.994     2.999    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.222 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.222    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                 85.031    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       43.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.226ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.909%)  route 3.724ns (89.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 55.938 - 50.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.647     6.266    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.722 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         3.724    10.446    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.552    55.938    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.249    
                         clock uncertainty           -0.210    56.040    
    RAMB18_X0Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.672    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.672    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                 43.226    

Slack (MET) :             43.983ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.456ns (13.304%)  route 2.972ns (86.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.647     6.266    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.722 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         2.972     9.693    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.557    55.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.677    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                 43.983    

Slack (MET) :             44.321ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.456ns (15.180%)  route 2.548ns (84.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 55.936 - 50.000 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.647     6.266    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.456     6.722 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         2.548     9.270    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         1.550    55.936    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232    56.168    
                         clock uncertainty           -0.210    55.959    
    RAMB18_X0Y40         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.591    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.591    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                 44.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.141ns (10.602%)  route 1.189ns (89.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.981 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         1.189     3.170    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y40         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.883     2.426    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y40         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.278     2.148    
    RAMB18_X0Y40         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.559    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             2.041ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.141ns (9.254%)  route 1.383ns (90.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.981 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         1.383     3.364    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.881     2.424    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.342ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.141ns (7.747%)  route 1.679ns (92.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.576     1.840    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X13Y98         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.981 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=512, routed)         1.679     3.660    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y30         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=806, routed)         0.876     2.419    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y30         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.907    
    RAMB18_X0Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.318    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                  2.342    





