$date
	Mon Feb 21 02:05:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ in $end
$var reg 1 % lr $end
$var reg 1 & rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ in $end
$var wire 1 % lr $end
$var wire 1 & rst $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
0&
0%
0$
0#
0"
bx !
$end
#5
b0 !
b0 '
1"
#10
0"
1&
#15
1"
#20
0"
1#
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
1$
#105
b1 !
b1 '
1"
#110
0"
#115
b11 !
b11 '
1"
#120
0"
#125
b111 !
b111 '
1"
#130
0"
#135
b1111 !
b1111 '
1"
#140
0"
#145
b11111 !
b11111 '
1"
#150
0"
#155
b111111 !
b111111 '
1"
#160
0"
#165
b1111111 !
b1111111 '
1"
#170
0"
#175
b11111111 !
b11111111 '
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
0$
1%
#205
b1111111 !
b1111111 '
1"
#210
0"
#215
b111111 !
b111111 '
1"
#220
0"
#225
b11111 !
b11111 '
1"
#230
0"
#235
b1111 !
b1111 '
1"
#240
0"
#245
b111 !
b111 '
1"
#250
0"
#255
b11 !
b11 '
1"
#260
0"
#265
b1 !
b1 '
1"
#270
0"
#275
b0 !
b0 '
1"
#280
0"
#285
1"
#290
0"
#295
1"
#300
0"
1$
#305
b10000000 !
b10000000 '
1"
#310
0"
#315
b11000000 !
b11000000 '
1"
#320
0"
#325
b11100000 !
b11100000 '
1"
#330
0"
#335
b11110000 !
b11110000 '
1"
#340
0"
#345
b11111000 !
b11111000 '
1"
#350
0"
#355
b11111100 !
b11111100 '
1"
#360
0"
#365
b11111110 !
b11111110 '
1"
#370
0"
#375
b11111111 !
b11111111 '
1"
#380
0"
#385
1"
#390
0"
#395
1"
#400
0"
0$
0%
#405
b11111110 !
b11111110 '
1"
#410
0"
#415
b11111100 !
b11111100 '
1"
#420
0"
