# ğŸ›¡ï¸ EW-SIM-01: Electronic Warfare Threat Detection & Jamming Countermeasure System

**EW-SIM-01** is a defence-grade simulation project built using **SystemVerilog and Vivado**, designed to detect, classify, and respond to electronic threats such as **burst jamming**, **signal spoofing**, and **entropy-based attacks**. It simulates the core digital logic of an advanced Electronic Warfare (EW) unit used in military communication and sensor platforms.

---

## ğŸ“ Project Structure

EW-SIM-01/
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ ew_sim_top.sv â† ğŸ” Top-level integration module
â”‚ â”œâ”€â”€ threat_detector.sv â† Detects burst jamming, spoofing, entropy
â”‚ â”œâ”€â”€ command_authenticator.sv â† Authenticates incoming signal commands
â”‚ â”œâ”€â”€ aes_lite_encryption.sv â† AES-lite secure encryption block
â”‚ â”œâ”€â”€ dynamic_freq_selector.sv â† Frequency agility logic under attack
â”‚ â”œâ”€â”€ known_threat_buffer.sv â† Memory for known/repeated threats
â”‚ â””â”€â”€ watchdog_unit.sv â† Monitors system failure and resets
â”‚
â”œâ”€â”€ testbench/
â”‚ â””â”€â”€ tb_ew_sim_01.sv â† âœ… Testbench simulating multiple threats


## ğŸ§  Key Features

- âœ… **7-State FSM**: IDLE, JAMMED, SPOOF_DETECTED, AUTHENTICATING, RECOVERY, LOGGING, THREAT_KNOWN
- âœ… **Threat classification**: Detects burst jamming, signal spoofing, entropy/random attacks
- âœ… **Command authentication**: Ensures command origin and integrity
- âœ… **AES-lite encryption**: Secure block to simulate message encryption/decryption
- âœ… **Frequency agility**: Changes communication frequency during jamming
- âœ… **Threat memory**: Recognizes known threats and bypasses re-processing
- âœ… **Watchdog unit**: Auto-reset in case of stuck system
- âœ… **Real-time TCL console logging** of FSM transitions and actions

---

## ğŸ› ï¸ Tools Used

- Language: **SystemVerilog**
- Simulator: **Vivado Simulator**
- Design Methodology: FSM-based secure threat handling logic
- Testing: Custom Testbench, waveform logging, console tracing

---

## â–¶ï¸ How to Simulate

1. Clone this repo or download as ZIP  
2. Open Vivado â†’ Create new project â†’ Add all `.sv` files from `/src/`  
3. Add testbench `tb_ew_sim_01.sv` from `/testbench/`  
4. Set `tb_ew_sim_01` as top module  
5. Run **Behavioral Simulation**
6. View **TCL Console** and optional `EW_LOG.txt` for threat detection info  
7. Check FSM state transitions in waveform

---

## ğŸ“¸ Waveform Preview



![Waveform](waveform.png)

---

## ğŸ‘¨â€ğŸ’» Author

- **Ananay Rampal**
- Passionate about secure embedded/VLSI systems, defence applications & digital design

---

## ğŸ“œ License

This repository is intended for academic and educational use. Do not deploy in real-world defence without proper hardware and compliance.

---

ğŸ«¡ _"One mistake, and we lose our lives. We built this system like our survival depends on it."_  
