// Seed: 4194988765
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wire id_4,
    output supply1 id_5,
    input tri0 id_6
    , id_15,
    output tri id_7,
    output tri1 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri id_13
);
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply0 id_2
);
  logic [-1 : 1] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
