<profile>

<section name = "Vitis HLS Report for 'fast_ip'" level="0">
<item name = "Date">Sun Feb  9 15:19:27 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">fast_ip</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.158 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fast_ip_Pipeline_col_loop_fu_328">fast_ip_Pipeline_col_loop, ?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- row_loop">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 353, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 2767, 6845, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 91, -</column>
<column name="Register">-, -, 314, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CONTROL_BUS_s_axi_U">CONTROL_BUS_s_axi, 0, 0, 126, 184, 0</column>
<column name="grp_fast_ip_Pipeline_col_loop_fu_328">fast_ip_Pipeline_col_loop, 0, 0, 2641, 6661, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub120_fu_585_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub122_fu_597_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub23_fu_591_p2">+, 0, 0, 39, 32, 3</column>
<column name="sub_fu_579_p2">+, 0, 0, 39, 32, 3</column>
<column name="y_2_fu_620_p2">+, 0, 0, 38, 31, 1</column>
<column name="grp_fast_ip_Pipeline_col_loop_fu_328_dst_axi_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="cmp123_fu_637_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="cmp21_fu_626_p2">icmp, 0, 0, 38, 31, 2</column>
<column name="icmp_ln27_fu_615_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="slt_fu_632_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="rev_fu_642_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="dst_axi_TDATA_int_regslice">9, 2, 32, 64</column>
<column name="dst_axi_TKEEP_int_regslice">9, 2, 4, 8</column>
<column name="dst_axi_TLAST_int_regslice">9, 2, 1, 2</column>
<column name="dst_axi_TSTRB_int_regslice">9, 2, 4, 8</column>
<column name="src_axi_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="y_fu_306">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="cmp123_reg_712">1, 0, 1, 0</column>
<column name="cmp21_reg_702">1, 0, 1, 0</column>
<column name="dst_axi_TDATA_reg">32, 0, 32, 0</column>
<column name="dst_axi_TKEEP_reg">4, 0, 4, 0</column>
<column name="dst_axi_TLAST_reg">1, 0, 1, 0</column>
<column name="dst_axi_TSTRB_reg">4, 0, 4, 0</column>
<column name="grp_fast_ip_Pipeline_col_loop_fu_328_ap_start_reg">1, 0, 1, 0</column>
<column name="img_height_read_reg_664">32, 0, 32, 0</column>
<column name="img_width_read_reg_669">32, 0, 32, 0</column>
<column name="rev_reg_717">1, 0, 1, 0</column>
<column name="slt_reg_707">1, 0, 1, 0</column>
<column name="sub120_reg_679">32, 0, 32, 0</column>
<column name="sub122_reg_689">32, 0, 32, 0</column>
<column name="sub23_reg_684">32, 0, 32, 0</column>
<column name="sub_reg_674">32, 0, 32, 0</column>
<column name="threshold_read_reg_659">8, 0, 8, 0</column>
<column name="y_2_reg_697">31, 0, 31, 0</column>
<column name="y_fu_306">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CONTROL_BUS_AWVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_AWADDR">in, 6, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WDATA">in, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_WSTRB">in, 4, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARVALID">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARREADY">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_ARADDR">in, 6, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RDATA">out, 32, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_RRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BVALID">out, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BREADY">in, 1, s_axi, CONTROL_BUS, scalar</column>
<column name="s_axi_CONTROL_BUS_BRESP">out, 2, s_axi, CONTROL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fast_ip, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fast_ip, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fast_ip, return value</column>
<column name="src_axi_TDATA">in, 32, axis, src_axi_V_data_V, pointer</column>
<column name="src_axi_TVALID">in, 1, axis, src_axi_V_last_V, pointer</column>
<column name="src_axi_TREADY">out, 1, axis, src_axi_V_last_V, pointer</column>
<column name="src_axi_TLAST">in, 1, axis, src_axi_V_last_V, pointer</column>
<column name="src_axi_TKEEP">in, 4, axis, src_axi_V_keep_V, pointer</column>
<column name="src_axi_TSTRB">in, 4, axis, src_axi_V_strb_V, pointer</column>
<column name="dst_axi_TDATA">out, 32, axis, dst_axi_V_data_V, pointer</column>
<column name="dst_axi_TVALID">out, 1, axis, dst_axi_V_last_V, pointer</column>
<column name="dst_axi_TREADY">in, 1, axis, dst_axi_V_last_V, pointer</column>
<column name="dst_axi_TLAST">out, 1, axis, dst_axi_V_last_V, pointer</column>
<column name="dst_axi_TKEEP">out, 4, axis, dst_axi_V_keep_V, pointer</column>
<column name="dst_axi_TSTRB">out, 4, axis, dst_axi_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
