#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001616f7ec290 .scope module, "tb_alu_with_memory" "tb_alu_with_memory" 2 1;
 .timescale 0 0;
v000001616f7f4810_0 .var "a", 1 0;
v000001616f7f4450_0 .var "b", 1 0;
v000001616f7f48b0_0 .net "c", 0 0, v000001616f7f36e0_0;  1 drivers
v000001616f7f4950_0 .var "clk", 0 0;
v000001616f7f3eb0_0 .var "ctrl", 1 0;
v000001616f7f4130_0 .net "done", 0 0, v000001616f7f3960_0;  1 drivers
v000001616f7f3a50_0 .var "reg_addr", 1 0;
v000001616f7f3af0_0 .net "reg_data", 3 0, L_000001616f807f30;  1 drivers
v000001616f7f44f0_0 .var "reg_write", 0 0;
v000001616f7f3c30_0 .var "reset", 0 0;
v000001616f7f3b90_0 .net "y", 3 0, v000001616f7f4770_0;  1 drivers
S_000001616f8006e0 .scope module, "uut" "alu_with_memory" 2 16, 3 1 0, S_000001616f7ec290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "a";
    .port_info 3 /INPUT 2 "b";
    .port_info 4 /INPUT 2 "ctrl";
    .port_info 5 /INPUT 2 "reg_addr";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 4 "y";
    .port_info 8 /OUTPUT 1 "c";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 4 "reg_data";
P_000001616f800870 .param/l "EXECUTE" 1 3 20, C4<01>;
P_000001616f8008a8 .param/l "FETCH" 1 3 19, C4<00>;
P_000001616f8008e0 .param/l "WRITEBACK" 1 3 21, C4<10>;
L_000001616f807f30 .functor BUFZ 4, L_000001616f7f41d0, C4<0000>, C4<0000>, C4<0000>;
v000001616f8009e0_0 .net *"_ivl_0", 3 0, L_000001616f7f41d0;  1 drivers
v000001616f800a80_0 .net *"_ivl_2", 3 0, L_000001616f7f3cd0;  1 drivers
L_000001616f85cff8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001616f7f33c0_0 .net *"_ivl_5", 1 0, L_000001616f85cff8;  1 drivers
v000001616f7f3460_0 .net "a", 1 0, v000001616f7f4810_0;  1 drivers
v000001616f7f3500_0 .var "a_reg", 1 0;
v000001616f7f35a0_0 .net "b", 1 0, v000001616f7f4450_0;  1 drivers
v000001616f7f3640_0 .var "b_reg", 1 0;
v000001616f7f36e0_0 .var "c", 0 0;
v000001616f7f3780_0 .net "clk", 0 0, v000001616f7f4950_0;  1 drivers
v000001616f7f3820_0 .net "ctrl", 1 0, v000001616f7f3eb0_0;  1 drivers
v000001616f7f38c0_0 .var "ctrl_reg", 1 0;
v000001616f7f3960_0 .var "done", 0 0;
v000001616f7f4590_0 .var "next_state", 1 0;
v000001616f7f3e10_0 .net "reg_addr", 1 0, v000001616f7f3a50_0;  1 drivers
v000001616f7f4630_0 .net "reg_data", 3 0, L_000001616f807f30;  alias, 1 drivers
v000001616f7f3ff0 .array "reg_file", 0 3, 3 0;
v000001616f7f46d0_0 .net "reg_write", 0 0, v000001616f7f44f0_0;  1 drivers
v000001616f7f4090_0 .net "reset", 0 0, v000001616f7f3c30_0;  1 drivers
v000001616f7f3f50_0 .var "state", 1 0;
v000001616f7f4770_0 .var "y", 3 0;
E_000001616f7eaef0/0 .event anyedge, v000001616f7f3f50_0, v000001616f7f3460_0, v000001616f7f35a0_0, v000001616f7f3820_0;
E_000001616f7eaef0/1 .event anyedge, v000001616f7f38c0_0, v000001616f7f3500_0, v000001616f7f3640_0, v000001616f7f46d0_0;
E_000001616f7eaef0/2 .event anyedge, v000001616f7f4770_0, v000001616f7f3e10_0;
E_000001616f7eaef0 .event/or E_000001616f7eaef0/0, E_000001616f7eaef0/1, E_000001616f7eaef0/2;
E_000001616f7eb030 .event posedge, v000001616f7f4090_0, v000001616f7f3780_0;
L_000001616f7f41d0 .array/port v000001616f7f3ff0, L_000001616f7f3cd0;
L_000001616f7f3cd0 .concat [ 2 2 0 0], v000001616f7f3a50_0, L_000001616f85cff8;
    .scope S_000001616f8006e0;
T_0 ;
    %wait E_000001616f7eb030;
    %load/vec4 v000001616f7f4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001616f7f3f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001616f7f3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001616f7f36e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001616f7f4770_0, 0;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001616f7f3ff0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001616f7f3ff0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001616f7f3ff0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001616f7f3ff0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001616f7f4590_0;
    %assign/vec4 v000001616f7f3f50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001616f8006e0;
T_1 ;
    %wait E_000001616f7eaef0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f3960_0, 0, 1;
    %load/vec4 v000001616f7f3f50_0;
    %store/vec4 v000001616f7f4590_0, 0, 2;
    %load/vec4 v000001616f7f3f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001616f7f4590_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001616f7f3460_0;
    %store/vec4 v000001616f7f3500_0, 0, 2;
    %load/vec4 v000001616f7f35a0_0;
    %store/vec4 v000001616f7f3640_0, 0, 2;
    %load/vec4 v000001616f7f3820_0;
    %store/vec4 v000001616f7f38c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001616f7f4590_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001616f7f38c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001616f7f4770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f36e0_0, 0, 1;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v000001616f7f3500_0;
    %pad/u 5;
    %load/vec4 v000001616f7f3640_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v000001616f7f4770_0, 0, 4;
    %store/vec4 v000001616f7f36e0_0, 0, 1;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v000001616f7f3500_0;
    %pad/u 5;
    %load/vec4 v000001616f7f3640_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v000001616f7f4770_0, 0, 4;
    %store/vec4 v000001616f7f36e0_0, 0, 1;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000001616f7f3500_0;
    %pad/u 4;
    %load/vec4 v000001616f7f3640_0;
    %pad/u 4;
    %mul;
    %store/vec4 v000001616f7f4770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f36e0_0, 0, 1;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000001616f7f3640_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v000001616f7f3500_0;
    %pad/u 4;
    %load/vec4 v000001616f7f3640_0;
    %pad/u 4;
    %div;
    %store/vec4 v000001616f7f4770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f36e0_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001616f7f4770_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001616f7f36e0_0, 0, 1;
T_1.12 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001616f7f4590_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001616f7f46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v000001616f7f4770_0;
    %load/vec4 v000001616f7f3e10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001616f7f3ff0, 0, 4;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001616f7f3960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001616f7f4590_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001616f7ec290;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001616f7f4950_0;
    %inv;
    %store/vec4 v000001616f7f4950_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001616f7ec290;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "alu_with_memory_test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001616f7ec290 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f4950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001616f7f3c30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001616f7f4810_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001616f7f4450_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001616f7f3eb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001616f7f3a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f44f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f3c30_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001616f7f44f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001616f7f4810_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001616f7f4450_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001616f7f3eb0_0, 0, 2;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f44f0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 58 "$display", "Register 0: %b", v000001616f7f3af0_0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001616f7f44f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001616f7f4810_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001616f7f4450_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001616f7f3eb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001616f7f3a50_0, 0, 2;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001616f7f44f0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 69 "$display", "Register 1: %b", v000001616f7f3af0_0 {0 0 0};
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_multi_cycle_memory_adarsh_tb.v";
    "alu_multi_cycle_memory.v";
