//! ç®€åŒ–çš„ä¸²å£é€šä¿¡é©±åŠ¨
//!
//! ä½¿ç”¨ UART ä½œä¸º Host-Kernel é€šä¿¡é€šé“
//! è¿™æ¯” virtio-serial æ›´ç®€å•ä¸”åŒæ ·æœ‰æ•ˆ

use alloc::{vec::Vec, string::String};
use core::sync::atomic::{AtomicBool, Ordering};
use log::{info, error, debug};

// ==================== UART è®¾å¤‡åŒ…è£…å™¨ ====================

pub struct UartDevice {
    /// æ˜¯å¦å·²åˆå§‹åŒ–
    initialized: AtomicBool,
    /// æ¥æ”¶ç¼“å†²åŒº
    rx_buffer: Vec<u8>,
    /// å‘é€ç¼“å†²åŒº
    tx_buffer: Vec<u8>,
}

impl UartDevice {
    pub const fn new() -> Self {
        Self {
            initialized: AtomicBool::new(false),
            rx_buffer: Vec::new(),
            tx_buffer: Vec::new(),
        }
    }

    /// åˆå§‹åŒ– UART è®¾å¤‡
    pub fn init(&mut self) {
        info!("ğŸ“¡ Initializing UART for Elle communication");

        // è¿™é‡Œå®é™…ä¸Š UART å·²ç»åœ¨ç³»ç»Ÿä¸­åˆå§‹åŒ–äº†
        // æˆ‘ä»¬åªéœ€è¦æ ‡è®°ä¸ºå·²åˆå§‹åŒ–
        self.initialized.store(true, Ordering::Release);

        info!("âœ… UART ready for Elle communication");
    }

    /// éé˜»å¡è¯»å–å¯ç”¨æ•°æ®
    pub fn try_read(&mut self) -> Option<Vec<u8>> {
        if !self.initialized.load(Ordering::Acquire) {
            return None;
        }

        // ä» UART è¯»å–ä¸€è¡Œæ•°æ®
        // æ ¼å¼: [len:4][data:bytes]

        // æš‚æ—¶è¿”å›ç¼“å†²åŒºä¸­çš„æ•°æ®
        if !self.rx_buffer.is_empty() {
            // æ‰¾åˆ°ä¸€ä¸ªå®Œæ•´çš„æ•°æ®åŒ…
            // å‡è®¾æ¯ä¸ªåŒ…ä»¥æ¢è¡Œç¬¦ç»“æŸ
            if let Some(pos) = self.rx_buffer.iter().position(|&b| b == b'\n') {
                let data = self.rx_buffer.drain(..=pos).collect();
                return Some(data);
            }
        }

        None
    }

    /// éé˜»å¡å†™å…¥æ•°æ®
    pub fn try_write(&mut self, data: &[u8]) -> Result<(), ()> {
        if !self.initialized.load(Ordering::Acquire) {
            error!("âŒ UART not initialized");
            return Err(());
        }

        debug!("ğŸ“¤ UART: writing {} bytes", data.len());

        // å†™å…¥ UART
        for &byte in data {
            // ä½¿ç”¨å¹³å°æä¾›çš„ UART å†™å‡½æ•°
            // platform::uart::putchar(byte);

            // æš‚æ—¶ä¹Ÿè®°å½•åˆ°å‘é€ç¼“å†²åŒº
            self.tx_buffer.push(byte);
        }

        Ok(())
    }

    /// å†™å…¥å­—ç¬¦ä¸² (è°ƒè¯•ç”¨)
    pub fn write_str(&mut self, s: &str) -> Result<(), ()> {
        self.try_write(s.as_bytes())
    }

    /// è¯»å–ä¸€è¡Œæ–‡æœ¬
    pub fn read_line(&mut self) -> Option<String> {
        if let Some(bytes) = self.try_read() {
            String::from_utf8(bytes).ok()
        } else {
            None
        }
    }
}

// ==================== å…¨å±€ UART è®¾å¤‡ ====================

static UART_DEVICE: spin::Mutex<UartDevice> = spin::Mutex::new(UartDevice::new());

/// åˆå§‹åŒ–å…¨å±€ UART è®¾å¤‡
pub fn init_uart_comm() {
    UART_DEVICE.lock().init();
}

/// ä» Host è¯»å–æ•°æ®
pub fn read_from_host() -> Option<Vec<u8>> {
    UART_DEVICE.lock().try_read()
}

/// å‘ Host å†™å…¥æ•°æ®
pub fn write_to_host(data: &[u8]) -> Result<(), ()> {
    UART_DEVICE.lock().try_write(data)
}

/// æ£€æŸ¥æ˜¯å¦æœ‰æ•°æ®å¯è¯»
pub fn has_data() -> bool {
    UART_DEVICE.lock().rx_buffer.is_empty()
}

// ==================== é«˜çº§åè®® ====================

/// å‘é€é•¿åº¦å‰ç¼€çš„æ•°æ®åŒ…
pub fn send_packet(data: &[u8]) -> Result<(), ()> {
    // å‘é€é•¿åº¦å‰ç¼€
    let len = data.len() as u32;
    write_to_host(&len.to_be_bytes())?;

    // å‘é€æ•°æ®
    write_to_host(data)?;

    // å‘é€æ¢è¡Œç¬¦ä½œä¸ºåˆ†éš”ç¬¦
    write_to_host(b"\n")?;

    debug!("ğŸ“¦ Sent packet: {} bytes", len);
    Ok(())
}

/// æ¥æ”¶é•¿åº¦å‰ç¼€çš„æ•°æ®åŒ…
pub fn recv_packet() -> Option<Vec<u8>> {
    // è¯»å–é•¿åº¦å‰ç¼€ (4 å­—èŠ‚)
    // ç®€åŒ–å®ç°: ç›´æ¥ä»ç¼“å†²åŒºè¯»å–
    // å®é™…éœ€è¦å®ç°æ›´å¤æ‚çš„åè®®

    // æš‚æ—¶è¿”å› None
    None
}

// ==================== å¯¼å‡ºçš„åŒæ­¥æ¥å£ ====================

/// ä» Host è¯»å– Elle è¯·æ±‚
pub fn read_elle_request() -> Option<Vec<u8>> {
    read_from_host()
}

/// å‘ Host å‘é€ Elle å“åº”
pub fn send_elle_response(data: &[u8]) -> Result<(), ()> {
    send_packet(data)
}