/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [21:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_68z;
  reg [6:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[23] ^ celloutsig_0_3z[1];
  assign celloutsig_0_68z = celloutsig_0_18z[7] ^ celloutsig_0_47z[5];
  assign celloutsig_0_83z = celloutsig_0_68z ^ celloutsig_0_71z;
  assign celloutsig_1_11z = celloutsig_1_3z[2] ^ celloutsig_1_1z[3];
  assign celloutsig_0_13z = celloutsig_0_5z ^ celloutsig_0_6z[1];
  assign celloutsig_0_5z = in_data[22:18] || { celloutsig_0_0z[12], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[20:8], celloutsig_0_2z } || celloutsig_0_1z[16:3];
  assign celloutsig_0_8z = { celloutsig_0_0z[14:0], celloutsig_0_2z, celloutsig_0_2z } || { celloutsig_0_0z[12:4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_16z = { celloutsig_0_9z[7:2], celloutsig_0_8z } || { celloutsig_0_1z[7:5], celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[55:45] || in_data[84:74];
  assign celloutsig_0_19z = { celloutsig_0_18z[19:11], celloutsig_0_17z, celloutsig_0_17z } || { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_18z[12], celloutsig_0_14z, celloutsig_0_2z } || celloutsig_0_0z[7:2];
  assign celloutsig_1_0z = in_data[150] ? in_data[134:131] : in_data[169:166];
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? in_data[191:180] : { in_data[115:112], celloutsig_1_0z[3:2], 1'h0, celloutsig_1_0z[0], celloutsig_1_0z[3:2], 1'h0, celloutsig_1_0z[0] };
  assign celloutsig_1_5z = celloutsig_1_4z ? in_data[127:118] : { in_data[117:116], 1'h0, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_14z[1] ? { celloutsig_0_6z, celloutsig_0_11z } : { in_data[79:70], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_34z = - in_data[20:12];
  assign celloutsig_0_60z = - celloutsig_0_6z[6:3];
  assign celloutsig_1_2z = - in_data[138:135];
  assign celloutsig_1_3z = - celloutsig_1_0z[3:1];
  assign celloutsig_1_7z = - { celloutsig_1_5z[7:1], celloutsig_1_4z };
  assign celloutsig_0_1z = - { in_data[82:76], celloutsig_0_0z };
  assign celloutsig_0_10z = - { celloutsig_0_9z[3], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_11z = - { celloutsig_0_0z[13:7], celloutsig_0_4z };
  assign celloutsig_0_0z = ~ in_data[52:36];
  assign celloutsig_0_51z = ~ { celloutsig_0_34z[8:2], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_1_18z = ~ { in_data[136:131], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_0_12z = ~ celloutsig_0_11z[5:2];
  assign celloutsig_0_18z = ~ { celloutsig_0_0z[12:0], celloutsig_0_9z };
  assign celloutsig_0_9z = { in_data[15:8], celloutsig_0_2z } >> in_data[67:59];
  assign celloutsig_0_3z = celloutsig_0_0z[10:8] >> in_data[48:46];
  assign celloutsig_0_71z = ~((celloutsig_0_68z & celloutsig_0_3z[0]) | celloutsig_0_60z[3]);
  assign celloutsig_0_84z = ~((celloutsig_0_3z[2] & celloutsig_0_51z[8]) | celloutsig_0_4z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[1] & celloutsig_1_2z[0]) | celloutsig_1_2z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z[1] & celloutsig_1_5z[8]) | celloutsig_1_3z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[4] & celloutsig_1_3z[2]) | celloutsig_1_2z[1]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[5] & celloutsig_1_8z) | celloutsig_1_0z[3]);
  assign celloutsig_1_19z = ~((celloutsig_1_3z[1] & celloutsig_1_6z) | celloutsig_1_11z);
  assign celloutsig_0_17z = ~((celloutsig_0_15z[6] & celloutsig_0_4z) | celloutsig_0_12z[2]);
  assign celloutsig_0_26z = ~((celloutsig_0_21z & celloutsig_0_16z) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_47z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_47z = celloutsig_0_15z[9:4];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_6z = celloutsig_0_0z[15:9];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_14z = celloutsig_0_9z[6:3];
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
