{"vcs1":{"timestamp_begin":1700151972.676109278, "rt":9.48, "ut":8.34, "st":0.53}}
{"vcselab":{"timestamp_begin":1700151982.233781253, "rt":1.24, "ut":0.38, "st":0.19}}
{"link":{"timestamp_begin":1700151983.572275300, "rt":0.41, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700151971.862686148}
{"VCS_COMP_START_TIME": 1700151971.862686148}
{"VCS_COMP_END_TIME": 1700151992.486689686}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370312}}
{"stitch_vcselab": {"peak_mem": 240020}}
