
MPC_22_02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d54  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08004eec  08004eec  00014eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fe0  08004fe0  00020034  2**0
                  CONTENTS
  4 .ARM          00000000  08004fe0  08004fe0  00020034  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004fe0  08004fe0  00020034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fe0  08004fe0  00014fe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fe4  08004fe4  00014fe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  20000000  08004fe8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000034  0800501c  00020034  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000448  0800501c  00020448  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca86  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038d5  00000000  00000000  0003caea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  000403c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002250  00000000  00000000  00041008  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e667  00000000  00000000  00043258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a62a  00000000  00000000  000618bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5478  00000000  00000000  0007bee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00131361  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ae4  00000000  00000000  001313b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000101f7  00000000  00000000  00133e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000034 	.word	0x20000034
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004ed4 	.word	0x08004ed4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000038 	.word	0x20000038
 80001d4:	08004ed4 	.word	0x08004ed4

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2f>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007ac:	bf24      	itt	cs
 80007ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007b6:	d90d      	bls.n	80007d4 <__aeabi_d2f+0x30>
 80007b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007cc:	bf08      	it	eq
 80007ce:	f020 0001 	biceq.w	r0, r0, #1
 80007d2:	4770      	bx	lr
 80007d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007d8:	d121      	bne.n	800081e <__aeabi_d2f+0x7a>
 80007da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007de:	bfbc      	itt	lt
 80007e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007e4:	4770      	bxlt	lr
 80007e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007ee:	f1c2 0218 	rsb	r2, r2, #24
 80007f2:	f1c2 0c20 	rsb	ip, r2, #32
 80007f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007fa:	fa20 f002 	lsr.w	r0, r0, r2
 80007fe:	bf18      	it	ne
 8000800:	f040 0001 	orrne.w	r0, r0, #1
 8000804:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000808:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800080c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000810:	ea40 000c 	orr.w	r0, r0, ip
 8000814:	fa23 f302 	lsr.w	r3, r3, r2
 8000818:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800081c:	e7cc      	b.n	80007b8 <__aeabi_d2f+0x14>
 800081e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000822:	d107      	bne.n	8000834 <__aeabi_d2f+0x90>
 8000824:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000828:	bf1e      	ittt	ne
 800082a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800082e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000832:	4770      	bxne	lr
 8000834:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000838:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800083c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <modelPredictiveControl>:
 *
 */
uint8_t Sa,Sb,Sc;
int states[7] = {1,3,2,6,4,5,0};

void modelPredictiveControl(){
 8000844:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000848:	ed2d 8b02 	vpush	{d8}
	computeSinCos();
 800084c:	f000 fc40 	bl	80010d0 <computeSinCos>
	parkTransform(Ia,Ib,Ic,&Idq);
 8000850:	4c7a      	ldr	r4, [pc, #488]	; (8000a3c <modelPredictiveControl+0x1f8>)
 8000852:	4b7b      	ldr	r3, [pc, #492]	; (8000a40 <modelPredictiveControl+0x1fc>)
 8000854:	4a7b      	ldr	r2, [pc, #492]	; (8000a44 <modelPredictiveControl+0x200>)
 8000856:	497c      	ldr	r1, [pc, #496]	; (8000a48 <modelPredictiveControl+0x204>)
 8000858:	f9b2 2000 	ldrsh.w	r2, [r2]
 800085c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8000860:	f9b3 0000 	ldrsh.w	r0, [r3]

	cost = 100000;
 8000864:	f8df 8244 	ldr.w	r8, [pc, #580]	; 8000aac <modelPredictiveControl+0x268>

	IdPredTemp = Idq.d/2900;
 8000868:	f8df a244 	ldr.w	sl, [pc, #580]	; 8000ab0 <modelPredictiveControl+0x26c>
 800086c:	f8df 9244 	ldr.w	r9, [pc, #580]	; 8000ab4 <modelPredictiveControl+0x270>
 8000870:	f8df b244 	ldr.w	fp, [pc, #580]	; 8000ab8 <modelPredictiveControl+0x274>
	for(i=0;i<6;i++){
		Sa = states[i] & 0x01;
		Sb = (states[i]>>1) & 0x01;
		Sc = (states[i]>>2) & 0x01;

	    Va = V*((2*Sa-Sb-Sc))/3;
 8000874:	4e75      	ldr	r6, [pc, #468]	; (8000a4c <modelPredictiveControl+0x208>)

		costTemp = 0;

//		for(j=0;j<1;j++){
//		IdPred = (int)((8650*IdPredTemp) + (wr*IqPredTemp*2) + (1250*Vdq.d));
		IqPred = ((0.90625*IqPredTemp) - (wr*IdPredTemp/20000) + (0.125*Vdq.q));
 8000876:	eddf 8a76 	vldr	s17, [pc, #472]	; 8000a50 <modelPredictiveControl+0x20c>
//		}

		if(costTemp < cost){
			optimalVector = i;
			cost = costTemp;
			IqTx = IqPred*290;
 800087a:	ed9f 8a76 	vldr	s16, [pc, #472]	; 8000a54 <modelPredictiveControl+0x210>
	parkTransform(Ia,Ib,Ic,&Idq);
 800087e:	4623      	mov	r3, r4
 8000880:	f000 fbea 	bl	8001058 <parkTransform>
	V = (Vbus/65);
 8000884:	4b74      	ldr	r3, [pc, #464]	; (8000a58 <modelPredictiveControl+0x214>)
 8000886:	4a75      	ldr	r2, [pc, #468]	; (8000a5c <modelPredictiveControl+0x218>)
 8000888:	f9b3 3000 	ldrsh.w	r3, [r3]
	cost = 100000;
 800088c:	4974      	ldr	r1, [pc, #464]	; (8000a60 <modelPredictiveControl+0x21c>)
 800088e:	f8c8 1000 	str.w	r1, [r8]
	V = (Vbus/65);
 8000892:	fb82 1203 	smull	r1, r2, r2, r3
 8000896:	17db      	asrs	r3, r3, #31
 8000898:	ebc3 1262 	rsb	r2, r3, r2, asr #5
	IdPredTemp = Idq.d/2900;
 800089c:	eddf 6a71 	vldr	s13, [pc, #452]	; 8000a64 <modelPredictiveControl+0x220>
	IqPredTemp = Idq.q/2900;
 80008a0:	edd4 7a01 	vldr	s15, [r4, #4]
	IdPredTemp = Idq.d/2900;
 80008a4:	ed94 7a00 	vldr	s14, [r4]
	V = (Vbus/65);
 80008a8:	fa1f fc82 	uxth.w	ip, r2
 80008ac:	4a6e      	ldr	r2, [pc, #440]	; (8000a68 <modelPredictiveControl+0x224>)
	IqPredTemp = Idq.q/2900;
 80008ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
	V = (Vbus/65);
 80008b2:	f8a2 c000 	strh.w	ip, [r2]
	IqPredTemp = Idq.q/2900;
 80008b6:	4a6d      	ldr	r2, [pc, #436]	; (8000a6c <modelPredictiveControl+0x228>)
	IdPredTemp = Idq.d/2900;
 80008b8:	ee27 7a26 	vmul.f32	s14, s14, s13
	IqPredTemp = Idq.q/2900;
 80008bc:	edc2 7a00 	vstr	s15, [r2]
	for(i=0;i<6;i++){
 80008c0:	4a6b      	ldr	r2, [pc, #428]	; (8000a70 <modelPredictiveControl+0x22c>)
	IdPredTemp = Idq.d/2900;
 80008c2:	ed8a 7a00 	vstr	s14, [sl]
	for(i=0;i<6;i++){
 80008c6:	2300      	movs	r3, #0
 80008c8:	6013      	str	r3, [r2, #0]
 80008ca:	e009      	b.n	80008e0 <modelPredictiveControl+0x9c>
 80008cc:	4a68      	ldr	r2, [pc, #416]	; (8000a70 <modelPredictiveControl+0x22c>)
 80008ce:	6813      	ldr	r3, [r2, #0]
 80008d0:	3301      	adds	r3, #1
 80008d2:	2b05      	cmp	r3, #5
 80008d4:	6013      	str	r3, [r2, #0]
 80008d6:	f300 808e 	bgt.w	80009f6 <modelPredictiveControl+0x1b2>
 80008da:	4a63      	ldr	r2, [pc, #396]	; (8000a68 <modelPredictiveControl+0x224>)
 80008dc:	f8b2 c000 	ldrh.w	ip, [r2]
		Sa = states[i] & 0x01;
 80008e0:	4a64      	ldr	r2, [pc, #400]	; (8000a74 <modelPredictiveControl+0x230>)
 80008e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008e6:	f003 0501 	and.w	r5, r3, #1
		Sb = (states[i]>>1) & 0x01;
 80008ea:	f3c3 0440 	ubfx	r4, r3, #1, #1
	    Va = V*((2*Sa-Sb-Sc))/3;
 80008ee:	ebc4 0045 	rsb	r0, r4, r5, lsl #1
		Sc = (states[i]>>2) & 0x01;
 80008f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
	    Vb = V*((2*Sb-Sa-Sc))/3;
 80008f6:	ebc5 0144 	rsb	r1, r5, r4, lsl #1
	    Vc = V*((2*Sc-Sb-Sa))/3;
 80008fa:	ebc4 0243 	rsb	r2, r4, r3, lsl #1
	    Va = V*((2*Sa-Sb-Sc))/3;
 80008fe:	1ac0      	subs	r0, r0, r3
	    Vb = V*((2*Sb-Sa-Sc))/3;
 8000900:	1ac9      	subs	r1, r1, r3
	    Vc = V*((2*Sc-Sb-Sa))/3;
 8000902:	1b52      	subs	r2, r2, r5
	    Va = V*((2*Sa-Sb-Sc))/3;
 8000904:	fb0c f000 	mul.w	r0, ip, r0
	    Vb = V*((2*Sb-Sa-Sc))/3;
 8000908:	fb0c f101 	mul.w	r1, ip, r1
	    Vc = V*((2*Sc-Sb-Sa))/3;
 800090c:	fb0c f202 	mul.w	r2, ip, r2
	    Va = V*((2*Sa-Sb-Sc))/3;
 8000910:	fb86 7c00 	smull	r7, ip, r6, r0
 8000914:	ebac 70e0 	sub.w	r0, ip, r0, asr #31
	    Vb = V*((2*Sb-Sa-Sc))/3;
 8000918:	fb86 7c01 	smull	r7, ip, r6, r1
 800091c:	ebac 71e1 	sub.w	r1, ip, r1, asr #31
	    Vc = V*((2*Sc-Sb-Sa))/3;
 8000920:	fb86 7c02 	smull	r7, ip, r6, r2
		Sa = states[i] & 0x01;
 8000924:	4f54      	ldr	r7, [pc, #336]	; (8000a78 <modelPredictiveControl+0x234>)
 8000926:	703d      	strb	r5, [r7, #0]
		Sb = (states[i]>>1) & 0x01;
 8000928:	4d54      	ldr	r5, [pc, #336]	; (8000a7c <modelPredictiveControl+0x238>)
 800092a:	702c      	strb	r4, [r5, #0]
		Sc = (states[i]>>2) & 0x01;
 800092c:	4c54      	ldr	r4, [pc, #336]	; (8000a80 <modelPredictiveControl+0x23c>)
 800092e:	7023      	strb	r3, [r4, #0]
	    Va = V*((2*Sa-Sb-Sc))/3;
 8000930:	4c54      	ldr	r4, [pc, #336]	; (8000a84 <modelPredictiveControl+0x240>)
		parkTransform(Va,Vb,Vc,&Vdq);
 8000932:	4b55      	ldr	r3, [pc, #340]	; (8000a88 <modelPredictiveControl+0x244>)
	    Va = V*((2*Sa-Sb-Sc))/3;
 8000934:	b200      	sxth	r0, r0
 8000936:	8020      	strh	r0, [r4, #0]
	    Vb = V*((2*Sb-Sa-Sc))/3;
 8000938:	4c54      	ldr	r4, [pc, #336]	; (8000a8c <modelPredictiveControl+0x248>)
 800093a:	b209      	sxth	r1, r1
	    Vc = V*((2*Sc-Sb-Sa))/3;
 800093c:	ebac 72e2 	sub.w	r2, ip, r2, asr #31
	    Vb = V*((2*Sb-Sa-Sc))/3;
 8000940:	8021      	strh	r1, [r4, #0]
	    Vc = V*((2*Sc-Sb-Sa))/3;
 8000942:	4c53      	ldr	r4, [pc, #332]	; (8000a90 <modelPredictiveControl+0x24c>)
 8000944:	b212      	sxth	r2, r2
 8000946:	8022      	strh	r2, [r4, #0]
		parkTransform(Va,Vb,Vc,&Vdq);
 8000948:	f000 fb86 	bl	8001058 <parkTransform>
		IqPred = ((0.90625*IqPredTemp) - (wr*IdPredTemp/20000) + (0.125*Vdq.q));
 800094c:	4b47      	ldr	r3, [pc, #284]	; (8000a6c <modelPredictiveControl+0x228>)
 800094e:	6818      	ldr	r0, [r3, #0]
 8000950:	f7ff fed0 	bl	80006f4 <__aeabi_f2d>
 8000954:	2200      	movs	r2, #0
 8000956:	4b4f      	ldr	r3, [pc, #316]	; (8000a94 <modelPredictiveControl+0x250>)
 8000958:	f7ff fc3e 	bl	80001d8 <__aeabi_dmul>
 800095c:	4b4a      	ldr	r3, [pc, #296]	; (8000a88 <modelPredictiveControl+0x244>)
 800095e:	4604      	mov	r4, r0
 8000960:	6858      	ldr	r0, [r3, #4]
 8000962:	460d      	mov	r5, r1
 8000964:	f7ff fec6 	bl	80006f4 <__aeabi_f2d>
 8000968:	2200      	movs	r2, #0
 800096a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800096e:	f7ff fc33 	bl	80001d8 <__aeabi_dmul>
 8000972:	4602      	mov	r2, r0
 8000974:	460b      	mov	r3, r1
 8000976:	4620      	mov	r0, r4
 8000978:	4629      	mov	r1, r5
 800097a:	f7ff fd5d 	bl	8000438 <__adddf3>
 800097e:	ed9a 7a00 	vldr	s14, [sl]
 8000982:	edd9 7a00 	vldr	s15, [r9]
 8000986:	ee67 7a87 	vmul.f32	s15, s15, s14
 800098a:	4604      	mov	r4, r0
 800098c:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8000990:	460d      	mov	r5, r1
 8000992:	ee17 0a90 	vmov	r0, s15
 8000996:	f7ff fead 	bl	80006f4 <__aeabi_f2d>
 800099a:	4602      	mov	r2, r0
 800099c:	460b      	mov	r3, r1
 800099e:	4620      	mov	r0, r4
 80009a0:	4629      	mov	r1, r5
 80009a2:	f7ff fd47 	bl	8000434 <__aeabi_dsub>
 80009a6:	f7ff fefd 	bl	80007a4 <__aeabi_d2f>
		costTemp = sqr(mod((IqRef - IqPred)));
 80009aa:	eddb 7a00 	vldr	s15, [fp]
		IqPred = ((0.90625*IqPredTemp) - (wr*IdPredTemp/20000) + (0.125*Vdq.q));
 80009ae:	4b3a      	ldr	r3, [pc, #232]	; (8000a98 <modelPredictiveControl+0x254>)
		if(costTemp < cost){
 80009b0:	f8d8 2000 	ldr.w	r2, [r8]
		IqPred = ((0.90625*IqPredTemp) - (wr*IdPredTemp/20000) + (0.125*Vdq.q));
 80009b4:	6018      	str	r0, [r3, #0]
 80009b6:	ee07 0a10 	vmov	s14, r0
		costTemp = sqr(mod((IqRef - IqPred)));
 80009ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80009be:	4837      	ldr	r0, [pc, #220]	; (8000a9c <modelPredictiveControl+0x258>)
			IqTx = IqPred*290;
 80009c0:	4937      	ldr	r1, [pc, #220]	; (8000aa0 <modelPredictiveControl+0x25c>)
		costTemp = sqr(mod((IqRef - IqPred)));
 80009c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
			IqTx = IqPred*290;
 80009c6:	ee67 6a08 	vmul.f32	s13, s14, s16
		costTemp = sqr(mod((IqRef - IqPred)));
 80009ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009ce:	ee17 3a90 	vmov	r3, s15
		if(costTemp < cost){
 80009d2:	4293      	cmp	r3, r2
		costTemp = sqr(mod((IqRef - IqPred)));
 80009d4:	edc0 7a00 	vstr	s15, [r0]
		if(costTemp < cost){
 80009d8:	f6bf af78 	bge.w	80008cc <modelPredictiveControl+0x88>
			optimalVector = i;
 80009dc:	4824      	ldr	r0, [pc, #144]	; (8000a70 <modelPredictiveControl+0x22c>)
			IqTx = IqPred*290;
 80009de:	edc1 6a00 	vstr	s13, [r1]
			optimalVector = i;
 80009e2:	6802      	ldr	r2, [r0, #0]
 80009e4:	492f      	ldr	r1, [pc, #188]	; (8000aa4 <modelPredictiveControl+0x260>)
			cost = costTemp;
 80009e6:	edc8 7a00 	vstr	s15, [r8]
	for(i=0;i<6;i++){
 80009ea:	1c53      	adds	r3, r2, #1
 80009ec:	2b05      	cmp	r3, #5
			optimalVector = i;
 80009ee:	700a      	strb	r2, [r1, #0]
	for(i=0;i<6;i++){
 80009f0:	6003      	str	r3, [r0, #0]
 80009f2:	f77f af72 	ble.w	80008da <modelPredictiveControl+0x96>
		}
	}

	if(optimalVector == 6){
 80009f6:	4b2b      	ldr	r3, [pc, #172]	; (8000aa4 <modelPredictiveControl+0x260>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	2b06      	cmp	r3, #6
 80009fc:	d010      	beq.n	8000a20 <modelPredictiveControl+0x1dc>
		V = 0;
	} else {
		V = 400;
	}

	wt = (optimalVector)*60;
 80009fe:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	4a28      	ldr	r2, [pc, #160]	; (8000aa8 <modelPredictiveControl+0x264>)
 8000a08:	4817      	ldr	r0, [pc, #92]	; (8000a68 <modelPredictiveControl+0x224>)
 8000a0a:	8013      	strh	r3, [r2, #0]
 8000a0c:	f44f 71c8 	mov.w	r1, #400	; 0x190
	if(wt >= 360){
 8000a10:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8000a14:	8001      	strh	r1, [r0, #0]
 8000a16:	d209      	bcs.n	8000a2c <modelPredictiveControl+0x1e8>
		wt -= 360;
	}
}
 8000a18:	ecbd 8b02 	vpop	{d8}
 8000a1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a20:	4a11      	ldr	r2, [pc, #68]	; (8000a68 <modelPredictiveControl+0x224>)
 8000a22:	2300      	movs	r3, #0
 8000a24:	8013      	strh	r3, [r2, #0]
	if(wt >= 360){
 8000a26:	4a20      	ldr	r2, [pc, #128]	; (8000aa8 <modelPredictiveControl+0x264>)
	wt = (optimalVector)*60;
 8000a28:	f44f 73b4 	mov.w	r3, #360	; 0x168
}
 8000a2c:	ecbd 8b02 	vpop	{d8}
		wt -= 360;
 8000a30:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8000a34:	8013      	strh	r3, [r2, #0]
}
 8000a36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a3a:	bf00      	nop
 8000a3c:	200001ac 	.word	0x200001ac
 8000a40:	2000007e 	.word	0x2000007e
 8000a44:	200000fa 	.word	0x200000fa
 8000a48:	200000d2 	.word	0x200000d2
 8000a4c:	55555556 	.word	0x55555556
 8000a50:	3851b717 	.word	0x3851b717
 8000a54:	43910000 	.word	0x43910000
 8000a58:	200001a4 	.word	0x200001a4
 8000a5c:	7e07e07f 	.word	0x7e07e07f
 8000a60:	000186a0 	.word	0x000186a0
 8000a64:	39b4c9fa 	.word	0x39b4c9fa
 8000a68:	2000001e 	.word	0x2000001e
 8000a6c:	200000a0 	.word	0x200000a0
 8000a70:	200000cc 	.word	0x200000cc
 8000a74:	20000000 	.word	0x20000000
 8000a78:	200000d0 	.word	0x200000d0
 8000a7c:	20000084 	.word	0x20000084
 8000a80:	200000c8 	.word	0x200000c8
 8000a84:	200000b2 	.word	0x200000b2
 8000a88:	200000b4 	.word	0x200000b4
 8000a8c:	200000fe 	.word	0x200000fe
 8000a90:	200000d8 	.word	0x200000d8
 8000a94:	3fed0000 	.word	0x3fed0000
 8000a98:	200001a0 	.word	0x200001a0
 8000a9c:	20000080 	.word	0x20000080
 8000aa0:	200000dc 	.word	0x200000dc
 8000aa4:	200001a8 	.word	0x200001a8
 8000aa8:	20000064 	.word	0x20000064
 8000aac:	200000a4 	.word	0x200000a4
 8000ab0:	200000a8 	.word	0x200000a8
 8000ab4:	20000110 	.word	0x20000110
 8000ab8:	200000c0 	.word	0x200000c0

08000abc <SVPWM>:

/**
 * This function computes SVPWM timings for TIM1
 *
 */
void SVPWM(){
 8000abc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if(run == 1){
 8000ac0:	4b6d      	ldr	r3, [pc, #436]	; (8000c78 <SVPWM+0x1bc>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d006      	beq.n	8000ad6 <SVPWM+0x1a>
		TIM1->CCR1 = Ta;
		TIM1->CCR2 = Tb;
		TIM1->CCR3 = Tc;

	} else {
		TIM1->CCR1 = 0;
 8000ac8:	4b6c      	ldr	r3, [pc, #432]	; (8000c7c <SVPWM+0x1c0>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 8000ace:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 8000ad0:	63da      	str	r2, [r3, #60]	; 0x3c
	}
}
 8000ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		n = ((uint8_t)(wt/60))+1;
 8000ad6:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8000ca8 <SVPWM+0x1ec>
 8000ada:	4d69      	ldr	r5, [pc, #420]	; (8000c80 <SVPWM+0x1c4>)
 8000adc:	f8b9 0000 	ldrh.w	r0, [r9]
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000ae0:	4e68      	ldr	r6, [pc, #416]	; (8000c84 <SVPWM+0x1c8>)
 8000ae2:	4c69      	ldr	r4, [pc, #420]	; (8000c88 <SVPWM+0x1cc>)
 8000ae4:	f8b6 8000 	ldrh.w	r8, [r6]
 8000ae8:	4f68      	ldr	r7, [pc, #416]	; (8000c8c <SVPWM+0x1d0>)
		n = ((uint8_t)(wt/60))+1;
 8000aea:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8000aee:	fba3 2300 	umull	r2, r3, r3, r0
 8000af2:	095b      	lsrs	r3, r3, #5
 8000af4:	3301      	adds	r3, #1
 8000af6:	b2db      	uxtb	r3, r3
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000af8:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 8000afc:	ebc0 0082 	rsb	r0, r0, r2, lsl #2
 8000b00:	b200      	sxth	r0, r0
		n = ((uint8_t)(wt/60))+1;
 8000b02:	702b      	strb	r3, [r5, #0]
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000b04:	f000 fa6a 	bl	8000fdc <sin2>
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b08:	782a      	ldrb	r2, [r5, #0]
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000b0a:	f9b4 3000 	ldrsh.w	r3, [r4]
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b0e:	f8b9 c000 	ldrh.w	ip, [r9]
 8000b12:	8836      	ldrh	r6, [r6, #0]
 8000b14:	3a01      	subs	r2, #1
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000b16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b1a:	eba2 1102 	sub.w	r1, r2, r2, lsl #4
 8000b1e:	eb0c 0181 	add.w	r1, ip, r1, lsl #2
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000b22:	fb08 f000 	mul.w	r0, r8, r0
 8000b26:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000b2a:	0092      	lsls	r2, r2, #2
 8000b2c:	eb00 1380 	add.w	r3, r0, r0, lsl #6
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b30:	b208      	sxth	r0, r1
		T1 = (uint16_t)(V*sin2(n*60 - wt)*65/(Vbus*100));
 8000b32:	fb93 f3f2 	sdiv	r3, r3, r2
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	603b      	str	r3, [r7, #0]
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b3a:	f000 fa4f 	bl	8000fdc <sin2>
 8000b3e:	f9b4 2000 	ldrsh.w	r2, [r4]
		T0 = Ts - (T1+T2);
 8000b42:	4b53      	ldr	r3, [pc, #332]	; (8000c90 <SVPWM+0x1d4>)
 8000b44:	6839      	ldr	r1, [r7, #0]
 8000b46:	881c      	ldrh	r4, [r3, #0]
 8000b48:	782d      	ldrb	r5, [r5, #0]
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b4a:	4f52      	ldr	r7, [pc, #328]	; (8000c94 <SVPWM+0x1d8>)
 8000b4c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000b50:	fb06 f000 	mul.w	r0, r6, r0
 8000b54:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000b58:	0092      	lsls	r2, r2, #2
 8000b5a:	eb00 1080 	add.w	r0, r0, r0, lsl #6
 8000b5e:	fb90 f3f2 	sdiv	r3, r0, r2
 8000b62:	b29e      	uxth	r6, r3
		T0 = Ts - (T1+T2);
 8000b64:	198a      	adds	r2, r1, r6
 8000b66:	1aa2      	subs	r2, r4, r2
 8000b68:	4c4b      	ldr	r4, [pc, #300]	; (8000c98 <SVPWM+0x1dc>)
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b6a:	603e      	str	r6, [r7, #0]
		T0 = Ts - (T1+T2);
 8000b6c:	1e68      	subs	r0, r5, #1
		T2 = (uint16_t)(V*sin2(wt - ((n-1)*60))*65/(Vbus*100));
 8000b6e:	4633      	mov	r3, r6
		T0 = Ts - (T1+T2);
 8000b70:	6022      	str	r2, [r4, #0]
		switch(n){
 8000b72:	2805      	cmp	r0, #5
 8000b74:	d874      	bhi.n	8000c60 <SVPWM+0x1a4>
 8000b76:	e8df f000 	tbb	[pc, r0]
 8000b7a:	2b1a      	.short	0x2b1a
 8000b7c:	03604e3d 	.word	0x03604e3d
				Ta = T1 + T2 + (T0/2);
 8000b80:	eb02 70d2 	add.w	r0, r2, r2, lsr #31
 8000b84:	b289      	uxth	r1, r1
 8000b86:	f3c0 054f 	ubfx	r5, r0, #1, #16
 8000b8a:	440b      	add	r3, r1
 8000b8c:	18ec      	adds	r4, r5, r3
 8000b8e:	4f43      	ldr	r7, [pc, #268]	; (8000c9c <SVPWM+0x1e0>)
				Tc = T1 + (T0/2);
 8000b90:	4e43      	ldr	r6, [pc, #268]	; (8000ca0 <SVPWM+0x1e4>)
				Tb = (T0/2);
 8000b92:	4b44      	ldr	r3, [pc, #272]	; (8000ca4 <SVPWM+0x1e8>)
				Tc = T1 + (T0/2);
 8000b94:	4429      	add	r1, r5
				Ta = T1 + T2 + (T0/2);
 8000b96:	b2a4      	uxth	r4, r4
				Tc = T1 + (T0/2);
 8000b98:	b28a      	uxth	r2, r1
				Ta = T1 + T2 + (T0/2);
 8000b9a:	803c      	strh	r4, [r7, #0]
				Tc = T1 + (T0/2);
 8000b9c:	8032      	strh	r2, [r6, #0]
 8000b9e:	4628      	mov	r0, r5
				Tb = (T0/2);
 8000ba0:	801d      	strh	r5, [r3, #0]
		TIM1->CCR1 = Ta;
 8000ba2:	4936      	ldr	r1, [pc, #216]	; (8000c7c <SVPWM+0x1c0>)
 8000ba4:	634c      	str	r4, [r1, #52]	; 0x34
		TIM1->CCR2 = Tb;
 8000ba6:	6388      	str	r0, [r1, #56]	; 0x38
		TIM1->CCR3 = Tc;
 8000ba8:	63ca      	str	r2, [r1, #60]	; 0x3c
}
 8000baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				Ta = T1 + T2 + (T0/2);
 8000bae:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8000bb2:	1874      	adds	r4, r6, r1
 8000bb4:	f3c2 014f 	ubfx	r1, r2, #1, #16
				Tb = T2 + (T0/2);
 8000bb8:	1870      	adds	r0, r6, r1
 8000bba:	4d3a      	ldr	r5, [pc, #232]	; (8000ca4 <SVPWM+0x1e8>)
				Ta = T1 + T2 + (T0/2);
 8000bbc:	4e37      	ldr	r6, [pc, #220]	; (8000c9c <SVPWM+0x1e0>)
				Tc = (T0/2);
 8000bbe:	4b38      	ldr	r3, [pc, #224]	; (8000ca0 <SVPWM+0x1e4>)
				Ta = T1 + T2 + (T0/2);
 8000bc0:	440c      	add	r4, r1
 8000bc2:	b2a4      	uxth	r4, r4
				Tb = T2 + (T0/2);
 8000bc4:	b280      	uxth	r0, r0
 8000bc6:	460a      	mov	r2, r1
				Ta = T1 + T2 + (T0/2);
 8000bc8:	8034      	strh	r4, [r6, #0]
				Tb = T2 + (T0/2);
 8000bca:	8028      	strh	r0, [r5, #0]
				Tc = (T0/2);
 8000bcc:	8019      	strh	r1, [r3, #0]
				break;
 8000bce:	e7e8      	b.n	8000ba2 <SVPWM+0xe6>
				Ta = T1 + (T0/2);
 8000bd0:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8000bd4:	b289      	uxth	r1, r1
 8000bd6:	f3c2 054f 	ubfx	r5, r2, #1, #16
				Tb = T1 + T2 + (T0/2);
 8000bda:	440b      	add	r3, r1
 8000bdc:	18e8      	adds	r0, r5, r3
				Ta = T1 + (T0/2);
 8000bde:	4f2f      	ldr	r7, [pc, #188]	; (8000c9c <SVPWM+0x1e0>)
				Tb = T1 + T2 + (T0/2);
 8000be0:	4e30      	ldr	r6, [pc, #192]	; (8000ca4 <SVPWM+0x1e8>)
				Tc = (T0/2);
 8000be2:	4b2f      	ldr	r3, [pc, #188]	; (8000ca0 <SVPWM+0x1e4>)
				Ta = T1 + (T0/2);
 8000be4:	4429      	add	r1, r5
				Tb = T1 + T2 + (T0/2);
 8000be6:	b280      	uxth	r0, r0
				Ta = T1 + (T0/2);
 8000be8:	b28c      	uxth	r4, r1
 8000bea:	803c      	strh	r4, [r7, #0]
				Tb = T1 + T2 + (T0/2);
 8000bec:	8030      	strh	r0, [r6, #0]
				Tc = (T0/2);
 8000bee:	462a      	mov	r2, r5
 8000bf0:	801d      	strh	r5, [r3, #0]
				break;
 8000bf2:	e7d6      	b.n	8000ba2 <SVPWM+0xe6>
				Ta = (T0/2);
 8000bf4:	eb02 74d2 	add.w	r4, r2, r2, lsr #31
				Tb = T1 + T2 + (T0/2);
 8000bf8:	1870      	adds	r0, r6, r1
				Ta = (T0/2);
 8000bfa:	f3c4 014f 	ubfx	r1, r4, #1, #16
				Tb = T1 + T2 + (T0/2);
 8000bfe:	4f29      	ldr	r7, [pc, #164]	; (8000ca4 <SVPWM+0x1e8>)
				Tc = T2 + (T0/2);
 8000c00:	4e27      	ldr	r6, [pc, #156]	; (8000ca0 <SVPWM+0x1e4>)
				Ta = (T0/2);
 8000c02:	4d26      	ldr	r5, [pc, #152]	; (8000c9c <SVPWM+0x1e0>)
				Tb = T1 + T2 + (T0/2);
 8000c04:	4408      	add	r0, r1
				Tc = T2 + (T0/2);
 8000c06:	440b      	add	r3, r1
				Tb = T1 + T2 + (T0/2);
 8000c08:	b280      	uxth	r0, r0
				Tc = T2 + (T0/2);
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	460c      	mov	r4, r1
				Tb = T1 + T2 + (T0/2);
 8000c0e:	8038      	strh	r0, [r7, #0]
				Tc = T2 + (T0/2);
 8000c10:	8032      	strh	r2, [r6, #0]
				Ta = (T0/2);
 8000c12:	8029      	strh	r1, [r5, #0]
				break;
 8000c14:	e7c5      	b.n	8000ba2 <SVPWM+0xe6>
				Ta = (T0/2);
 8000c16:	eb02 74d2 	add.w	r4, r2, r2, lsr #31
				Tb = T1 + (T0/2);
 8000c1a:	b289      	uxth	r1, r1
				Ta = (T0/2);
 8000c1c:	f3c4 034f 	ubfx	r3, r4, #1, #16
				Tc = T1 + T2 + (T0/2);
 8000c20:	1872      	adds	r2, r6, r1
				Tb = T1 + (T0/2);
 8000c22:	4f20      	ldr	r7, [pc, #128]	; (8000ca4 <SVPWM+0x1e8>)
				Tc = T1 + T2 + (T0/2);
 8000c24:	4e1e      	ldr	r6, [pc, #120]	; (8000ca0 <SVPWM+0x1e4>)
				Ta = (T0/2);
 8000c26:	4d1d      	ldr	r5, [pc, #116]	; (8000c9c <SVPWM+0x1e0>)
				Tc = T1 + T2 + (T0/2);
 8000c28:	441a      	add	r2, r3
				Tb = T1 + (T0/2);
 8000c2a:	4419      	add	r1, r3
				Tc = T1 + T2 + (T0/2);
 8000c2c:	b292      	uxth	r2, r2
				Tb = T1 + (T0/2);
 8000c2e:	b288      	uxth	r0, r1
 8000c30:	461c      	mov	r4, r3
 8000c32:	8038      	strh	r0, [r7, #0]
				Tc = T1 + T2 + (T0/2);
 8000c34:	8032      	strh	r2, [r6, #0]
				Ta = (T0/2);
 8000c36:	802b      	strh	r3, [r5, #0]
				break;
 8000c38:	e7b3      	b.n	8000ba2 <SVPWM+0xe6>
				Ta = T2 + (T0/2);
 8000c3a:	eb02 70d2 	add.w	r0, r2, r2, lsr #31
 8000c3e:	f3c0 054f 	ubfx	r5, r0, #1, #16
				Tc = T1 + T2 + (T0/2);
 8000c42:	4431      	add	r1, r6
				Ta = T2 + (T0/2);
 8000c44:	f8df c054 	ldr.w	ip, [pc, #84]	; 8000c9c <SVPWM+0x1e0>
				Tc = T1 + T2 + (T0/2);
 8000c48:	4f15      	ldr	r7, [pc, #84]	; (8000ca0 <SVPWM+0x1e4>)
				Tb = (T0/2);
 8000c4a:	4e16      	ldr	r6, [pc, #88]	; (8000ca4 <SVPWM+0x1e8>)
				Ta = T2 + (T0/2);
 8000c4c:	442b      	add	r3, r5
				Tc = T1 + T2 + (T0/2);
 8000c4e:	4429      	add	r1, r5
				Ta = T2 + (T0/2);
 8000c50:	b29c      	uxth	r4, r3
				Tc = T1 + T2 + (T0/2);
 8000c52:	b28a      	uxth	r2, r1
 8000c54:	4628      	mov	r0, r5
				Ta = T2 + (T0/2);
 8000c56:	f8ac 4000 	strh.w	r4, [ip]
				Tc = T1 + T2 + (T0/2);
 8000c5a:	803a      	strh	r2, [r7, #0]
				Tb = (T0/2);
 8000c5c:	8035      	strh	r5, [r6, #0]
				break;
 8000c5e:	e7a0      	b.n	8000ba2 <SVPWM+0xe6>
				Ta = 0;
 8000c60:	4a0e      	ldr	r2, [pc, #56]	; (8000c9c <SVPWM+0x1e0>)
				Tb = 0;
 8000c62:	4810      	ldr	r0, [pc, #64]	; (8000ca4 <SVPWM+0x1e8>)
				Tc = 0;
 8000c64:	490e      	ldr	r1, [pc, #56]	; (8000ca0 <SVPWM+0x1e4>)
				Ta = 0;
 8000c66:	2300      	movs	r3, #0
 8000c68:	8013      	strh	r3, [r2, #0]
				Tb = 0;
 8000c6a:	8003      	strh	r3, [r0, #0]
				Tc = 0;
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	800b      	strh	r3, [r1, #0]
 8000c70:	4618      	mov	r0, r3
 8000c72:	461c      	mov	r4, r3
 8000c74:	e795      	b.n	8000ba2 <SVPWM+0xe6>
 8000c76:	bf00      	nop
 8000c78:	20000020 	.word	0x20000020
 8000c7c:	40012c00 	.word	0x40012c00
 8000c80:	20000062 	.word	0x20000062
 8000c84:	2000001e 	.word	0x2000001e
 8000c88:	200001a4 	.word	0x200001a4
 8000c8c:	20000054 	.word	0x20000054
 8000c90:	2000001c 	.word	0x2000001c
 8000c94:	20000058 	.word	0x20000058
 8000c98:	20000050 	.word	0x20000050
 8000c9c:	2000005c 	.word	0x2000005c
 8000ca0:	20000060 	.word	0x20000060
 8000ca4:	2000005e 	.word	0x2000005e
 8000ca8:	20000064 	.word	0x20000064

08000cac <transferUART>:
/**
 * This function transfers data over UART
 *
 */
void transferUART(){
	if(startTx){
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <transferUART+0x40>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	b903      	cbnz	r3, 8000cb4 <transferUART+0x8>
 8000cb2:	4770      	bx	lr
		txData[0] = ((int16_t)(Ia) + 10000) & 0xff;
 8000cb4:	4a0e      	ldr	r2, [pc, #56]	; (8000cf0 <transferUART+0x44>)
		txData[1] = (((int16_t)(Ia) + 10000) >> 8) & 0xff;

		txData[2] = ((int16_t)(Ib) + 10000) & 0xff;
 8000cb6:	4b0f      	ldr	r3, [pc, #60]	; (8000cf4 <transferUART+0x48>)
		txData[0] = ((int16_t)(Ia) + 10000) & 0xff;
 8000cb8:	490f      	ldr	r1, [pc, #60]	; (8000cf8 <transferUART+0x4c>)
//		txData[4] = ((int16_t)(thetaElec) + 10000) & 0xff;
//		txData[5] = (((int16_t)(thetaElec) + 10000) >> 8) & 0xff;
//
//		txData[6] = (optimalVector) & 0xff;

		HAL_UART_Transmit(&huart2, txData, 4, 10);
 8000cba:	4810      	ldr	r0, [pc, #64]	; (8000cfc <transferUART+0x50>)
void transferUART(){
 8000cbc:	b470      	push	{r4, r5, r6}
		txData[0] = ((int16_t)(Ia) + 10000) & 0xff;
 8000cbe:	f9b2 4000 	ldrsh.w	r4, [r2]
		txData[2] = ((int16_t)(Ib) + 10000) & 0xff;
 8000cc2:	f9b3 2000 	ldrsh.w	r2, [r3]
		txData[1] = (((int16_t)(Ia) + 10000) >> 8) & 0xff;
 8000cc6:	f242 7310 	movw	r3, #10000	; 0x2710
 8000cca:	18e6      	adds	r6, r4, r3
		txData[3] = (((int16_t)(Ib) + 10000) >> 8) & 0xff;
 8000ccc:	4413      	add	r3, r2
		txData[0] = ((int16_t)(Ia) + 10000) & 0xff;
 8000cce:	f104 0510 	add.w	r5, r4, #16
		txData[1] = (((int16_t)(Ia) + 10000) >> 8) & 0xff;
 8000cd2:	1236      	asrs	r6, r6, #8
		txData[3] = (((int16_t)(Ib) + 10000) >> 8) & 0xff;
 8000cd4:	121c      	asrs	r4, r3, #8
		txData[2] = ((int16_t)(Ib) + 10000) & 0xff;
 8000cd6:	3210      	adds	r2, #16
 8000cd8:	708a      	strb	r2, [r1, #2]
		txData[1] = (((int16_t)(Ia) + 10000) >> 8) & 0xff;
 8000cda:	704e      	strb	r6, [r1, #1]
		txData[0] = ((int16_t)(Ia) + 10000) & 0xff;
 8000cdc:	700d      	strb	r5, [r1, #0]
		txData[3] = (((int16_t)(Ib) + 10000) >> 8) & 0xff;
 8000cde:	70cc      	strb	r4, [r1, #3]
	}
}
 8000ce0:	bc70      	pop	{r4, r5, r6}
		HAL_UART_Transmit(&huart2, txData, 4, 10);
 8000ce2:	230a      	movs	r3, #10
 8000ce4:	2204      	movs	r2, #4
 8000ce6:	f004 b82d 	b.w	8004d44 <HAL_UART_Transmit>
 8000cea:	bf00      	nop
 8000cec:	200001d8 	.word	0x200001d8
 8000cf0:	2000007e 	.word	0x2000007e
 8000cf4:	200000d2 	.word	0x200000d2
 8000cf8:	200001d4 	.word	0x200001d4
 8000cfc:	20000114 	.word	0x20000114

08000d00 <receiveUART>:
/**
 * This function initializes UART DMA receive
 *
 */
void receiveUART(){
	HAL_UART_Receive_DMA(&huart2, comCode, 3);
 8000d00:	4902      	ldr	r1, [pc, #8]	; (8000d0c <receiveUART+0xc>)
 8000d02:	4803      	ldr	r0, [pc, #12]	; (8000d10 <receiveUART+0x10>)
 8000d04:	2203      	movs	r2, #3
 8000d06:	f003 bd1f 	b.w	8004748 <HAL_UART_Receive_DMA>
 8000d0a:	bf00      	nop
 8000d0c:	200001dc 	.word	0x200001dc
 8000d10:	20000114 	.word	0x20000114

08000d14 <handleRxCommands>:
/**
 * This function is a handler for received data
 *
 */
void handleRxCommands(){
	if(comCode[0] == 101){
 8000d14:	4a23      	ldr	r2, [pc, #140]	; (8000da4 <handleRxCommands+0x90>)
 8000d16:	7813      	ldrb	r3, [r2, #0]
 8000d18:	2b65      	cmp	r3, #101	; 0x65
 8000d1a:	d01a      	beq.n	8000d52 <handleRxCommands+0x3e>
		startTx = 1;
	} else if(comCode[0] == 102){
 8000d1c:	2b66      	cmp	r3, #102	; 0x66
 8000d1e:	d014      	beq.n	8000d4a <handleRxCommands+0x36>
		startTx = 0;
	} else if(comCode[0] == 103){
 8000d20:	2b67      	cmp	r3, #103	; 0x67
 8000d22:	d01e      	beq.n	8000d62 <handleRxCommands+0x4e>
		run = 0;
	} else if(comCode[0] == 104){
 8000d24:	2b68      	cmp	r3, #104	; 0x68
 8000d26:	d018      	beq.n	8000d5a <handleRxCommands+0x46>
		run = 1;
	} else if(comCode[0] == 105){
 8000d28:	2b69      	cmp	r3, #105	; 0x69
 8000d2a:	d01e      	beq.n	8000d6a <handleRxCommands+0x56>
		sigma = comCode[1] + 256*comCode[2];
	} else if(comCode[0] == 106){
 8000d2c:	2b6a      	cmp	r3, #106	; 0x6a
 8000d2e:	d02a      	beq.n	8000d86 <handleRxCommands+0x72>
		delta = comCode[1] + 256*comCode[2];
	} else if(comCode[0] == 107){
 8000d30:	2b6b      	cmp	r3, #107	; 0x6b
 8000d32:	d02f      	beq.n	8000d94 <handleRxCommands+0x80>
		Kp = comCode[1] + 256*comCode[2];
	} else if(comCode[0] == 108){
 8000d34:	2b6c      	cmp	r3, #108	; 0x6c
 8000d36:	d01f      	beq.n	8000d78 <handleRxCommands+0x64>
		Ki = comCode[1] + 256*comCode[2];
	} else if(comCode[0] == 109){
 8000d38:	2b6d      	cmp	r3, #109	; 0x6d
 8000d3a:	d105      	bne.n	8000d48 <handleRxCommands+0x34>
		speedReq = comCode[1] + 256*comCode[2];
 8000d3c:	7853      	ldrb	r3, [r2, #1]
 8000d3e:	7891      	ldrb	r1, [r2, #2]
 8000d40:	4a19      	ldr	r2, [pc, #100]	; (8000da8 <handleRxCommands+0x94>)
 8000d42:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8000d46:	8013      	strh	r3, [r2, #0]
	}
}
 8000d48:	4770      	bx	lr
		startTx = 0;
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <handleRxCommands+0x98>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	701a      	strb	r2, [r3, #0]
 8000d50:	4770      	bx	lr
		startTx = 1;
 8000d52:	4b16      	ldr	r3, [pc, #88]	; (8000dac <handleRxCommands+0x98>)
 8000d54:	2201      	movs	r2, #1
 8000d56:	701a      	strb	r2, [r3, #0]
 8000d58:	4770      	bx	lr
		run = 1;
 8000d5a:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <handleRxCommands+0x9c>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	701a      	strb	r2, [r3, #0]
 8000d60:	4770      	bx	lr
		run = 0;
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <handleRxCommands+0x9c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	701a      	strb	r2, [r3, #0]
 8000d68:	4770      	bx	lr
		sigma = comCode[1] + 256*comCode[2];
 8000d6a:	7853      	ldrb	r3, [r2, #1]
 8000d6c:	7891      	ldrb	r1, [r2, #2]
 8000d6e:	4a11      	ldr	r2, [pc, #68]	; (8000db4 <handleRxCommands+0xa0>)
 8000d70:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8000d74:	8013      	strh	r3, [r2, #0]
 8000d76:	4770      	bx	lr
		Ki = comCode[1] + 256*comCode[2];
 8000d78:	7853      	ldrb	r3, [r2, #1]
 8000d7a:	7891      	ldrb	r1, [r2, #2]
 8000d7c:	4a0e      	ldr	r2, [pc, #56]	; (8000db8 <handleRxCommands+0xa4>)
 8000d7e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8000d82:	8013      	strh	r3, [r2, #0]
 8000d84:	4770      	bx	lr
		delta = comCode[1] + 256*comCode[2];
 8000d86:	7853      	ldrb	r3, [r2, #1]
 8000d88:	7891      	ldrb	r1, [r2, #2]
 8000d8a:	4a0c      	ldr	r2, [pc, #48]	; (8000dbc <handleRxCommands+0xa8>)
 8000d8c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8000d90:	8013      	strh	r3, [r2, #0]
 8000d92:	4770      	bx	lr
		Kp = comCode[1] + 256*comCode[2];
 8000d94:	7853      	ldrb	r3, [r2, #1]
 8000d96:	7891      	ldrb	r1, [r2, #2]
 8000d98:	4a09      	ldr	r2, [pc, #36]	; (8000dc0 <handleRxCommands+0xac>)
 8000d9a:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8000d9e:	8013      	strh	r3, [r2, #0]
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	200001dc 	.word	0x200001dc
 8000da8:	20000072 	.word	0x20000072
 8000dac:	200001d8 	.word	0x200001d8
 8000db0:	20000020 	.word	0x20000020
 8000db4:	200000d4 	.word	0x200000d4
 8000db8:	20000024 	.word	0x20000024
 8000dbc:	200000fc 	.word	0x200000fc
 8000dc0:	20000026 	.word	0x20000026

08000dc4 <executeAll>:
/**
 * This function controls the execution and ADC measurement
 *
 */
uint16_t ex;
void executeAll(){
 8000dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000dc6:	2120      	movs	r1, #32
 8000dc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dcc:	f002 f86a 	bl	8002ea4 <HAL_GPIO_TogglePin>
	measureADC();
 8000dd0:	f000 f850 	bl	8000e74 <measureADC>

	if(run){
 8000dd4:	4b1d      	ldr	r3, [pc, #116]	; (8000e4c <executeAll+0x88>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	b32b      	cbz	r3, 8000e26 <executeAll+0x62>
		if(cnts < 2000){
 8000dda:	4a1d      	ldr	r2, [pc, #116]	; (8000e50 <executeAll+0x8c>)
 8000ddc:	8813      	ldrh	r3, [r2, #0]
 8000dde:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000de2:	d215      	bcs.n	8000e10 <executeAll+0x4c>
	if(cnts < 1000){
 8000de4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000de8:	d32a      	bcc.n	8000e40 <executeAll+0x7c>
		thetaElec = 0;
 8000dea:	481a      	ldr	r0, [pc, #104]	; (8000e54 <executeAll+0x90>)
		TIM3->CNT = 0;
 8000dec:	4c1a      	ldr	r4, [pc, #104]	; (8000e58 <executeAll+0x94>)
		thetaElecTemp = 0;
 8000dee:	4f1b      	ldr	r7, [pc, #108]	; (8000e5c <executeAll+0x98>)
		thetaMech = 0;
 8000df0:	4e1b      	ldr	r6, [pc, #108]	; (8000e60 <executeAll+0x9c>)
		speed = 0;
 8000df2:	4d1c      	ldr	r5, [pc, #112]	; (8000e64 <executeAll+0xa0>)
		thetaElecTemp = 0;
 8000df4:	2100      	movs	r1, #0
		thetaElec = 0;
 8000df6:	8001      	strh	r1, [r0, #0]
		wr = 0;
 8000df8:	481b      	ldr	r0, [pc, #108]	; (8000e68 <executeAll+0xa4>)
		thetaElecTemp = 0;
 8000dfa:	8039      	strh	r1, [r7, #0]
		thetaMech = 0;
 8000dfc:	8031      	strh	r1, [r6, #0]
		TIM3->CNT = 0;
 8000dfe:	6261      	str	r1, [r4, #36]	; 0x24
		wr = 0;
 8000e00:	2400      	movs	r4, #0
		speed = 0;
 8000e02:	8029      	strh	r1, [r5, #0]
		wr = 0;
 8000e04:	6004      	str	r4, [r0, #0]
 8000e06:	4819      	ldr	r0, [pc, #100]	; (8000e6c <executeAll+0xa8>)
			initalPositionSet();
			cnts++;
 8000e08:	3301      	adds	r3, #1
 8000e0a:	8013      	strh	r3, [r2, #0]
 8000e0c:	8001      	strh	r1, [r0, #0]
 8000e0e:	e00c      	b.n	8000e2a <executeAll+0x66>
		} else if(cnts >= 2000 && cnts < 3000){
 8000e10:	f5a3 61fa 	sub.w	r1, r3, #2000	; 0x7d0
 8000e14:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8000e18:	d214      	bcs.n	8000e44 <executeAll+0x80>
			cnts++;
			V = 0;
 8000e1a:	4915      	ldr	r1, [pc, #84]	; (8000e70 <executeAll+0xac>)
			cnts++;
 8000e1c:	3301      	adds	r3, #1
			V = 0;
 8000e1e:	2000      	movs	r0, #0
			cnts++;
 8000e20:	8013      	strh	r3, [r2, #0]
			V = 0;
 8000e22:	8008      	strh	r0, [r1, #0]
 8000e24:	e001      	b.n	8000e2a <executeAll+0x66>
//			} else {
//				ex++;
//			}
		}
	} else {
		V = 0;
 8000e26:	4a12      	ldr	r2, [pc, #72]	; (8000e70 <executeAll+0xac>)
 8000e28:	8013      	strh	r3, [r2, #0]
	}
	SVPWM();
 8000e2a:	f7ff fe47 	bl	8000abc <SVPWM>
	transferUART();
 8000e2e:	f7ff ff3d 	bl	8000cac <transferUART>
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
}
 8000e32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000e36:	2120      	movs	r1, #32
 8000e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e3c:	f002 b832 	b.w	8002ea4 <HAL_GPIO_TogglePin>
		wt = 30;
 8000e40:	211e      	movs	r1, #30
 8000e42:	e7e0      	b.n	8000e06 <executeAll+0x42>
			modelPredictiveControl();
 8000e44:	f7ff fcfe 	bl	8000844 <modelPredictiveControl>
 8000e48:	e7ef      	b.n	8000e2a <executeAll+0x66>
 8000e4a:	bf00      	nop
 8000e4c:	20000020 	.word	0x20000020
 8000e50:	20000066 	.word	0x20000066
 8000e54:	2000007c 	.word	0x2000007c
 8000e58:	40000400 	.word	0x40000400
 8000e5c:	2000009c 	.word	0x2000009c
 8000e60:	200000c6 	.word	0x200000c6
 8000e64:	20000104 	.word	0x20000104
 8000e68:	20000110 	.word	0x20000110
 8000e6c:	20000064 	.word	0x20000064
 8000e70:	2000001e 	.word	0x2000001e

08000e74 <measureADC>:

/**
 * This function computes 2 phase currents and 2 BEMFs
 *
 */
void measureADC(){
 8000e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	HAL_ADC_Start_DMA(&hadc1, Iabc, 4);
 8000e76:	4c47      	ldr	r4, [pc, #284]	; (8000f94 <measureADC+0x120>)
 8000e78:	4847      	ldr	r0, [pc, #284]	; (8000f98 <measureADC+0x124>)

	// Compute abc currents
	Ia = -(((int16_t)Iabc[0] - 1951));
 8000e7a:	4f48      	ldr	r7, [pc, #288]	; (8000f9c <measureADC+0x128>)
	Ib = -((int16_t)Iabc[1] - 1924);
 8000e7c:	4e48      	ldr	r6, [pc, #288]	; (8000fa0 <measureADC+0x12c>)
	Ic = -((int16_t)Iabc[2] - 1955);
 8000e7e:	4d49      	ldr	r5, [pc, #292]	; (8000fa4 <measureADC+0x130>)
	HAL_ADC_Start_DMA(&hadc1, Iabc, 4);
 8000e80:	4621      	mov	r1, r4
 8000e82:	2204      	movs	r2, #4
 8000e84:	f001 fa74 	bl	8002370 <HAL_ADC_Start_DMA>
	Ib = -((int16_t)Iabc[1] - 1924);
 8000e88:	e9d4 1200 	ldrd	r1, r2, [r4]
	Vbus = ((int16_t)Iabc[3]) + 1;
 8000e8c:	e9d4 3402 	ldrd	r3, r4, [r4, #8]
	Ia = -(((int16_t)Iabc[0] - 1951));
 8000e90:	f5c1 61f3 	rsb	r1, r1, #1944	; 0x798
	Ib = -((int16_t)Iabc[1] - 1924);
 8000e94:	f5c2 62f0 	rsb	r2, r2, #1920	; 0x780
	Ia = -(((int16_t)Iabc[0] - 1951));
 8000e98:	3107      	adds	r1, #7
	Ib = -((int16_t)Iabc[1] - 1924);
 8000e9a:	3204      	adds	r2, #4
	Ia = -(((int16_t)Iabc[0] - 1951));
 8000e9c:	8039      	strh	r1, [r7, #0]
	Ib = -((int16_t)Iabc[1] - 1924);
 8000e9e:	8032      	strh	r2, [r6, #0]
	Vbus = ((int16_t)Iabc[3]) + 1;
 8000ea0:	4941      	ldr	r1, [pc, #260]	; (8000fa8 <measureADC+0x134>)
	thetaElec = 90 + 360*TIM3->CNT/300;
 8000ea2:	4a42      	ldr	r2, [pc, #264]	; (8000fac <measureADC+0x138>)
	Ic = -((int16_t)Iabc[2] - 1955);
 8000ea4:	f5c3 63f4 	rsb	r3, r3, #1952	; 0x7a0
	Vbus = ((int16_t)Iabc[3]) + 1;
 8000ea8:	1c60      	adds	r0, r4, #1
	Ic = -((int16_t)Iabc[2] - 1955);
 8000eaa:	3303      	adds	r3, #3
	Vbus = ((int16_t)Iabc[3]) + 1;
 8000eac:	8008      	strh	r0, [r1, #0]
	thetaElec = 90 + 360*TIM3->CNT/300;
 8000eae:	6a51      	ldr	r1, [r2, #36]	; 0x24
	Ic = -((int16_t)Iabc[2] - 1955);
 8000eb0:	802b      	strh	r3, [r5, #0]
	thetaElec = 90 + 360*TIM3->CNT/300;
 8000eb2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8000eb6:	4b3e      	ldr	r3, [pc, #248]	; (8000fb0 <measureADC+0x13c>)
 8000eb8:	fb02 f201 	mul.w	r2, r2, r1
 8000ebc:	fba3 3202 	umull	r3, r2, r3, r2
 8000ec0:	f3c2 124f 	ubfx	r2, r2, #5, #16
 8000ec4:	f102 035a 	add.w	r3, r2, #90	; 0x5a
 8000ec8:	b219      	sxth	r1, r3
	if(thetaElec >= 360){
 8000eca:	f5b1 7fb4 	cmp.w	r1, #360	; 0x168
 8000ece:	da41      	bge.n	8000f54 <measureADC+0xe0>
	thetaElec = 90 + 360*TIM3->CNT/300;
 8000ed0:	4a38      	ldr	r2, [pc, #224]	; (8000fb4 <measureADC+0x140>)
	if(thetaElec != thetaElecOld){
 8000ed2:	4d39      	ldr	r5, [pc, #228]	; (8000fb8 <measureADC+0x144>)
	thetaElec = 90 + 360*TIM3->CNT/300;
 8000ed4:	8011      	strh	r1, [r2, #0]
	if(thetaElec != thetaElecOld){
 8000ed6:	f9b5 2000 	ldrsh.w	r2, [r5]
 8000eda:	428a      	cmp	r2, r1
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	d044      	beq.n	8000f6a <measureADC+0xf6>
		dTheta = thetaElec - thetaElecOld;
 8000ee0:	1a9a      	subs	r2, r3, r2
 8000ee2:	b213      	sxth	r3, r2
		if(dTheta > 300){
 8000ee4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
		dTheta = thetaElec - thetaElecOld;
 8000ee8:	b292      	uxth	r2, r2
		if(dTheta > 300){
 8000eea:	dd43      	ble.n	8000f74 <measureADC+0x100>
			dTheta -= 360;
 8000eec:	4833      	ldr	r0, [pc, #204]	; (8000fbc <measureADC+0x148>)
 8000eee:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 8000ef2:	b213      	sxth	r3, r2
 8000ef4:	8003      	strh	r3, [r0, #0]
		speed = (98*speed + speedTemp)/100;
 8000ef6:	4c32      	ldr	r4, [pc, #200]	; (8000fc0 <measureADC+0x14c>)
		speedTemp = dTheta*833/x;
 8000ef8:	4832      	ldr	r0, [pc, #200]	; (8000fc4 <measureADC+0x150>)
		speed = (98*speed + speedTemp)/100;
 8000efa:	8822      	ldrh	r2, [r4, #0]
		thetaElecOld = thetaElec;
 8000efc:	8029      	strh	r1, [r5, #0]
		speedTemp = dTheta*833/x;
 8000efe:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8000f02:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8000f06:	8805      	ldrh	r5, [r0, #0]
		speed = (98*speed + speedTemp)/100;
 8000f08:	492f      	ldr	r1, [pc, #188]	; (8000fc8 <measureADC+0x154>)
		wr = (float)speed*1047/10000;
 8000f0a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000fcc <measureADC+0x158>
		speedTemp = dTheta*833/x;
 8000f0e:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8000f12:	fb93 f3f5 	sdiv	r3, r3, r5
		speed = (98*speed + speedTemp)/100;
 8000f16:	2562      	movs	r5, #98	; 0x62
		speedTemp = dTheta*833/x;
 8000f18:	b21b      	sxth	r3, r3
		speed = (98*speed + speedTemp)/100;
 8000f1a:	fb12 3205 	smlabb	r2, r2, r5, r3
 8000f1e:	fb81 5102 	smull	r5, r1, r1, r2
 8000f22:	17d2      	asrs	r2, r2, #31
 8000f24:	ebc2 1261 	rsb	r2, r2, r1, asr #5
 8000f28:	b212      	sxth	r2, r2
		wr = (float)speed*1047/10000;
 8000f2a:	ee07 2a90 	vmov	s15, r2
		if(j>9){
 8000f2e:	4928      	ldr	r1, [pc, #160]	; (8000fd0 <measureADC+0x15c>)
		speed = (98*speed + speedTemp)/100;
 8000f30:	8022      	strh	r2, [r4, #0]
		wr = (float)speed*1047/10000;
 8000f32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		speedTemp = dTheta*833/x;
 8000f36:	4d27      	ldr	r5, [pc, #156]	; (8000fd4 <measureADC+0x160>)
		if(j>9){
 8000f38:	880a      	ldrh	r2, [r1, #0]
		wr = (float)speed*1047/10000;
 8000f3a:	4c27      	ldr	r4, [pc, #156]	; (8000fd8 <measureADC+0x164>)
		speedTemp = dTheta*833/x;
 8000f3c:	802b      	strh	r3, [r5, #0]
		wr = (float)speed*1047/10000;
 8000f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
		x = 1;
 8000f42:	2301      	movs	r3, #1
		if(j>9){
 8000f44:	2a09      	cmp	r2, #9
		x = 1;
 8000f46:	8003      	strh	r3, [r0, #0]
		wr = (float)speed*1047/10000;
 8000f48:	edc4 7a00 	vstr	s15, [r4]
		if(j>9){
 8000f4c:	d81b      	bhi.n	8000f86 <measureADC+0x112>
			j++;
 8000f4e:	3201      	adds	r2, #1
 8000f50:	800a      	strh	r2, [r1, #0]

	// Compute rotor position
	computePositionWithEncoder();
//	fluxObserver();
}
 8000f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if(thetaElec != thetaElecOld){
 8000f54:	4d18      	ldr	r5, [pc, #96]	; (8000fb8 <measureADC+0x144>)
		thetaElec -= 360;
 8000f56:	4817      	ldr	r0, [pc, #92]	; (8000fb4 <measureADC+0x140>)
 8000f58:	f5a2 7287 	sub.w	r2, r2, #270	; 0x10e
 8000f5c:	b211      	sxth	r1, r2
 8000f5e:	b293      	uxth	r3, r2
	if(thetaElec != thetaElecOld){
 8000f60:	f9b5 2000 	ldrsh.w	r2, [r5]
		thetaElec -= 360;
 8000f64:	8001      	strh	r1, [r0, #0]
	if(thetaElec != thetaElecOld){
 8000f66:	428a      	cmp	r2, r1
 8000f68:	d1ba      	bne.n	8000ee0 <measureADC+0x6c>
		x++;
 8000f6a:	4a16      	ldr	r2, [pc, #88]	; (8000fc4 <measureADC+0x150>)
 8000f6c:	8813      	ldrh	r3, [r2, #0]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	8013      	strh	r3, [r2, #0]
}
 8000f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		} else if (dTheta < -300){
 8000f74:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 8000f78:	da09      	bge.n	8000f8e <measureADC+0x11a>
			dTheta += 360;
 8000f7a:	4810      	ldr	r0, [pc, #64]	; (8000fbc <measureADC+0x148>)
 8000f7c:	f502 72b4 	add.w	r2, r2, #360	; 0x168
 8000f80:	b213      	sxth	r3, r2
 8000f82:	8003      	strh	r3, [r0, #0]
 8000f84:	e7b7      	b.n	8000ef6 <measureADC+0x82>
}
 8000f86:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			SpeedPIController();
 8000f8a:	f000 ba3d 	b.w	8001408 <SpeedPIController>
		dTheta = thetaElec - thetaElecOld;
 8000f8e:	4a0b      	ldr	r2, [pc, #44]	; (8000fbc <measureADC+0x148>)
 8000f90:	8013      	strh	r3, [r2, #0]
 8000f92:	e7b0      	b.n	8000ef6 <measureADC+0x82>
 8000f94:	2000008c 	.word	0x2000008c
 8000f98:	200002e8 	.word	0x200002e8
 8000f9c:	2000007e 	.word	0x2000007e
 8000fa0:	200000d2 	.word	0x200000d2
 8000fa4:	200000fa 	.word	0x200000fa
 8000fa8:	200001a4 	.word	0x200001a4
 8000fac:	40000400 	.word	0x40000400
 8000fb0:	1b4e81b5 	.word	0x1b4e81b5
 8000fb4:	2000007c 	.word	0x2000007c
 8000fb8:	20000070 	.word	0x20000070
 8000fbc:	20000086 	.word	0x20000086
 8000fc0:	20000104 	.word	0x20000104
 8000fc4:	20000022 	.word	0x20000022
 8000fc8:	51eb851f 	.word	0x51eb851f
 8000fcc:	3dd66cf4 	.word	0x3dd66cf4
 8000fd0:	20000078 	.word	0x20000078
 8000fd4:	2000020c 	.word	0x2000020c
 8000fd8:	20000110 	.word	0x20000110

08000fdc <sin2>:
 * @param short thetaElec
 * @return short angle between 0 to 360 degrees
 */
short limitTheta(short thetaElec){
	if(thetaElec < 0){
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	; (8001050 <sin2+0x74>)
	if(thetaElec < 0){
 8000fde:	2800      	cmp	r0, #0
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 8000fe0:	fb83 2300 	smull	r2, r3, r3, r0
 8000fe4:	eb03 0200 	add.w	r2, r3, r0
 8000fe8:	ea4f 73e0 	mov.w	r3, r0, asr #31
 8000fec:	ebc3 2322 	rsb	r3, r3, r2, asr #8
	if(thetaElec < 0){
 8000ff0:	db20      	blt.n	8001034 <sin2+0x58>
	} else {
		return (thetaElec - 360*(thetaElec/360));
 8000ff2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000ff6:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8000ffa:	eba0 00c3 	sub.w	r0, r0, r3, lsl #3
 8000ffe:	b283      	uxth	r3, r0
 8001000:	b200      	sxth	r0, r0
 * @return short sin(x) range -512 to +512
 */
short sin2(short thetaElec){
  thetaElec = limitTheta(thetaElec);

  if(thetaElec <= 90){
 8001002:	285a      	cmp	r0, #90	; 0x5a
 8001004:	dd12      	ble.n	800102c <sin2+0x50>
    return sinTable[thetaElec];
  } else if(thetaElec > 90 && thetaElec <=180){
 8001006:	f1a3 025b 	sub.w	r2, r3, #91	; 0x5b
 800100a:	2a59      	cmp	r2, #89	; 0x59
 800100c:	d90c      	bls.n	8001028 <sin2+0x4c>
    return sinTable[180 - thetaElec];
  } else if(thetaElec > 180 && thetaElec <= 270){
 800100e:	3bb5      	subs	r3, #181	; 0xb5
 8001010:	2b59      	cmp	r3, #89	; 0x59
    return -sinTable[thetaElec - 180];
 8001012:	bf98      	it	ls
 8001014:	38b4      	subls	r0, #180	; 0xb4
  } else {
    return -sinTable[360 - thetaElec];
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <sin2+0x78>)
 8001018:	bf88      	it	hi
 800101a:	f5c0 70b4 	rsbhi	r0, r0, #360	; 0x168
 800101e:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 8001022:	4240      	negs	r0, r0
 8001024:	b200      	sxth	r0, r0
  }
}
 8001026:	4770      	bx	lr
    return sinTable[180 - thetaElec];
 8001028:	f1c0 00b4 	rsb	r0, r0, #180	; 0xb4
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <sin2+0x78>)
 800102e:	f933 0010 	ldrsh.w	r0, [r3, r0, lsl #1]
 8001032:	4770      	bx	lr
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 8001034:	b21b      	sxth	r3, r3
 8001036:	3301      	adds	r3, #1
 8001038:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800103c:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 8001040:	f500 70b4 	add.w	r0, r0, #360	; 0x168
 8001044:	eba0 00c3 	sub.w	r0, r0, r3, lsl #3
 8001048:	b283      	uxth	r3, r0
 800104a:	b200      	sxth	r0, r0
 800104c:	e7d9      	b.n	8001002 <sin2+0x26>
 800104e:	bf00      	nop
 8001050:	b60b60b7 	.word	0xb60b60b7
 8001054:	08004eec 	.word	0x08004eec

08001058 <parkTransform>:

/**
 * This function computes Park transform
 *
 */
void parkTransform(short a, short b, short c, struct directQuad *Xdq){
 8001058:	b4f0      	push	{r4, r5, r6, r7}
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800105a:	4c16      	ldr	r4, [pc, #88]	; (80010b4 <parkTransform+0x5c>)
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 800105c:	4e16      	ldr	r6, [pc, #88]	; (80010b8 <parkTransform+0x60>)
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800105e:	8824      	ldrh	r4, [r4, #0]
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001060:	8836      	ldrh	r6, [r6, #0]
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001062:	4d16      	ldr	r5, [pc, #88]	; (80010bc <parkTransform+0x64>)
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001064:	4f16      	ldr	r7, [pc, #88]	; (80010c0 <parkTransform+0x68>)
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001066:	882d      	ldrh	r5, [r5, #0]
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001068:	883f      	ldrh	r7, [r7, #0]
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800106a:	eddf 6a16 	vldr	s13, [pc, #88]	; 80010c4 <parkTransform+0x6c>
 800106e:	fb14 fc01 	smulbb	ip, r4, r1
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001072:	fb16 f101 	smulbb	r1, r6, r1
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001076:	4c14      	ldr	r4, [pc, #80]	; (80010c8 <parkTransform+0x70>)
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001078:	4e14      	ldr	r6, [pc, #80]	; (80010cc <parkTransform+0x74>)
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800107a:	8824      	ldrh	r4, [r4, #0]
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 800107c:	8836      	ldrh	r6, [r6, #0]
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800107e:	fb15 c500 	smlabb	r5, r5, r0, ip
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001082:	fb10 1007 	smlabb	r0, r0, r7, r1
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001086:	fb14 5102 	smlabb	r1, r4, r2, r5
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 800108a:	fb12 0206 	smlabb	r2, r2, r6, r0
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800108e:	ee07 1a10 	vmov	s14, r1
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 8001092:	ee07 2a90 	vmov	s15, r2
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 8001096:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 800109a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 800109e:	ee27 7a26 	vmul.f32	s14, s14, s13
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 80010a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
}
 80010a6:	bcf0      	pop	{r4, r5, r6, r7}
	Xdq->d = (float)(sin000*a + sin240*b + sin120*c)/768; // (2/3)*(1/512) = 1/768
 80010a8:	ed83 7a00 	vstr	s14, [r3]
	Xdq->q = (float)(cos000*a + cos240*b + cos120*c)/768;
 80010ac:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	200000c4 	.word	0x200000c4
 80010b8:	20000074 	.word	0x20000074
 80010bc:	200000d6 	.word	0x200000d6
 80010c0:	20000100 	.word	0x20000100
 80010c4:	3aaaaaab 	.word	0x3aaaaaab
 80010c8:	2000019c 	.word	0x2000019c
 80010cc:	2000008a 	.word	0x2000008a

080010d0 <computeSinCos>:
/**
 * This function computes sine & cosine values for given thetaElec to be used in park transform
 *
 */
void computeSinCos(){
	sin000 = sin2(thetaElec);
 80010d0:	4bc4      	ldr	r3, [pc, #784]	; (80013e4 <computeSinCos+0x314>)
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 80010d2:	4ac5      	ldr	r2, [pc, #788]	; (80013e8 <computeSinCos+0x318>)
	sin000 = sin2(thetaElec);
 80010d4:	f9b3 3000 	ldrsh.w	r3, [r3]
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 80010d8:	fb82 1203 	smull	r1, r2, r2, r3
 80010dc:	18d1      	adds	r1, r2, r3
	if(thetaElec < 0){
 80010de:	2b00      	cmp	r3, #0
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 80010e0:	ea4f 72e3 	mov.w	r2, r3, asr #31
void computeSinCos(){
 80010e4:	b430      	push	{r4, r5}
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 80010e6:	ebc2 2221 	rsb	r2, r2, r1, asr #8
	if(thetaElec < 0){
 80010ea:	f2c0 8144 	blt.w	8001376 <computeSinCos+0x2a6>
		return (thetaElec - 360*(thetaElec/360));
 80010ee:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80010f2:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	eba3 02c2 	sub.w	r2, r3, r2, lsl #3
 80010fc:	b291      	uxth	r1, r2
 80010fe:	b212      	sxth	r2, r2
  if(thetaElec <= 90){
 8001100:	2a5a      	cmp	r2, #90	; 0x5a
 8001102:	dd12      	ble.n	800112a <computeSinCos+0x5a>
  } else if(thetaElec > 90 && thetaElec <=180){
 8001104:	f1a1 005b 	sub.w	r0, r1, #91	; 0x5b
 8001108:	2859      	cmp	r0, #89	; 0x59
 800110a:	d90c      	bls.n	8001126 <computeSinCos+0x56>
  } else if(thetaElec > 180 && thetaElec <= 270){
 800110c:	39b5      	subs	r1, #181	; 0xb5
 800110e:	2959      	cmp	r1, #89	; 0x59
    return -sinTable[thetaElec - 180];
 8001110:	bf98      	it	ls
 8001112:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - thetaElec];
 8001114:	49b5      	ldr	r1, [pc, #724]	; (80013ec <computeSinCos+0x31c>)
 8001116:	bf88      	it	hi
 8001118:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 800111c:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
 8001120:	4264      	negs	r4, r4
 8001122:	b224      	sxth	r4, r4
 8001124:	e004      	b.n	8001130 <computeSinCos+0x60>
    return sinTable[180 - thetaElec];
 8001126:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 800112a:	49b0      	ldr	r1, [pc, #704]	; (80013ec <computeSinCos+0x31c>)
 800112c:	f931 4012 	ldrsh.w	r4, [r1, r2, lsl #1]
	sin000 = sin2(thetaElec);
 8001130:	4daf      	ldr	r5, [pc, #700]	; (80013f0 <computeSinCos+0x320>)
  return sin2(thetaElec+90);
 8001132:	f103 005a 	add.w	r0, r3, #90	; 0x5a
 8001136:	b202      	sxth	r2, r0
	if(thetaElec < 0){
 8001138:	2a00      	cmp	r2, #0
	sin000 = sin2(thetaElec);
 800113a:	802c      	strh	r4, [r5, #0]
  return sin2(thetaElec+90);
 800113c:	b280      	uxth	r0, r0
	if(thetaElec < 0){
 800113e:	f2c0 8106 	blt.w	800134e <computeSinCos+0x27e>
		return (thetaElec - 360*(thetaElec/360));
 8001142:	4ca9      	ldr	r4, [pc, #676]	; (80013e8 <computeSinCos+0x318>)
 8001144:	fb84 5402 	smull	r5, r4, r4, r2
 8001148:	4414      	add	r4, r2
 800114a:	17d2      	asrs	r2, r2, #31
 800114c:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 8001150:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001154:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001158:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 800115c:	b290      	uxth	r0, r2
 800115e:	b212      	sxth	r2, r2
  if(thetaElec <= 90){
 8001160:	2a5a      	cmp	r2, #90	; 0x5a
 8001162:	dd10      	ble.n	8001186 <computeSinCos+0xb6>
  } else if(thetaElec > 90 && thetaElec <=180){
 8001164:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 8001168:	2c59      	cmp	r4, #89	; 0x59
 800116a:	d90a      	bls.n	8001182 <computeSinCos+0xb2>
  } else if(thetaElec > 180 && thetaElec <= 270){
 800116c:	38b5      	subs	r0, #181	; 0xb5
 800116e:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[thetaElec - 180];
 8001170:	bf94      	ite	ls
 8001172:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - thetaElec];
 8001174:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8001178:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
 800117c:	4264      	negs	r4, r4
 800117e:	b224      	sxth	r4, r4
 8001180:	e003      	b.n	800118a <computeSinCos+0xba>
    return sinTable[180 - thetaElec];
 8001182:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8001186:	f931 4012 	ldrsh.w	r4, [r1, r2, lsl #1]
	cos000 = cos2(thetaElec);
 800118a:	4d9a      	ldr	r5, [pc, #616]	; (80013f4 <computeSinCos+0x324>)
	sin120 = sin2(thetaElec+120);
 800118c:	f103 0078 	add.w	r0, r3, #120	; 0x78
 8001190:	b202      	sxth	r2, r0
	if(thetaElec < 0){
 8001192:	2a00      	cmp	r2, #0
	cos000 = cos2(thetaElec);
 8001194:	802c      	strh	r4, [r5, #0]
	sin120 = sin2(thetaElec+120);
 8001196:	b280      	uxth	r0, r0
	if(thetaElec < 0){
 8001198:	f2c0 80c5 	blt.w	8001326 <computeSinCos+0x256>
		return (thetaElec - 360*(thetaElec/360));
 800119c:	4c92      	ldr	r4, [pc, #584]	; (80013e8 <computeSinCos+0x318>)
 800119e:	fb84 5402 	smull	r5, r4, r4, r2
 80011a2:	4414      	add	r4, r2
 80011a4:	17d2      	asrs	r2, r2, #31
 80011a6:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 80011aa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80011ae:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80011b2:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 80011b6:	b290      	uxth	r0, r2
 80011b8:	b212      	sxth	r2, r2
  if(thetaElec <= 90){
 80011ba:	2a5a      	cmp	r2, #90	; 0x5a
 80011bc:	dd10      	ble.n	80011e0 <computeSinCos+0x110>
  } else if(thetaElec > 90 && thetaElec <=180){
 80011be:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 80011c2:	2c59      	cmp	r4, #89	; 0x59
 80011c4:	d90a      	bls.n	80011dc <computeSinCos+0x10c>
  } else if(thetaElec > 180 && thetaElec <= 270){
 80011c6:	38b5      	subs	r0, #181	; 0xb5
 80011c8:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[thetaElec - 180];
 80011ca:	bf94      	ite	ls
 80011cc:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - thetaElec];
 80011ce:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 80011d2:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
 80011d6:	4264      	negs	r4, r4
 80011d8:	b224      	sxth	r4, r4
 80011da:	e003      	b.n	80011e4 <computeSinCos+0x114>
    return sinTable[180 - thetaElec];
 80011dc:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 80011e0:	f931 4012 	ldrsh.w	r4, [r1, r2, lsl #1]
	sin120 = sin2(thetaElec+120);
 80011e4:	4d84      	ldr	r5, [pc, #528]	; (80013f8 <computeSinCos+0x328>)
	sin240 = sin2(thetaElec+240);
 80011e6:	f103 00f0 	add.w	r0, r3, #240	; 0xf0
 80011ea:	b202      	sxth	r2, r0
	if(thetaElec < 0){
 80011ec:	2a00      	cmp	r2, #0
	sin120 = sin2(thetaElec+120);
 80011ee:	802c      	strh	r4, [r5, #0]
	sin240 = sin2(thetaElec+240);
 80011f0:	b280      	uxth	r0, r0
	if(thetaElec < 0){
 80011f2:	f2c0 8084 	blt.w	80012fe <computeSinCos+0x22e>
		return (thetaElec - 360*(thetaElec/360));
 80011f6:	4c7c      	ldr	r4, [pc, #496]	; (80013e8 <computeSinCos+0x318>)
 80011f8:	fb84 5402 	smull	r5, r4, r4, r2
 80011fc:	4414      	add	r4, r2
 80011fe:	17d2      	asrs	r2, r2, #31
 8001200:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 8001204:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001208:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800120c:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8001210:	b290      	uxth	r0, r2
 8001212:	b212      	sxth	r2, r2
  if(thetaElec <= 90){
 8001214:	2a5a      	cmp	r2, #90	; 0x5a
 8001216:	dd10      	ble.n	800123a <computeSinCos+0x16a>
  } else if(thetaElec > 90 && thetaElec <=180){
 8001218:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 800121c:	2c59      	cmp	r4, #89	; 0x59
 800121e:	d90a      	bls.n	8001236 <computeSinCos+0x166>
  } else if(thetaElec > 180 && thetaElec <= 270){
 8001220:	38b5      	subs	r0, #181	; 0xb5
 8001222:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[thetaElec - 180];
 8001224:	bf94      	ite	ls
 8001226:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - thetaElec];
 8001228:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 800122c:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
 8001230:	4264      	negs	r4, r4
 8001232:	b224      	sxth	r4, r4
 8001234:	e003      	b.n	800123e <computeSinCos+0x16e>
    return sinTable[180 - thetaElec];
 8001236:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 800123a:	f931 4012 	ldrsh.w	r4, [r1, r2, lsl #1]
	sin240 = sin2(thetaElec+240);
 800123e:	4d6f      	ldr	r5, [pc, #444]	; (80013fc <computeSinCos+0x32c>)
  return sin2(thetaElec+90);
 8001240:	f103 00d2 	add.w	r0, r3, #210	; 0xd2
 8001244:	b202      	sxth	r2, r0
	if(thetaElec < 0){
 8001246:	2a00      	cmp	r2, #0
	sin240 = sin2(thetaElec+240);
 8001248:	802c      	strh	r4, [r5, #0]
  return sin2(thetaElec+90);
 800124a:	b280      	uxth	r0, r0
	if(thetaElec < 0){
 800124c:	f2c0 80b5 	blt.w	80013ba <computeSinCos+0x2ea>
		return (thetaElec - 360*(thetaElec/360));
 8001250:	4c65      	ldr	r4, [pc, #404]	; (80013e8 <computeSinCos+0x318>)
 8001252:	fb84 5402 	smull	r5, r4, r4, r2
 8001256:	4414      	add	r4, r2
 8001258:	17d2      	asrs	r2, r2, #31
 800125a:	ebc2 2224 	rsb	r2, r2, r4, asr #8
 800125e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001262:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001266:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 800126a:	b290      	uxth	r0, r2
 800126c:	b212      	sxth	r2, r2
  if(thetaElec <= 90){
 800126e:	2a5a      	cmp	r2, #90	; 0x5a
 8001270:	dd10      	ble.n	8001294 <computeSinCos+0x1c4>
  } else if(thetaElec > 90 && thetaElec <=180){
 8001272:	f1a0 045b 	sub.w	r4, r0, #91	; 0x5b
 8001276:	2c59      	cmp	r4, #89	; 0x59
 8001278:	d90a      	bls.n	8001290 <computeSinCos+0x1c0>
  } else if(thetaElec > 180 && thetaElec <= 270){
 800127a:	38b5      	subs	r0, #181	; 0xb5
 800127c:	2859      	cmp	r0, #89	; 0x59
    return -sinTable[thetaElec - 180];
 800127e:	bf94      	ite	ls
 8001280:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - thetaElec];
 8001282:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
 8001286:	f831 4012 	ldrh.w	r4, [r1, r2, lsl #1]
 800128a:	4264      	negs	r4, r4
 800128c:	b224      	sxth	r4, r4
 800128e:	e003      	b.n	8001298 <computeSinCos+0x1c8>
    return sinTable[180 - thetaElec];
 8001290:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 8001294:	f931 4012 	ldrsh.w	r4, [r1, r2, lsl #1]
	cos120 = cos2(thetaElec+120);
 8001298:	4d59      	ldr	r5, [pc, #356]	; (8001400 <computeSinCos+0x330>)
  return sin2(thetaElec+90);
 800129a:	f503 70a5 	add.w	r0, r3, #330	; 0x14a
 800129e:	b202      	sxth	r2, r0
	if(thetaElec < 0){
 80012a0:	2a00      	cmp	r2, #0
	cos120 = cos2(thetaElec+120);
 80012a2:	802c      	strh	r4, [r5, #0]
  return sin2(thetaElec+90);
 80012a4:	b280      	uxth	r0, r0
	if(thetaElec < 0){
 80012a6:	db74      	blt.n	8001392 <computeSinCos+0x2c2>
		return (thetaElec - 360*(thetaElec/360));
 80012a8:	4b4f      	ldr	r3, [pc, #316]	; (80013e8 <computeSinCos+0x318>)
 80012aa:	fb83 4302 	smull	r4, r3, r3, r2
 80012ae:	4413      	add	r3, r2
 80012b0:	17d2      	asrs	r2, r2, #31
 80012b2:	ebc2 2223 	rsb	r2, r2, r3, asr #8
 80012b6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80012ba:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80012be:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 80012c2:	b293      	uxth	r3, r2
 80012c4:	b212      	sxth	r2, r2
  if(thetaElec <= 90){
 80012c6:	2a5a      	cmp	r2, #90	; 0x5a
 80012c8:	dd13      	ble.n	80012f2 <computeSinCos+0x222>
  } else if(thetaElec > 90 && thetaElec <=180){
 80012ca:	f1a3 005b 	sub.w	r0, r3, #91	; 0x5b
 80012ce:	2859      	cmp	r0, #89	; 0x59
 80012d0:	d90d      	bls.n	80012ee <computeSinCos+0x21e>
  } else if(thetaElec > 180 && thetaElec <= 270){
 80012d2:	3bb5      	subs	r3, #181	; 0xb5
 80012d4:	2b59      	cmp	r3, #89	; 0x59
    return -sinTable[thetaElec - 180];
 80012d6:	bf94      	ite	ls
 80012d8:	3ab4      	subls	r2, #180	; 0xb4
    return -sinTable[360 - thetaElec];
 80012da:	f5c2 72b4 	rsbhi	r2, r2, #360	; 0x168
	cos240 = cos2(thetaElec+240);
}
 80012de:	bc30      	pop	{r4, r5}
    return -sinTable[360 - thetaElec];
 80012e0:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
	cos240 = cos2(thetaElec+240);
 80012e4:	4a47      	ldr	r2, [pc, #284]	; (8001404 <computeSinCos+0x334>)
    return -sinTable[360 - thetaElec];
 80012e6:	425b      	negs	r3, r3
 80012e8:	b21b      	sxth	r3, r3
	cos240 = cos2(thetaElec+240);
 80012ea:	8013      	strh	r3, [r2, #0]
}
 80012ec:	4770      	bx	lr
    return sinTable[180 - thetaElec];
 80012ee:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
 80012f2:	f931 3012 	ldrsh.w	r3, [r1, r2, lsl #1]
	cos240 = cos2(thetaElec+240);
 80012f6:	4a43      	ldr	r2, [pc, #268]	; (8001404 <computeSinCos+0x334>)
}
 80012f8:	bc30      	pop	{r4, r5}
	cos240 = cos2(thetaElec+240);
 80012fa:	8013      	strh	r3, [r2, #0]
}
 80012fc:	4770      	bx	lr
		return ((360+thetaElec) - 360*(1+(thetaElec/360)));
 80012fe:	483a      	ldr	r0, [pc, #232]	; (80013e8 <computeSinCos+0x318>)
 8001300:	fb80 4002 	smull	r4, r0, r0, r2
 8001304:	4410      	add	r0, r2
 8001306:	17d2      	asrs	r2, r2, #31
 8001308:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 800130c:	b212      	sxth	r2, r2
 800130e:	3201      	adds	r2, #1
 8001310:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001314:	f503 7016 	add.w	r0, r3, #600	; 0x258
 8001318:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800131c:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8001320:	b290      	uxth	r0, r2
 8001322:	b212      	sxth	r2, r2
 8001324:	e776      	b.n	8001214 <computeSinCos+0x144>
 8001326:	4830      	ldr	r0, [pc, #192]	; (80013e8 <computeSinCos+0x318>)
 8001328:	fb80 4002 	smull	r4, r0, r0, r2
 800132c:	4410      	add	r0, r2
 800132e:	17d2      	asrs	r2, r2, #31
 8001330:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 8001334:	b212      	sxth	r2, r2
 8001336:	3201      	adds	r2, #1
 8001338:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800133c:	f503 70f0 	add.w	r0, r3, #480	; 0x1e0
 8001340:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001344:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8001348:	b290      	uxth	r0, r2
 800134a:	b212      	sxth	r2, r2
 800134c:	e735      	b.n	80011ba <computeSinCos+0xea>
 800134e:	4826      	ldr	r0, [pc, #152]	; (80013e8 <computeSinCos+0x318>)
 8001350:	fb80 4002 	smull	r4, r0, r0, r2
 8001354:	4410      	add	r0, r2
 8001356:	17d2      	asrs	r2, r2, #31
 8001358:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 800135c:	b212      	sxth	r2, r2
 800135e:	3201      	adds	r2, #1
 8001360:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001364:	f503 70e1 	add.w	r0, r3, #450	; 0x1c2
 8001368:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800136c:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 8001370:	b290      	uxth	r0, r2
 8001372:	b212      	sxth	r2, r2
 8001374:	e6f4      	b.n	8001160 <computeSinCos+0x90>
 8001376:	b212      	sxth	r2, r2
 8001378:	3201      	adds	r2, #1
 800137a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800137e:	b29b      	uxth	r3, r3
 8001380:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
 8001384:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 8001388:	eba2 02c1 	sub.w	r2, r2, r1, lsl #3
 800138c:	b291      	uxth	r1, r2
 800138e:	b212      	sxth	r2, r2
 8001390:	e6b6      	b.n	8001100 <computeSinCos+0x30>
 8001392:	4815      	ldr	r0, [pc, #84]	; (80013e8 <computeSinCos+0x318>)
 8001394:	fb80 4002 	smull	r4, r0, r0, r2
 8001398:	4410      	add	r0, r2
 800139a:	17d2      	asrs	r2, r2, #31
 800139c:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 80013a0:	b212      	sxth	r2, r2
 80013a2:	3201      	adds	r2, #1
 80013a4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80013a8:	f203 23b2 	addw	r3, r3, #690	; 0x2b2
 80013ac:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80013b0:	eba3 02c2 	sub.w	r2, r3, r2, lsl #3
 80013b4:	b293      	uxth	r3, r2
 80013b6:	b212      	sxth	r2, r2
 80013b8:	e785      	b.n	80012c6 <computeSinCos+0x1f6>
 80013ba:	480b      	ldr	r0, [pc, #44]	; (80013e8 <computeSinCos+0x318>)
 80013bc:	fb80 4002 	smull	r4, r0, r0, r2
 80013c0:	4410      	add	r0, r2
 80013c2:	17d2      	asrs	r2, r2, #31
 80013c4:	ebc2 2220 	rsb	r2, r2, r0, asr #8
 80013c8:	b212      	sxth	r2, r2
 80013ca:	3201      	adds	r2, #1
 80013cc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80013d0:	f203 203a 	addw	r0, r3, #570	; 0x23a
 80013d4:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 80013d8:	eba0 02c2 	sub.w	r2, r0, r2, lsl #3
 80013dc:	b290      	uxth	r0, r2
 80013de:	b212      	sxth	r2, r2
 80013e0:	e745      	b.n	800126e <computeSinCos+0x19e>
 80013e2:	bf00      	nop
 80013e4:	2000007c 	.word	0x2000007c
 80013e8:	b60b60b7 	.word	0xb60b60b7
 80013ec:	08004eec 	.word	0x08004eec
 80013f0:	200000d6 	.word	0x200000d6
 80013f4:	20000100 	.word	0x20000100
 80013f8:	2000019c 	.word	0x2000019c
 80013fc:	200000c4 	.word	0x200000c4
 8001400:	2000008a 	.word	0x2000008a
 8001404:	20000074 	.word	0x20000074

08001408 <SpeedPIController>:
int16_t Ki = 20;

float Iterm = 0;
void SpeedPIController(){
	speedReq = 2000;
	error = speedReq - speed;
 8001408:	4b3f      	ldr	r3, [pc, #252]	; (8001508 <SpeedPIController+0x100>)
 800140a:	4940      	ldr	r1, [pc, #256]	; (800150c <SpeedPIController+0x104>)
 800140c:	8818      	ldrh	r0, [r3, #0]
	speedReq = 2000;
 800140e:	4b40      	ldr	r3, [pc, #256]	; (8001510 <SpeedPIController+0x108>)
	error = speedReq - speed;
 8001410:	f5c0 60fa 	rsb	r0, r0, #2000	; 0x7d0
void SpeedPIController(){
 8001414:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
	error = speedReq - speed;
 8001418:	b200      	sxth	r0, r0
	Kterm = (float)(error)*0.002;
 800141a:	ee07 0a90 	vmov	s15, r0
 800141e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	speedReq = 2000;
 8001422:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
void SpeedPIController(){
 8001426:	ed2d 8b02 	vpush	{d8}
	error = speedReq - speed;
 800142a:	8008      	strh	r0, [r1, #0]
	speedReq = 2000;
 800142c:	801a      	strh	r2, [r3, #0]
	Kterm = (float)(error)*0.002;
 800142e:	ee17 0a90 	vmov	r0, s15
 8001432:	f7ff f95f 	bl	80006f4 <__aeabi_f2d>
 8001436:	a330      	add	r3, pc, #192	; (adr r3, 80014f8 <SpeedPIController+0xf0>)
 8001438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143c:	4680      	mov	r8, r0
 800143e:	4689      	mov	r9, r1
 8001440:	f7fe feca 	bl	80001d8 <__aeabi_dmul>
 8001444:	f7ff f9ae 	bl	80007a4 <__aeabi_d2f>
	Iterm += (float)(error)*0.00001;
 8001448:	4e32      	ldr	r6, [pc, #200]	; (8001514 <SpeedPIController+0x10c>)
	Kterm = (float)(error)*0.002;
 800144a:	4a33      	ldr	r2, [pc, #204]	; (8001518 <SpeedPIController+0x110>)
 800144c:	4603      	mov	r3, r0
 800144e:	6013      	str	r3, [r2, #0]
	Iterm += (float)(error)*0.00001;
 8001450:	6830      	ldr	r0, [r6, #0]
	Kterm = (float)(error)*0.002;
 8001452:	ee08 3a10 	vmov	s16, r3
	Iterm += (float)(error)*0.00001;
 8001456:	f7ff f94d 	bl	80006f4 <__aeabi_f2d>
 800145a:	a329      	add	r3, pc, #164	; (adr r3, 8001500 <SpeedPIController+0xf8>)
 800145c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001460:	4604      	mov	r4, r0
 8001462:	460d      	mov	r5, r1
 8001464:	4640      	mov	r0, r8
 8001466:	4649      	mov	r1, r9
 8001468:	f7fe feb6 	bl	80001d8 <__aeabi_dmul>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	4620      	mov	r0, r4
 8001472:	4629      	mov	r1, r5
 8001474:	f7fe ffe0 	bl	8000438 <__adddf3>
 8001478:	f7ff f994 	bl	80007a4 <__aeabi_d2f>
 800147c:	ee07 0a90 	vmov	s15, r0

	if(Iterm > 1){
 8001480:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001484:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148c:	dd24      	ble.n	80014d8 <SpeedPIController+0xd0>
		Iterm = 1;
 800148e:	ed86 7a00 	vstr	s14, [r6]
 8001492:	eef0 7a47 	vmov.f32	s15, s14
	} else if(Iterm < -1){
		Iterm = -1;
	}

	IqRef = (Kterm+Iterm);
 8001496:	ee38 8a27 	vadd.f32	s16, s16, s15

	if(IqRef > 3){
 800149a:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800149e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80014a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a6:	dd06      	ble.n	80014b6 <SpeedPIController+0xae>
		IqRef = 3;
	} else if(IqRef < -3){
		IqRef = -3;
	}
}
 80014a8:	ecbd 8b02 	vpop	{d8}
		IqRef = 3;
 80014ac:	4b1b      	ldr	r3, [pc, #108]	; (800151c <SpeedPIController+0x114>)
 80014ae:	edc3 7a00 	vstr	s15, [r3]
}
 80014b2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	} else if(IqRef < -3){
 80014b6:	eef8 7a08 	vmov.f32	s15, #136	; 0xc0400000 -3.0
		IqRef = -3;
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <SpeedPIController+0x114>)
	} else if(IqRef < -3){
 80014bc:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80014c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	IqRef = (Kterm+Iterm);
 80014c4:	bf58      	it	pl
 80014c6:	ed83 8a00 	vstrpl	s16, [r3]
}
 80014ca:	ecbd 8b02 	vpop	{d8}
		IqRef = -3;
 80014ce:	bf48      	it	mi
 80014d0:	edc3 7a00 	vstrmi	s15, [r3]
}
 80014d4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	} else if(Iterm < -1){
 80014d8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80014dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	Iterm += (float)(error)*0.00001;
 80014e4:	bf52      	itee	pl
 80014e6:	edc6 7a00 	vstrpl	s15, [r6]
		Iterm = -1;
 80014ea:	eef0 7a47 	vmovmi.f32	s15, s14
 80014ee:	ed86 7a00 	vstrmi	s14, [r6]
 80014f2:	e7d0      	b.n	8001496 <SpeedPIController+0x8e>
 80014f4:	f3af 8000 	nop.w
 80014f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80014fc:	3f60624d 	.word	0x3f60624d
 8001500:	88e368f1 	.word	0x88e368f1
 8001504:	3ee4f8b5 	.word	0x3ee4f8b5
 8001508:	20000104 	.word	0x20000104
 800150c:	20000102 	.word	0x20000102
 8001510:	20000072 	.word	0x20000072
 8001514:	20000068 	.word	0x20000068
 8001518:	200000e0 	.word	0x200000e0
 800151c:	200000c0 	.word	0x200000c0

08001520 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001520:	b530      	push	{r4, r5, lr}
 8001522:	b0a7      	sub	sp, #156	; 0x9c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001524:	2100      	movs	r1, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001526:	2258      	movs	r2, #88	; 0x58
 8001528:	a810      	add	r0, sp, #64	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152a:	e9cd 1100 	strd	r1, r1, [sp]
 800152e:	e9cd 1102 	strd	r1, r1, [sp, #8]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001532:	910a      	str	r1, [sp, #40]	; 0x28
 8001534:	9108      	str	r1, [sp, #32]
 8001536:	910b      	str	r1, [sp, #44]	; 0x2c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	9104      	str	r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800153a:	f003 fcc3 	bl	8004ec4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800153e:	2201      	movs	r2, #1
 8001540:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001544:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001548:	2202      	movs	r2, #2
 800154a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800154e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001552:	2101      	movs	r1, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001554:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 8001558:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800155a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800155c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001560:	9109      	str	r1, [sp, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001562:	f001 fca5 	bl	8002eb0 <HAL_RCC_OscConfig>
 8001566:	b108      	cbz	r0, 800156c <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001568:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800156a:	e7fe      	b.n	800156a <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800156c:	4603      	mov	r3, r0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001570:	2200      	movs	r2, #0
 8001572:	f44f 6380 	mov.w	r3, #1024	; 0x400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001576:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001578:	240f      	movs	r4, #15
 800157a:	2502      	movs	r5, #2
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800157c:	2102      	movs	r1, #2
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001582:	e9cd 4500 	strd	r4, r5, [sp]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001586:	f001 ff81 	bl	800348c <HAL_RCC_ClockConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	b108      	cbz	r0, 8001592 <SystemClock_Config+0x72>
 800158e:	b672      	cpsid	i
  while (1)
 8001590:	e7fe      	b.n	8001590 <SystemClock_Config+0x70>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8001592:	4909      	ldr	r1, [pc, #36]	; (80015b8 <SystemClock_Config+0x98>)
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001594:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001596:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800159a:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800159e:	a810      	add	r0, sp, #64	; 0x40
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 80015a0:	9110      	str	r1, [sp, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80015a2:	9213      	str	r2, [sp, #76]	; 0x4c
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80015a4:	931a      	str	r3, [sp, #104]	; 0x68
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 80015a6:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015a8:	f002 f8bc 	bl	8003724 <HAL_RCCEx_PeriphCLKConfig>
 80015ac:	b108      	cbz	r0, 80015b2 <SystemClock_Config+0x92>
 80015ae:	b672      	cpsid	i
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <SystemClock_Config+0x90>
}
 80015b2:	b027      	add	sp, #156	; 0x9c
 80015b4:	bd30      	pop	{r4, r5, pc}
 80015b6:	bf00      	nop
 80015b8:	00201082 	.word	0x00201082

080015bc <main>:
{
 80015bc:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015be:	2400      	movs	r4, #0
{
 80015c0:	b0a2      	sub	sp, #136	; 0x88
  HAL_Init();
 80015c2:	f000 fcbb 	bl	8001f3c <HAL_Init>
  SystemClock_Config();
 80015c6:	f7ff ffab 	bl	8001520 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ca:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 80015ce:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015d2:	4ea6      	ldr	r6, [pc, #664]	; (800186c <main+0x2b0>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	941a      	str	r4, [sp, #104]	; 0x68
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015d6:	6973      	ldr	r3, [r6, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015d8:	4da5      	ldr	r5, [pc, #660]	; (8001870 <main+0x2b4>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80015da:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015de:	6173      	str	r3, [r6, #20]
 80015e0:	6973      	ldr	r3, [r6, #20]
 80015e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015e6:	9303      	str	r3, [sp, #12]
 80015e8:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ea:	6973      	ldr	r3, [r6, #20]
 80015ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015f0:	6173      	str	r3, [r6, #20]
 80015f2:	6973      	ldr	r3, [r6, #20]
 80015f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015f8:	9304      	str	r3, [sp, #16]
 80015fa:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fc:	6973      	ldr	r3, [r6, #20]
 80015fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001602:	6173      	str	r3, [r6, #20]
 8001604:	6973      	ldr	r3, [r6, #20]
 8001606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800160a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800160c:	4622      	mov	r2, r4
 800160e:	2120      	movs	r1, #32
 8001610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001614:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001616:	f001 fc3f 	bl	8002e98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin, GPIO_PIN_RESET);
 800161a:	4896      	ldr	r0, [pc, #600]	; (8001874 <main+0x2b8>)
 800161c:	4622      	mov	r2, r4
 800161e:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001622:	f001 fc39 	bl	8002e98 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001626:	2220      	movs	r2, #32
 8001628:	2301      	movs	r3, #1
 800162a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001630:	2200      	movs	r2, #0
 8001632:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001634:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001638:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163c:	f001 fb1e 	bl	8002c7c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 8001640:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001644:	2301      	movs	r3, #1
 8001646:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800164a:	488a      	ldr	r0, [pc, #552]	; (8001874 <main+0x2b8>)
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 800164c:	2202      	movs	r2, #2
 800164e:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001650:	a916      	add	r1, sp, #88	; 0x58
  GPIO_InitStruct.Pin = M1_PWM_EN_U_Pin|M1_PWM_EN_V_Pin|M1_PWM_EN_W_Pin;
 8001652:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001656:	f001 fb11 	bl	8002c7c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800165a:	6973      	ldr	r3, [r6, #20]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800165c:	f885 4020 	strb.w	r4, [r5, #32]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6173      	str	r3, [r6, #20]
 8001666:	6973      	ldr	r3, [r6, #20]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001668:	62ec      	str	r4, [r5, #44]	; 0x2c
  __HAL_RCC_DMA1_CLK_ENABLE();
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	9301      	str	r3, [sp, #4]
 8001670:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001672:	6973      	ldr	r3, [r6, #20]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001674:	f885 4030 	strb.w	r4, [r5, #48]	; 0x30
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001678:	f043 0302 	orr.w	r3, r3, #2
 800167c:	6173      	str	r3, [r6, #20]
 800167e:	6973      	ldr	r3, [r6, #20]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001680:	606c      	str	r4, [r5, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	9302      	str	r3, [sp, #8]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001688:	f44f 7180 	mov.w	r1, #256	; 0x100
  hadc1.Instance = ADC1;
 800168c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001690:	9a02      	ldr	r2, [sp, #8]
  hadc1.Instance = ADC1;
 8001692:	602b      	str	r3, [r5, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001694:	2201      	movs	r2, #1
  hadc1.Init.NbrOfConversion = 4;
 8001696:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001698:	4628      	mov	r0, r5
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800169a:	8329      	strh	r1, [r5, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 800169c:	e9cd 4416 	strd	r4, r4, [sp, #88]	; 0x58
 80016a0:	e9cd 4418 	strd	r4, r4, [sp, #96]	; 0x60
 80016a4:	e9cd 441a 	strd	r4, r4, [sp, #104]	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 80016a8:	e9cd 440f 	strd	r4, r4, [sp, #60]	; 0x3c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016ac:	e9c5 4402 	strd	r4, r4, [r5, #8]
  ADC_MultiModeTypeDef multimode = {0};
 80016b0:	940e      	str	r4, [sp, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80016b2:	636c      	str	r4, [r5, #52]	; 0x34
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016b4:	62aa      	str	r2, [r5, #40]	; 0x28
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80016b6:	612a      	str	r2, [r5, #16]
  hadc1.Init.NbrOfConversion = 4;
 80016b8:	61eb      	str	r3, [r5, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016ba:	616b      	str	r3, [r5, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016bc:	f000 fd02 	bl	80020c4 <HAL_ADC_Init>
 80016c0:	b108      	cbz	r0, 80016c6 <main+0x10a>
 80016c2:	b672      	cpsid	i
  while (1)
 80016c4:	e7fe      	b.n	80016c4 <main+0x108>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80016c6:	4603      	mov	r3, r0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80016c8:	a90e      	add	r1, sp, #56	; 0x38
 80016ca:	4628      	mov	r0, r5
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80016cc:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80016ce:	f001 f901 	bl	80028d4 <HAL_ADCEx_MultiModeConfigChannel>
 80016d2:	b108      	cbz	r0, 80016d8 <main+0x11c>
 80016d4:	b672      	cpsid	i
  while (1)
 80016d6:	e7fe      	b.n	80016d6 <main+0x11a>
  sConfig.Channel = ADC_CHANNEL_1;
 80016d8:	2201      	movs	r2, #1
 80016da:	2301      	movs	r3, #1
 80016dc:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e0:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_1;
 80016e2:	2200      	movs	r2, #0
 80016e4:	2300      	movs	r3, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e6:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 80016e8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 80016ec:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f0:	f000 ff30 	bl	8002554 <HAL_ADC_ConfigChannel>
 80016f4:	b108      	cbz	r0, 80016fa <main+0x13e>
 80016f6:	b672      	cpsid	i
  while (1)
 80016f8:	e7fe      	b.n	80016f8 <main+0x13c>
  sConfig.Channel = ADC_CHANNEL_7;
 80016fa:	2207      	movs	r2, #7
 80016fc:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016fe:	a916      	add	r1, sp, #88	; 0x58
 8001700:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_7;
 8001702:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001706:	f000 ff25 	bl	8002554 <HAL_ADC_ConfigChannel>
 800170a:	b108      	cbz	r0, 8001710 <main+0x154>
 800170c:	b672      	cpsid	i
  while (1)
 800170e:	e7fe      	b.n	800170e <main+0x152>
  sConfig.Channel = ADC_CHANNEL_6;
 8001710:	2206      	movs	r2, #6
 8001712:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001714:	a916      	add	r1, sp, #88	; 0x58
 8001716:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_6;
 8001718:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800171c:	f000 ff1a 	bl	8002554 <HAL_ADC_ConfigChannel>
 8001720:	b108      	cbz	r0, 8001726 <main+0x16a>
 8001722:	b672      	cpsid	i
  while (1)
 8001724:	e7fe      	b.n	8001724 <main+0x168>
  sConfig.Channel = ADC_CHANNEL_2;
 8001726:	2202      	movs	r2, #2
 8001728:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800172a:	4628      	mov	r0, r5
 800172c:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_2;
 800172e:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001732:	f000 ff0f 	bl	8002554 <HAL_ADC_ConfigChannel>
 8001736:	4604      	mov	r4, r0
 8001738:	b108      	cbz	r0, 800173e <main+0x182>
 800173a:	b672      	cpsid	i
  while (1)
 800173c:	e7fe      	b.n	800173c <main+0x180>
  htim1.Instance = TIM1;
 800173e:	4d4e      	ldr	r5, [pc, #312]	; (8001878 <main+0x2bc>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001740:	900a      	str	r0, [sp, #40]	; 0x28
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001742:	4601      	mov	r1, r0
 8001744:	222c      	movs	r2, #44	; 0x2c
 8001746:	a816      	add	r0, sp, #88	; 0x58
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001748:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
 800174c:	e9cd 4410 	strd	r4, r4, [sp, #64]	; 0x40
 8001750:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001754:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001758:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800175c:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800175e:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001760:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001762:	f003 fbaf 	bl	8004ec4 <memset>
  htim1.Instance = TIM1;
 8001766:	4b45      	ldr	r3, [pc, #276]	; (800187c <main+0x2c0>)
 8001768:	602b      	str	r3, [r5, #0]
  htim1.Init.Prescaler = 6;
 800176a:	2006      	movs	r0, #6
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800176c:	2120      	movs	r1, #32
  htim1.Init.Period = 512;
 800176e:	f44f 7200 	mov.w	r2, #512	; 0x200
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001772:	2380      	movs	r3, #128	; 0x80
  htim1.Init.Prescaler = 6;
 8001774:	6068      	str	r0, [r5, #4]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001776:	4628      	mov	r0, r5
  htim1.Init.Period = 512;
 8001778:	e9c5 1202 	strd	r1, r2, [r5, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800177c:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 800177e:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001780:	61ab      	str	r3, [r5, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001782:	f002 f9b3 	bl	8003aec <HAL_TIM_Base_Init>
 8001786:	b108      	cbz	r0, 800178c <main+0x1d0>
 8001788:	b672      	cpsid	i
  while (1)
 800178a:	e7fe      	b.n	800178a <main+0x1ce>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800178c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001790:	a90a      	add	r1, sp, #40	; 0x28
 8001792:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001794:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001796:	f002 fc1f 	bl	8003fd8 <HAL_TIM_ConfigClockSource>
 800179a:	b108      	cbz	r0, 80017a0 <main+0x1e4>
 800179c:	b672      	cpsid	i
  while (1)
 800179e:	e7fe      	b.n	800179e <main+0x1e2>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017a0:	4628      	mov	r0, r5
 80017a2:	f002 fa21 	bl	8003be8 <HAL_TIM_PWM_Init>
 80017a6:	4603      	mov	r3, r0
 80017a8:	b108      	cbz	r0, 80017ae <main+0x1f2>
 80017aa:	b672      	cpsid	i
  while (1)
 80017ac:	e7fe      	b.n	80017ac <main+0x1f0>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017ae:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80017b0:	2470      	movs	r4, #112	; 0x70
 80017b2:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017b6:	a906      	add	r1, sp, #24
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80017b8:	e9cd 4506 	strd	r4, r5, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017bc:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017be:	f002 ff1b 	bl	80045f8 <HAL_TIMEx_MasterConfigSynchronization>
 80017c2:	b108      	cbz	r0, 80017c8 <main+0x20c>
 80017c4:	b672      	cpsid	i
  while (1)
 80017c6:	e7fe      	b.n	80017c6 <main+0x20a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017c8:	2600      	movs	r6, #0
 80017ca:	2700      	movs	r7, #0
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017cc:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017ce:	2460      	movs	r4, #96	; 0x60
 80017d0:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017d2:	4829      	ldr	r0, [pc, #164]	; (8001878 <main+0x2bc>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80017d4:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017d6:	a90e      	add	r1, sp, #56	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017d8:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 80017dc:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80017e0:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017e4:	f002 fdb2 	bl	800434c <HAL_TIM_PWM_ConfigChannel>
 80017e8:	b108      	cbz	r0, 80017ee <main+0x232>
 80017ea:	b672      	cpsid	i
  while (1)
 80017ec:	e7fe      	b.n	80017ec <main+0x230>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017ee:	4822      	ldr	r0, [pc, #136]	; (8001878 <main+0x2bc>)
 80017f0:	2204      	movs	r2, #4
 80017f2:	a90e      	add	r1, sp, #56	; 0x38
 80017f4:	f002 fdaa 	bl	800434c <HAL_TIM_PWM_ConfigChannel>
 80017f8:	b108      	cbz	r0, 80017fe <main+0x242>
 80017fa:	b672      	cpsid	i
  while (1)
 80017fc:	e7fe      	b.n	80017fc <main+0x240>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80017fe:	481e      	ldr	r0, [pc, #120]	; (8001878 <main+0x2bc>)
 8001800:	2208      	movs	r2, #8
 8001802:	a90e      	add	r1, sp, #56	; 0x38
 8001804:	f002 fda2 	bl	800434c <HAL_TIM_PWM_ConfigChannel>
 8001808:	b108      	cbz	r0, 800180e <main+0x252>
 800180a:	b672      	cpsid	i
  while (1)
 800180c:	e7fe      	b.n	800180c <main+0x250>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800180e:	2470      	movs	r4, #112	; 0x70
 8001810:	f44f 7500 	mov.w	r5, #512	; 0x200
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001814:	4818      	ldr	r0, [pc, #96]	; (8001878 <main+0x2bc>)
 8001816:	220c      	movs	r2, #12
 8001818:	a90e      	add	r1, sp, #56	; 0x38
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800181a:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800181e:	f002 fd95 	bl	800434c <HAL_TIM_PWM_ConfigChannel>
 8001822:	b108      	cbz	r0, 8001828 <main+0x26c>
 8001824:	b672      	cpsid	i
  while (1)
 8001826:	e7fe      	b.n	8001826 <main+0x26a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001828:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800182c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001830:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8001834:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001838:	2300      	movs	r3, #0
 800183a:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 800183e:	2200      	movs	r2, #0
 8001840:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001844:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 8001848:	2200      	movs	r2, #0
 800184a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800184e:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001852:	9020      	str	r0, [sp, #128]	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8001854:	2200      	movs	r2, #0
 8001856:	2303      	movs	r3, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001858:	4807      	ldr	r0, [pc, #28]	; (8001878 <main+0x2bc>)
 800185a:	a916      	add	r1, sp, #88	; 0x58
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 800185c:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001860:	f002 ff24 	bl	80046ac <HAL_TIMEx_ConfigBreakDeadTime>
 8001864:	4604      	mov	r4, r0
 8001866:	b158      	cbz	r0, 8001880 <main+0x2c4>
 8001868:	b672      	cpsid	i
  while (1)
 800186a:	e7fe      	b.n	800186a <main+0x2ae>
 800186c:	40021000 	.word	0x40021000
 8001870:	200002e8 	.word	0x200002e8
 8001874:	48000800 	.word	0x48000800
 8001878:	200003c0 	.word	0x200003c0
 800187c:	40012c00 	.word	0x40012c00
  HAL_TIM_MspPostInit(&htim1);
 8001880:	4862      	ldr	r0, [pc, #392]	; (8001a0c <main+0x450>)
 8001882:	f000 fa49 	bl	8001d18 <HAL_TIM_MspPostInit>
  huart2.Instance = USART2;
 8001886:	4862      	ldr	r0, [pc, #392]	; (8001a10 <main+0x454>)
 8001888:	4a62      	ldr	r2, [pc, #392]	; (8001a14 <main+0x458>)
  huart2.Init.BaudRate = 2250000;
 800188a:	4963      	ldr	r1, [pc, #396]	; (8001a18 <main+0x45c>)
  huart2.Instance = USART2;
 800188c:	6002      	str	r2, [r0, #0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800188e:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 2250000;
 8001890:	6041      	str	r1, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001892:	6142      	str	r2, [r0, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 8001894:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 8001898:	f44f 6200 	mov.w	r2, #2048	; 0x800
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 800189c:	61c1      	str	r1, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_ENABLE;
 800189e:	6202      	str	r2, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80018a0:	2120      	movs	r1, #32
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80018a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018a6:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018aa:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ac:	6184      	str	r4, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80018ae:	6241      	str	r1, [r0, #36]	; 0x24
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80018b0:	63c2      	str	r2, [r0, #60]	; 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018b2:	f003 f8a3 	bl	80049fc <HAL_UART_Init>
 80018b6:	b108      	cbz	r0, 80018bc <main+0x300>
 80018b8:	b672      	cpsid	i
  while (1)
 80018ba:	e7fe      	b.n	80018ba <main+0x2fe>
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018bc:	4c57      	ldr	r4, [pc, #348]	; (8001a1c <main+0x460>)
  hadc2.Instance = ADC2;
 80018be:	4958      	ldr	r1, [pc, #352]	; (8001a20 <main+0x464>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80018c0:	9016      	str	r0, [sp, #88]	; 0x58
  hadc2.Init.NbrOfConversion = 2;
 80018c2:	2202      	movs	r2, #2
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018c4:	2304      	movs	r3, #4
  hadc2.Init.NbrOfConversion = 2;
 80018c6:	61e2      	str	r2, [r4, #28]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80018c8:	f44f 7280 	mov.w	r2, #256	; 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 80018cc:	e9cd 0017 	strd	r0, r0, [sp, #92]	; 0x5c
 80018d0:	e9cd 0019 	strd	r0, r0, [sp, #100]	; 0x64
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80018d4:	e9c4 0001 	strd	r0, r0, [r4, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80018d8:	901b      	str	r0, [sp, #108]	; 0x6c
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018da:	f884 0020 	strb.w	r0, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018de:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80018e0:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018e4:	60e0      	str	r0, [r4, #12]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80018e6:	6360      	str	r0, [r4, #52]	; 0x34
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018e8:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80018ea:	4620      	mov	r0, r4
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018ec:	2301      	movs	r3, #1
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80018ee:	8322      	strh	r2, [r4, #24]
  hadc2.Instance = ADC2;
 80018f0:	6021      	str	r1, [r4, #0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018f2:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80018f4:	6123      	str	r3, [r4, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80018f6:	f000 fbe5 	bl	80020c4 <HAL_ADC_Init>
 80018fa:	b108      	cbz	r0, 8001900 <main+0x344>
 80018fc:	b672      	cpsid	i
  while (1)
 80018fe:	e7fe      	b.n	80018fe <main+0x342>
  sConfig.Channel = ADC_CHANNEL_4;
 8001900:	2204      	movs	r2, #4
 8001902:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001904:	a916      	add	r1, sp, #88	; 0x58
 8001906:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_4;
 8001908:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 800190c:	e9cd 671a 	strd	r6, r7, [sp, #104]	; 0x68
 8001910:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001914:	f000 fe1e 	bl	8002554 <HAL_ADC_ConfigChannel>
 8001918:	b108      	cbz	r0, 800191e <main+0x362>
 800191a:	b672      	cpsid	i
  while (1)
 800191c:	e7fe      	b.n	800191c <main+0x360>
  sConfig.Channel = ADC_CHANNEL_9;
 800191e:	2209      	movs	r2, #9
 8001920:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001922:	4620      	mov	r0, r4
 8001924:	a916      	add	r1, sp, #88	; 0x58
  sConfig.Channel = ADC_CHANNEL_9;
 8001926:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800192a:	f000 fe13 	bl	8002554 <HAL_ADC_ConfigChannel>
 800192e:	b108      	cbz	r0, 8001934 <main+0x378>
 8001930:	b672      	cpsid	i
  while (1)
 8001932:	e7fe      	b.n	8001932 <main+0x376>
  htim3.Instance = TIM3;
 8001934:	4b3b      	ldr	r3, [pc, #236]	; (8001a24 <main+0x468>)
 8001936:	4d3c      	ldr	r5, [pc, #240]	; (8001a28 <main+0x46c>)
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001938:	6118      	str	r0, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800193a:	2280      	movs	r2, #128	; 0x80
  htim3.Init.Period = 299;
 800193c:	f240 142b 	movw	r4, #299	; 0x12b
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001940:	e9c3 0001 	strd	r0, r0, [r3, #4]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001944:	619a      	str	r2, [r3, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001946:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 800194a:	2202      	movs	r2, #2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800194c:	900e      	str	r0, [sp, #56]	; 0x38
  sConfig.IC2Filter = 0;
 800194e:	901e      	str	r0, [sp, #120]	; 0x78
  htim3.Instance = TIM3;
 8001950:	601d      	str	r5, [r3, #0]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001952:	4618      	mov	r0, r3
  htim3.Init.Period = 299;
 8001954:	60dc      	str	r4, [r3, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 8001956:	2302      	movs	r3, #2
 8001958:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800195c:	2201      	movs	r2, #1
 800195e:	2300      	movs	r3, #0
 8001960:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 8001964:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001968:	a916      	add	r1, sp, #88	; 0x58
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 800196a:	2200      	movs	r2, #0
 800196c:	2302      	movs	r3, #2
 800196e:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001972:	f002 fa55 	bl	8003e20 <HAL_TIM_Encoder_Init>
 8001976:	b108      	cbz	r0, 800197c <main+0x3c0>
 8001978:	b672      	cpsid	i
  while (1)
 800197a:	e7fe      	b.n	800197a <main+0x3be>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800197c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800197e:	4829      	ldr	r0, [pc, #164]	; (8001a24 <main+0x468>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001980:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001982:	a90e      	add	r1, sp, #56	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001984:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001986:	f002 fe37 	bl	80045f8 <HAL_TIMEx_MasterConfigSynchronization>
 800198a:	4604      	mov	r4, r0
 800198c:	b108      	cbz	r0, 8001992 <main+0x3d6>
 800198e:	b672      	cpsid	i
  while (1)
 8001990:	e7fe      	b.n	8001990 <main+0x3d4>
  HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001992:	4602      	mov	r2, r0
 8001994:	4601      	mov	r1, r0
 8001996:	201b      	movs	r0, #27
 8001998:	f001 f840 	bl	8002a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800199c:	201b      	movs	r0, #27
 800199e:	f001 f875 	bl	8002a8c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80019a2:	4622      	mov	r2, r4
 80019a4:	4621      	mov	r1, r4
 80019a6:	2010      	movs	r0, #16
 80019a8:	f001 f838 	bl	8002a1c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80019ac:	2010      	movs	r0, #16
 80019ae:	f001 f86d 	bl	8002a8c <HAL_NVIC_EnableIRQ>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80019b2:	213c      	movs	r1, #60	; 0x3c
 80019b4:	481b      	ldr	r0, [pc, #108]	; (8001a24 <main+0x468>)
 80019b6:	f002 fae9 	bl	8003f8c <HAL_TIM_Encoder_Start>
		HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80019ba:	4621      	mov	r1, r4
 80019bc:	481b      	ldr	r0, [pc, #108]	; (8001a2c <main+0x470>)
 80019be:	f000 fd83 	bl	80024c8 <HAL_ADCEx_Calibration_Start>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1);
 80019c2:	481b      	ldr	r0, [pc, #108]	; (8001a30 <main+0x474>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019ca:	f001 fa65 	bl	8002e98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1);
 80019ce:	4818      	ldr	r0, [pc, #96]	; (8001a30 <main+0x474>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019d6:	f001 fa5f 	bl	8002e98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, 1);
 80019da:	2201      	movs	r2, #1
 80019dc:	4814      	ldr	r0, [pc, #80]	; (8001a30 <main+0x474>)
 80019de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e2:	f001 fa59 	bl	8002e98 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_4);
 80019e6:	210c      	movs	r1, #12
 80019e8:	4808      	ldr	r0, [pc, #32]	; (8001a0c <main+0x450>)
 80019ea:	f002 f9b7 	bl	8003d5c <HAL_TIM_PWM_Start_IT>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80019ee:	4621      	mov	r1, r4
 80019f0:	4806      	ldr	r0, [pc, #24]	; (8001a0c <main+0x450>)
 80019f2:	f002 f975 	bl	8003ce0 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80019f6:	2104      	movs	r1, #4
 80019f8:	4804      	ldr	r0, [pc, #16]	; (8001a0c <main+0x450>)
 80019fa:	f002 f971 	bl	8003ce0 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80019fe:	2108      	movs	r1, #8
 8001a00:	4802      	ldr	r0, [pc, #8]	; (8001a0c <main+0x450>)
 8001a02:	f002 f96d 	bl	8003ce0 <HAL_TIM_PWM_Start>
		receiveUART();
 8001a06:	f7ff f97b 	bl	8000d00 <receiveUART>
  while (1)
 8001a0a:	e7fe      	b.n	8001a0a <main+0x44e>
 8001a0c:	200003c0 	.word	0x200003c0
 8001a10:	20000114 	.word	0x20000114
 8001a14:	40004400 	.word	0x40004400
 8001a18:	00225510 	.word	0x00225510
 8001a1c:	20000258 	.word	0x20000258
 8001a20:	50000100 	.word	0x50000100
 8001a24:	200002a8 	.word	0x200002a8
 8001a28:	40000400 	.word	0x40000400
 8001a2c:	200002e8 	.word	0x200002e8
 8001a30:	48000800 	.word	0x48000800

08001a34 <Error_Handler>:
 8001a34:	b672      	cpsid	i
  while (1)
 8001a36:	e7fe      	b.n	8001a36 <Error_Handler+0x2>

08001a38 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <HAL_MspInit+0x30>)
 8001a3a:	699a      	ldr	r2, [r3, #24]
 8001a3c:	f042 0201 	orr.w	r2, r2, #1
 8001a40:	619a      	str	r2, [r3, #24]
 8001a42:	699a      	ldr	r2, [r3, #24]
{
 8001a44:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a46:	f002 0201 	and.w	r2, r2, #1
 8001a4a:	9200      	str	r2, [sp, #0]
 8001a4c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4e:	69da      	ldr	r2, [r3, #28]
 8001a50:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a54:	61da      	str	r2, [r3, #28]
 8001a56:	69db      	ldr	r3, [r3, #28]
 8001a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	9301      	str	r3, [sp, #4]
 8001a5e:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001a60:	2004      	movs	r0, #4
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a62:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001a64:	f000 bfc6 	b.w	80029f4 <HAL_NVIC_SetPriorityGrouping>
 8001a68:	40021000 	.word	0x40021000

08001a6c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8001a70:	6802      	ldr	r2, [r0, #0]
{
 8001a72:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8001a76:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7a:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001a7e:	e9cd 3308 	strd	r3, r3, [sp, #32]
{
 8001a82:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	930a      	str	r3, [sp, #40]	; 0x28
  if(hadc->Instance==ADC1)
 8001a86:	d04d      	beq.n	8001b24 <HAL_ADC_MspInit+0xb8>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8001a88:	4b55      	ldr	r3, [pc, #340]	; (8001be0 <HAL_ADC_MspInit+0x174>)
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d002      	beq.n	8001a94 <HAL_ADC_MspInit+0x28>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001a8e:	b00d      	add	sp, #52	; 0x34
 8001a90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001a94:	4a53      	ldr	r2, [pc, #332]	; (8001be4 <HAL_ADC_MspInit+0x178>)
 8001a96:	6813      	ldr	r3, [r2, #0]
 8001a98:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001a9a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001a9c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001a9e:	f000 8093 	beq.w	8001bc8 <HAL_ADC_MspInit+0x15c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa2:	4b51      	ldr	r3, [pc, #324]	; (8001be8 <HAL_ADC_MspInit+0x17c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa4:	4851      	ldr	r0, [pc, #324]	; (8001bec <HAL_ADC_MspInit+0x180>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa6:	695a      	ldr	r2, [r3, #20]
    hdma_adc2.Instance = DMA2_Channel1;
 8001aa8:	4d51      	ldr	r5, [pc, #324]	; (8001bf0 <HAL_ADC_MspInit+0x184>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aaa:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	695a      	ldr	r2, [r3, #20]
 8001ab2:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001ab6:	9204      	str	r2, [sp, #16]
 8001ab8:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	695a      	ldr	r2, [r3, #20]
 8001abc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001ac0:	615a      	str	r2, [r3, #20]
 8001ac2:	695b      	ldr	r3, [r3, #20]
 8001ac4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001acc:	2208      	movs	r2, #8
 8001ace:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad0:	9905      	ldr	r1, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad4:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ad6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ada:	f001 f8cf 	bl	8002c7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ade:	2280      	movs	r2, #128	; 0x80
 8001ae0:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	a906      	add	r1, sp, #24
 8001ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ae8:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aec:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aee:	f001 f8c5 	bl	8002c7c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8001af2:	4b40      	ldr	r3, [pc, #256]	; (8001bf4 <HAL_ADC_MspInit+0x188>)
 8001af4:	602b      	str	r3, [r5, #0]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001af6:	2080      	movs	r0, #128	; 0x80
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001af8:	f44f 7100 	mov.w	r1, #512	; 0x200
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001afc:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001b00:	2320      	movs	r3, #32
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001b02:	60e8      	str	r0, [r5, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b04:	e9c5 1204 	strd	r1, r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001b08:	4628      	mov	r0, r5
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001b0a:	61ab      	str	r3, [r5, #24]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b0c:	606e      	str	r6, [r5, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b0e:	60ae      	str	r6, [r5, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001b10:	61ee      	str	r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001b12:	f000 ffe3 	bl	8002adc <HAL_DMA_Init>
 8001b16:	2800      	cmp	r0, #0
 8001b18:	d148      	bne.n	8001bac <HAL_ADC_MspInit+0x140>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001b1a:	63a5      	str	r5, [r4, #56]	; 0x38
 8001b1c:	626c      	str	r4, [r5, #36]	; 0x24
}
 8001b1e:	b00d      	add	sp, #52	; 0x34
 8001b20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001b24:	4a2f      	ldr	r2, [pc, #188]	; (8001be4 <HAL_ADC_MspInit+0x178>)
 8001b26:	6813      	ldr	r3, [r2, #0]
 8001b28:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001b2a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001b2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001b2e:	d040      	beq.n	8001bb2 <HAL_ADC_MspInit+0x146>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b30:	4b2d      	ldr	r3, [pc, #180]	; (8001be8 <HAL_ADC_MspInit+0x17c>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b32:	482e      	ldr	r0, [pc, #184]	; (8001bec <HAL_ADC_MspInit+0x180>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b34:	695a      	ldr	r2, [r3, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 8001b36:	4d30      	ldr	r5, [pc, #192]	; (8001bf8 <HAL_ADC_MspInit+0x18c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b38:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b3c:	615a      	str	r2, [r3, #20]
 8001b3e:	695a      	ldr	r2, [r3, #20]
 8001b40:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8001b44:	9201      	str	r2, [sp, #4]
 8001b46:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b48:	695a      	ldr	r2, [r3, #20]
 8001b4a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001b4e:	615a      	str	r2, [r3, #20]
 8001b50:	695b      	ldr	r3, [r3, #20]
 8001b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b58:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|M1_CURR_AMPL_V_Pin;
 8001b5a:	f04f 0803 	mov.w	r8, #3
 8001b5e:	f04f 0903 	mov.w	r9, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b62:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b64:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b66:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_0|M1_CURR_AMPL_V_Pin;
 8001b68:	e9cd 8906 	strd	r8, r9, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b6c:	f001 f886 	bl	8002c7c <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b70:	a906      	add	r1, sp, #24
 8001b72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_AMPL_U_Pin|GPIO_PIN_1;
 8001b76:	e9cd 8906 	strd	r8, r9, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7c:	f001 f87e 	bl	8002c7c <HAL_GPIO_Init>
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b80:	f44f 7100 	mov.w	r1, #512	; 0x200
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b84:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b88:	2320      	movs	r3, #32
    hdma_adc1.Instance = DMA1_Channel1;
 8001b8a:	f8df c070 	ldr.w	ip, [pc, #112]	; 8001bfc <HAL_ADC_MspInit+0x190>
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001b8e:	61ab      	str	r3, [r5, #24]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b90:	2780      	movs	r7, #128	; 0x80
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b92:	e9c5 1204 	strd	r1, r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b96:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b98:	606e      	str	r6, [r5, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b9a:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b9c:	61ee      	str	r6, [r5, #28]
    hdma_adc1.Instance = DMA1_Channel1;
 8001b9e:	f8c5 c000 	str.w	ip, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ba2:	60ef      	str	r7, [r5, #12]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001ba4:	f000 ff9a 	bl	8002adc <HAL_DMA_Init>
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d0b6      	beq.n	8001b1a <HAL_ADC_MspInit+0xae>
      Error_Handler();
 8001bac:	f7ff ff42 	bl	8001a34 <Error_Handler>
 8001bb0:	e7b3      	b.n	8001b1a <HAL_ADC_MspInit+0xae>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <HAL_ADC_MspInit+0x17c>)
 8001bb4:	695a      	ldr	r2, [r3, #20]
 8001bb6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001bba:	615a      	str	r2, [r3, #20]
 8001bbc:	695b      	ldr	r3, [r3, #20]
 8001bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	9b00      	ldr	r3, [sp, #0]
 8001bc6:	e7b3      	b.n	8001b30 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <HAL_ADC_MspInit+0x17c>)
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001bd0:	615a      	str	r2, [r3, #20]
 8001bd2:	695b      	ldr	r3, [r3, #20]
 8001bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bd8:	9303      	str	r3, [sp, #12]
 8001bda:	9b03      	ldr	r3, [sp, #12]
 8001bdc:	e761      	b.n	8001aa2 <HAL_ADC_MspInit+0x36>
 8001bde:	bf00      	nop
 8001be0:	50000100 	.word	0x50000100
 8001be4:	2000006c 	.word	0x2000006c
 8001be8:	40021000 	.word	0x40021000
 8001bec:	48000800 	.word	0x48000800
 8001bf0:	20000400 	.word	0x20000400
 8001bf4:	40020408 	.word	0x40020408
 8001bf8:	2000037c 	.word	0x2000037c
 8001bfc:	40020008 	.word	0x40020008

08001c00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c00:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 8001c02:	6802      	ldr	r2, [r0, #0]
 8001c04:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <HAL_TIM_Base_MspInit+0x78>)
{
 8001c06:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c08:	2400      	movs	r4, #0
  if(htim_base->Instance==TIM1)
 8001c0a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001c10:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001c14:	9406      	str	r4, [sp, #24]
  if(htim_base->Instance==TIM1)
 8001c16:	d001      	beq.n	8001c1c <HAL_TIM_Base_MspInit+0x1c>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c18:	b008      	add	sp, #32
 8001c1a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c1c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001c20:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c22:	699a      	ldr	r2, [r3, #24]
 8001c24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c28:	619a      	str	r2, [r3, #24]
 8001c2a:	699a      	ldr	r2, [r3, #24]
 8001c2c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001c30:	9200      	str	r2, [sp, #0]
 8001c32:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c34:	695a      	ldr	r2, [r3, #20]
 8001c36:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001c3a:	615a      	str	r2, [r3, #20]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c42:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001c44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1;
 8001c4e:	250c      	movs	r5, #12
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001c50:	2300      	movs	r3, #0
 8001c52:	2201      	movs	r2, #1
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001c54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8001c58:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5c:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1;
 8001c5e:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8001c60:	f001 f80c 	bl	8002c7c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001c64:	4622      	mov	r2, r4
 8001c66:	4621      	mov	r1, r4
 8001c68:	2018      	movs	r0, #24
 8001c6a:	f000 fed7 	bl	8002a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001c6e:	2018      	movs	r0, #24
 8001c70:	f000 ff0c 	bl	8002a8c <HAL_NVIC_EnableIRQ>
}
 8001c74:	b008      	add	sp, #32
 8001c76:	bd70      	pop	{r4, r5, r6, pc}
 8001c78:	40012c00 	.word	0x40012c00

08001c7c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001c7c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM3)
 8001c7e:	6801      	ldr	r1, [r0, #0]
 8001c80:	4a23      	ldr	r2, [pc, #140]	; (8001d10 <HAL_TIM_Encoder_MspInit+0x94>)
{
 8001c82:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM3)
 8001c86:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c88:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001c8c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8001c90:	9308      	str	r3, [sp, #32]
  if(htim_encoder->Instance==TIM3)
 8001c92:	d001      	beq.n	8001c98 <HAL_TIM_Encoder_MspInit+0x1c>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c94:	b00a      	add	sp, #40	; 0x28
 8001c96:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c98:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001c9c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ca0:	2401      	movs	r4, #1
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ca2:	69da      	ldr	r2, [r3, #28]
 8001ca4:	f042 0202 	orr.w	r2, r2, #2
 8001ca8:	61da      	str	r2, [r3, #28]
 8001caa:	69da      	ldr	r2, [r3, #28]
 8001cac:	f002 0202 	and.w	r2, r2, #2
 8001cb0:	9201      	str	r2, [sp, #4]
 8001cb2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb4:	695a      	ldr	r2, [r3, #20]
 8001cb6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001cba:	615a      	str	r2, [r3, #20]
 8001cbc:	695a      	ldr	r2, [r3, #20]
 8001cbe:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001cc2:	9202      	str	r2, [sp, #8]
 8001cc4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc6:	695a      	ldr	r2, [r3, #20]
 8001cc8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ccc:	615a      	str	r2, [r3, #20]
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cd4:	9303      	str	r3, [sp, #12]
 8001cd6:	9803      	ldr	r0, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cd8:	2210      	movs	r2, #16
 8001cda:	2302      	movs	r3, #2
 8001cdc:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cde:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	a904      	add	r1, sp, #16
 8001ce2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ce6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001cea:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cee:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf0:	f000 ffc4 	bl	8002c7c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cf4:	2240      	movs	r2, #64	; 0x40
 8001cf6:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf8:	4806      	ldr	r0, [pc, #24]	; (8001d14 <HAL_TIM_Encoder_MspInit+0x98>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cfa:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfc:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001cfe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001d02:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d06:	f000 ffb9 	bl	8002c7c <HAL_GPIO_Init>
}
 8001d0a:	b00a      	add	sp, #40	; 0x28
 8001d0c:	bd70      	pop	{r4, r5, r6, pc}
 8001d0e:	bf00      	nop
 8001d10:	40000400 	.word	0x40000400
 8001d14:	48000800 	.word	0x48000800

08001d18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d18:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8001d1a:	6801      	ldr	r1, [r0, #0]
 8001d1c:	4a15      	ldr	r2, [pc, #84]	; (8001d74 <HAL_TIM_MspPostInit+0x5c>)
{
 8001d1e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8001d22:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d24:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001d28:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001d2c:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM1)
 8001d2e:	d001      	beq.n	8001d34 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d30:	b008      	add	sp, #32
 8001d32:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d34:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d38:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d3c:	2006      	movs	r0, #6
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3e:	695a      	ldr	r2, [r3, #20]
 8001d40:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001d44:	615a      	str	r2, [r3, #20]
 8001d46:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d48:	9006      	str	r0, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8001d50:	2202      	movs	r2, #2
 8001d52:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d54:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8001d56:	f44f 64e0 	mov.w	r4, #1792	; 0x700
 8001d5a:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8001d60:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001d64:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d68:	9e01      	ldr	r6, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f000 ff87 	bl	8002c7c <HAL_GPIO_Init>
}
 8001d6e:	b008      	add	sp, #32
 8001d70:	bd70      	pop	{r4, r5, r6, pc}
 8001d72:	bf00      	nop
 8001d74:	40012c00 	.word	0x40012c00

08001d78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d78:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART2)
 8001d7a:	6802      	ldr	r2, [r0, #0]
 8001d7c:	4b2e      	ldr	r3, [pc, #184]	; (8001e38 <HAL_UART_MspInit+0xc0>)
{
 8001d7e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d80:	2400      	movs	r4, #0
  if(huart->Instance==USART2)
 8001d82:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001d88:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001d8c:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART2)
 8001d8e:	d001      	beq.n	8001d94 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d90:	b008      	add	sp, #32
 8001d92:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d94:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001d98:	4e28      	ldr	r6, [pc, #160]	; (8001e3c <HAL_UART_MspInit+0xc4>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d9a:	69da      	ldr	r2, [r3, #28]
 8001d9c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001da0:	61da      	str	r2, [r3, #28]
 8001da2:	69da      	ldr	r2, [r3, #28]
 8001da4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001da8:	9200      	str	r2, [sp, #0]
 8001daa:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dac:	695a      	ldr	r2, [r3, #20]
 8001dae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001db2:	615a      	str	r2, [r3, #20]
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dba:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8001dbc:	220c      	movs	r2, #12
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dcc:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dce:	2307      	movs	r3, #7
 8001dd0:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dd4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dda:	f000 ff4f 	bl	8002c7c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001dde:	4918      	ldr	r1, [pc, #96]	; (8001e40 <HAL_UART_MspInit+0xc8>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001de0:	6074      	str	r4, [r6, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001de2:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001de4:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001de6:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001de8:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dec:	60b4      	str	r4, [r6, #8]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dee:	61f4      	str	r4, [r6, #28]
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001df0:	6031      	str	r1, [r6, #0]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001df2:	60f2      	str	r2, [r6, #12]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001df4:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001df6:	f000 fe71 	bl	8002adc <HAL_DMA_Init>
 8001dfa:	b9b0      	cbnz	r0, 8001e2a <HAL_UART_MspInit+0xb2>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001dfc:	4c11      	ldr	r4, [pc, #68]	; (8001e44 <HAL_UART_MspInit+0xcc>)
 8001dfe:	4b12      	ldr	r3, [pc, #72]	; (8001e48 <HAL_UART_MspInit+0xd0>)
 8001e00:	6023      	str	r3, [r4, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e02:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e04:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e06:	2280      	movs	r2, #128	; 0x80
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001e08:	66ee      	str	r6, [r5, #108]	; 0x6c
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e0a:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e0c:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e10:	e9c4 3304 	strd	r3, r3, [r4, #16]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e14:	e9c4 3306 	strd	r3, r3, [r4, #24]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001e18:	6275      	str	r5, [r6, #36]	; 0x24
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e1a:	6061      	str	r1, [r4, #4]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001e1c:	f000 fe5e 	bl	8002adc <HAL_DMA_Init>
 8001e20:	b930      	cbnz	r0, 8001e30 <HAL_UART_MspInit+0xb8>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001e22:	66ac      	str	r4, [r5, #104]	; 0x68
 8001e24:	6265      	str	r5, [r4, #36]	; 0x24
}
 8001e26:	b008      	add	sp, #32
 8001e28:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001e2a:	f7ff fe03 	bl	8001a34 <Error_Handler>
 8001e2e:	e7e5      	b.n	8001dfc <HAL_UART_MspInit+0x84>
      Error_Handler();
 8001e30:	f7ff fe00 	bl	8001a34 <Error_Handler>
 8001e34:	e7f5      	b.n	8001e22 <HAL_UART_MspInit+0xaa>
 8001e36:	bf00      	nop
 8001e38:	40004400 	.word	0x40004400
 8001e3c:	20000214 	.word	0x20000214
 8001e40:	4002006c 	.word	0x4002006c
 8001e44:	20000338 	.word	0x20000338
 8001e48:	40020080 	.word	0x40020080

08001e4c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e4c:	f000 b888 	b.w	8001f60 <HAL_IncTick>

08001e50 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001e50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	  handleRxCommands();
 8001e52:	f7fe ff5f 	bl	8000d14 <handleRxCommands>
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001e56:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001e5a:	4801      	ldr	r0, [pc, #4]	; (8001e60 <DMA1_Channel6_IRQHandler+0x10>)
 8001e5c:	f000 bec4 	b.w	8002be8 <HAL_DMA_IRQHandler>
 8001e60:	20000214 	.word	0x20000214

08001e64 <TIM1_BRK_TIM15_IRQHandler>:
void TIM1_BRK_TIM15_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e64:	4801      	ldr	r0, [pc, #4]	; (8001e6c <TIM1_BRK_TIM15_IRQHandler+0x8>)
 8001e66:	f002 b967 	b.w	8004138 <HAL_TIM_IRQHandler>
 8001e6a:	bf00      	nop
 8001e6c:	200003c0 	.word	0x200003c0

08001e70 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001e70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	  executeAll();
 8001e72:	f7fe ffa7 	bl	8000dc4 <executeAll>
  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001e76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim1);
 8001e7a:	4801      	ldr	r0, [pc, #4]	; (8001e80 <TIM1_CC_IRQHandler+0x10>)
 8001e7c:	f002 b95c 	b.w	8004138 <HAL_TIM_IRQHandler>
 8001e80:	200003c0 	.word	0x200003c0

08001e84 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <SystemInit+0x18>)
 8001e86:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e8a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e8e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001e92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e96:	6099      	str	r1, [r3, #8]
#endif
}
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ea0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ed8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ea4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001ea6:	e003      	b.n	8001eb0 <LoopCopyDataInit>

08001ea8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ea8:	4b0c      	ldr	r3, [pc, #48]	; (8001edc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001eaa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001eac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001eae:	3104      	adds	r1, #4

08001eb0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001eb0:	480b      	ldr	r0, [pc, #44]	; (8001ee0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001eb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001eb4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001eb6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001eb8:	d3f6      	bcc.n	8001ea8 <CopyDataInit>
	ldr	r2, =_sbss
 8001eba:	4a0b      	ldr	r2, [pc, #44]	; (8001ee8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ebc:	e002      	b.n	8001ec4 <LoopFillZerobss>

08001ebe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ebe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ec0:	f842 3b04 	str.w	r3, [r2], #4

08001ec4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <LoopForever+0x16>)
	cmp	r2, r3
 8001ec6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ec8:	d3f9      	bcc.n	8001ebe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001eca:	f7ff ffdb 	bl	8001e84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ece:	f002 ffd5 	bl	8004e7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ed2:	f7ff fb73 	bl	80015bc <main>

08001ed6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ed6:	e7fe      	b.n	8001ed6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ed8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8001edc:	08004fe8 	.word	0x08004fe8
	ldr	r0, =_sdata
 8001ee0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001ee4:	20000034 	.word	0x20000034
	ldr	r2, =_sbss
 8001ee8:	20000034 	.word	0x20000034
	ldr	r3, = _ebss
 8001eec:	20000448 	.word	0x20000448

08001ef0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ef0:	e7fe      	b.n	8001ef0 <ADC1_2_IRQHandler>
	...

08001ef4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef6:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <HAL_InitTick+0x3c>)
 8001ef8:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <HAL_InitTick+0x40>)
 8001efa:	7812      	ldrb	r2, [r2, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
{
 8001efe:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f04:	fbb0 f0f2 	udiv	r0, r0, r2
 8001f08:	fbb3 f0f0 	udiv	r0, r3, r0
 8001f0c:	f000 fdcc 	bl	8002aa8 <HAL_SYSTICK_Config>
 8001f10:	b908      	cbnz	r0, 8001f16 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f12:	2d0f      	cmp	r5, #15
 8001f14:	d901      	bls.n	8001f1a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001f16:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8001f18:	bd38      	pop	{r3, r4, r5, pc}
 8001f1a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	4629      	mov	r1, r5
 8001f20:	f04f 30ff 	mov.w	r0, #4294967295
 8001f24:	f000 fd7a 	bl	8002a1c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f28:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <HAL_InitTick+0x44>)
 8001f2a:	4620      	mov	r0, r4
 8001f2c:	601d      	str	r5, [r3, #0]
}
 8001f2e:	bd38      	pop	{r3, r4, r5, pc}
 8001f30:	2000002c 	.word	0x2000002c
 8001f34:	20000028 	.word	0x20000028
 8001f38:	20000030 	.word	0x20000030

08001f3c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f3c:	4a07      	ldr	r2, [pc, #28]	; (8001f5c <HAL_Init+0x20>)
{
 8001f3e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f40:	6813      	ldr	r3, [r2, #0]
 8001f42:	f043 0310 	orr.w	r3, r3, #16
 8001f46:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f48:	2003      	movs	r0, #3
 8001f4a:	f000 fd53 	bl	80029f4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4e:	2004      	movs	r0, #4
 8001f50:	f7ff ffd0 	bl	8001ef4 <HAL_InitTick>
  HAL_MspInit();
 8001f54:	f7ff fd70 	bl	8001a38 <HAL_MspInit>
}
 8001f58:	2000      	movs	r0, #0
 8001f5a:	bd08      	pop	{r3, pc}
 8001f5c:	40022000 	.word	0x40022000

08001f60 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001f60:	4a03      	ldr	r2, [pc, #12]	; (8001f70 <HAL_IncTick+0x10>)
 8001f62:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <HAL_IncTick+0x14>)
 8001f64:	6811      	ldr	r1, [r2, #0]
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	440b      	add	r3, r1
 8001f6a:	6013      	str	r3, [r2, #0]
}
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000444 	.word	0x20000444
 8001f74:	2000002c 	.word	0x2000002c

08001f78 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001f78:	4b01      	ldr	r3, [pc, #4]	; (8001f80 <HAL_GetTick+0x8>)
 8001f7a:	6818      	ldr	r0, [r3, #0]
}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	20000444 	.word	0x20000444

08001f84 <HAL_ADC_ConvCpltCallback>:
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop

08001f88 <HAL_ADC_ConvHalfCpltCallback>:
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop

08001f8c <HAL_ADC_ErrorCallback>:
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop

08001f90 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f90:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f92:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f98:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f9a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001f9c:	f043 0304 	orr.w	r3, r3, #4
 8001fa0:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001fa2:	f7ff bff3 	b.w	8001f8c <HAL_ADC_ErrorCallback>
 8001fa6:	bf00      	nop

08001fa8 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fa8:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001faa:	f7ff bfed 	b.w	8001f88 <HAL_ADC_ConvHalfCpltCallback>
 8001fae:	bf00      	nop

08001fb0 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fb0:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001fb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fb4:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001fb8:	d118      	bne.n	8001fec <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fbc:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fc2:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fc4:	68ca      	ldr	r2, [r1, #12]
 8001fc6:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001fca:	d10c      	bne.n	8001fe6 <ADC_DMAConvCplt+0x36>
 8001fcc:	7e5a      	ldrb	r2, [r3, #25]
 8001fce:	b952      	cbnz	r2, 8001fe6 <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001fd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fd2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fd6:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fda:	04d2      	lsls	r2, r2, #19
 8001fdc:	d403      	bmi.n	8001fe6 <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fe0:	f042 0201 	orr.w	r2, r2, #1
 8001fe4:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff bfcc 	b.w	8001f84 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff0:	4718      	bx	r3
 8001ff2:	bf00      	nop

08001ff4 <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001ff4:	6802      	ldr	r2, [r0, #0]
{
 8001ff6:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001ff8:	6893      	ldr	r3, [r2, #8]
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d001      	beq.n	8002006 <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002002:	2000      	movs	r0, #0
}
 8002004:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002006:	6811      	ldr	r1, [r2, #0]
 8002008:	07c9      	lsls	r1, r1, #31
 800200a:	d5fa      	bpl.n	8002002 <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800200c:	6891      	ldr	r1, [r2, #8]
 800200e:	f001 010d 	and.w	r1, r1, #13
 8002012:	2901      	cmp	r1, #1
 8002014:	4604      	mov	r4, r0
 8002016:	d009      	beq.n	800202c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002018:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800201a:	f042 0210 	orr.w	r2, r2, #16
 800201e:	6402      	str	r2, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002020:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002022:	f042 0201 	orr.w	r2, r2, #1
      return HAL_ERROR;
 8002026:	4618      	mov	r0, r3
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002028:	6462      	str	r2, [r4, #68]	; 0x44
}
 800202a:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 800202c:	6893      	ldr	r3, [r2, #8]
 800202e:	2103      	movs	r1, #3
 8002030:	f043 0302 	orr.w	r3, r3, #2
 8002034:	6093      	str	r3, [r2, #8]
 8002036:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8002038:	f7ff ff9e 	bl	8001f78 <HAL_GetTick>
 800203c:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800203e:	6823      	ldr	r3, [r4, #0]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	07db      	lsls	r3, r3, #31
 8002044:	d5dd      	bpl.n	8002002 <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002046:	f7ff ff97 	bl	8001f78 <HAL_GetTick>
 800204a:	1b40      	subs	r0, r0, r5
 800204c:	2802      	cmp	r0, #2
 800204e:	d9f6      	bls.n	800203e <ADC_Disable+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002050:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002052:	f043 0310 	orr.w	r3, r3, #16
 8002056:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002058:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	6463      	str	r3, [r4, #68]	; 0x44
 8002060:	2001      	movs	r0, #1
}
 8002062:	bd38      	pop	{r3, r4, r5, pc}

08002064 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002064:	6802      	ldr	r2, [r0, #0]
{
 8002066:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002068:	6893      	ldr	r3, [r2, #8]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b01      	cmp	r3, #1
{
 8002070:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002072:	d020      	beq.n	80020b6 <ADC_Enable+0x52>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002074:	6891      	ldr	r1, [r2, #8]
 8002076:	4b12      	ldr	r3, [pc, #72]	; (80020c0 <ADC_Enable+0x5c>)
 8002078:	4219      	tst	r1, r3
 800207a:	d009      	beq.n	8002090 <ADC_Enable+0x2c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800207e:	f043 0310 	orr.w	r3, r3, #16
 8002082:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002084:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6463      	str	r3, [r4, #68]	; 0x44
 800208c:	2001      	movs	r0, #1
}
 800208e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8002090:	6893      	ldr	r3, [r2, #8]
 8002092:	f043 0301 	orr.w	r3, r3, #1
 8002096:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8002098:	f7ff ff6e 	bl	8001f78 <HAL_GetTick>
 800209c:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800209e:	e004      	b.n	80020aa <ADC_Enable+0x46>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80020a0:	f7ff ff6a 	bl	8001f78 <HAL_GetTick>
 80020a4:	1b43      	subs	r3, r0, r5
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d8e8      	bhi.n	800207c <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80020aa:	6823      	ldr	r3, [r4, #0]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	07db      	lsls	r3, r3, #31
 80020b0:	d5f6      	bpl.n	80020a0 <ADC_Enable+0x3c>
  return HAL_OK;
 80020b2:	2000      	movs	r0, #0
}
 80020b4:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80020b6:	6813      	ldr	r3, [r2, #0]
 80020b8:	07d9      	lsls	r1, r3, #31
 80020ba:	d5db      	bpl.n	8002074 <ADC_Enable+0x10>
  return HAL_OK;
 80020bc:	2000      	movs	r0, #0
 80020be:	e7f9      	b.n	80020b4 <ADC_Enable+0x50>
 80020c0:	8000003f 	.word	0x8000003f

080020c4 <HAL_ADC_Init>:
{
 80020c4:	b570      	push	{r4, r5, r6, lr}
 80020c6:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80020c8:	2300      	movs	r3, #0
 80020ca:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 80020cc:	2800      	cmp	r0, #0
 80020ce:	f000 809d 	beq.w	800220c <HAL_ADC_Init+0x148>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020d2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80020d4:	f013 0310 	ands.w	r3, r3, #16
 80020d8:	4604      	mov	r4, r0
 80020da:	d118      	bne.n	800210e <HAL_ADC_Init+0x4a>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80020dc:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80020de:	2d00      	cmp	r5, #0
 80020e0:	f000 8097 	beq.w	8002212 <HAL_ADC_Init+0x14e>
 80020e4:	6822      	ldr	r2, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80020e6:	6891      	ldr	r1, [r2, #8]
 80020e8:	00cd      	lsls	r5, r1, #3
 80020ea:	f140 8083 	bpl.w	80021f4 <HAL_ADC_Init+0x130>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80020ee:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80020f0:	0088      	lsls	r0, r1, #2
 80020f2:	d47f      	bmi.n	80021f4 <HAL_ADC_Init+0x130>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020f4:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80020f6:	06c9      	lsls	r1, r1, #27
 80020f8:	d400      	bmi.n	80020fc <HAL_ADC_Init+0x38>
 80020fa:	b163      	cbz	r3, 8002116 <HAL_ADC_Init+0x52>
    ADC_STATE_CLR_SET(hadc->State,
 80020fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020fe:	f023 0312 	bic.w	r3, r3, #18
 8002102:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 8002106:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 8002108:	6423      	str	r3, [r4, #64]	; 0x40
}
 800210a:	b002      	add	sp, #8
 800210c:	bd70      	pop	{r4, r5, r6, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800210e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002110:	06da      	lsls	r2, r3, #27
 8002112:	d4f3      	bmi.n	80020fc <HAL_ADC_Init+0x38>
 8002114:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002116:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8002118:	f010 0004 	ands.w	r0, r0, #4
 800211c:	d1ee      	bne.n	80020fc <HAL_ADC_Init+0x38>
    ADC_STATE_CLR_SET(hadc->State,
 800211e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002120:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8002124:	f041 0102 	orr.w	r1, r1, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002128:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 800212c:	6421      	str	r1, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800212e:	f000 80e3 	beq.w	80022f8 <HAL_ADC_Init+0x234>
 8002132:	4b87      	ldr	r3, [pc, #540]	; (8002350 <HAL_ADC_Init+0x28c>)
 8002134:	429a      	cmp	r2, r3
 8002136:	f000 80e7 	beq.w	8002308 <HAL_ADC_Init+0x244>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800213a:	4986      	ldr	r1, [pc, #536]	; (8002354 <HAL_ADC_Init+0x290>)
 800213c:	428a      	cmp	r2, r1
 800213e:	d075      	beq.n	800222c <HAL_ADC_Init+0x168>
 8002140:	4b85      	ldr	r3, [pc, #532]	; (8002358 <HAL_ADC_Init+0x294>)
 8002142:	429a      	cmp	r2, r3
 8002144:	d073      	beq.n	800222e <HAL_ADC_Init+0x16a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002146:	6893      	ldr	r3, [r2, #8]
 8002148:	f003 0303 	and.w	r3, r3, #3
 800214c:	2b01      	cmp	r3, #1
 800214e:	f000 80ed 	beq.w	800232c <HAL_ADC_Init+0x268>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002152:	4d82      	ldr	r5, [pc, #520]	; (800235c <HAL_ADC_Init+0x298>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002154:	68ab      	ldr	r3, [r5, #8]
 8002156:	6861      	ldr	r1, [r4, #4]
 8002158:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800215c:	430b      	orrs	r3, r1
 800215e:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002160:	e9d4 3102 	ldrd	r3, r1, [r4, #8]
 8002164:	6b66      	ldr	r6, [r4, #52]	; 0x34
 8002166:	7e65      	ldrb	r5, [r4, #25]
 8002168:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800216a:	f894 1020 	ldrb.w	r1, [r4, #32]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800216e:	2e01      	cmp	r6, #1
 8002170:	bf18      	it	ne
 8002172:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8002176:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800217a:	2901      	cmp	r1, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800217c:	ea43 0300 	orr.w	r3, r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002180:	f000 8095 	beq.w	80022ae <HAL_ADC_Init+0x1ea>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002184:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002186:	2901      	cmp	r1, #1
 8002188:	d00d      	beq.n	80021a6 <HAL_ADC_Init+0xe2>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800218a:	4872      	ldr	r0, [pc, #456]	; (8002354 <HAL_ADC_Init+0x290>)
 800218c:	4282      	cmp	r2, r0
 800218e:	f000 809e 	beq.w	80022ce <HAL_ADC_Init+0x20a>
 8002192:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8002196:	4282      	cmp	r2, r0
 8002198:	f000 8099 	beq.w	80022ce <HAL_ADC_Init+0x20a>
 800219c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80021a0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80021a2:	4303      	orrs	r3, r0
 80021a4:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80021a6:	6891      	ldr	r1, [r2, #8]
 80021a8:	f011 0f0c 	tst.w	r1, #12
 80021ac:	d10c      	bne.n	80021c8 <HAL_ADC_Init+0x104>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80021ae:	68d1      	ldr	r1, [r2, #12]
 80021b0:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80021b4:	f021 0102 	bic.w	r1, r1, #2
 80021b8:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80021ba:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 80021be:	7e20      	ldrb	r0, [r4, #24]
 80021c0:	0049      	lsls	r1, r1, #1
 80021c2:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 80021c6:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 80021c8:	68d5      	ldr	r5, [r2, #12]
 80021ca:	4965      	ldr	r1, [pc, #404]	; (8002360 <HAL_ADC_Init+0x29c>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021cc:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 80021ce:	4029      	ands	r1, r5
 80021d0:	430b      	orrs	r3, r1
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021d2:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 80021d4:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021d6:	d072      	beq.n	80022be <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021d8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80021da:	f023 030f 	bic.w	r3, r3, #15
 80021de:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80021e0:	2000      	movs	r0, #0
 80021e2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80021e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021e6:	f023 0303 	bic.w	r3, r3, #3
 80021ea:	f043 0301 	orr.w	r3, r3, #1
 80021ee:	6423      	str	r3, [r4, #64]	; 0x40
}
 80021f0:	b002      	add	sp, #8
 80021f2:	bd70      	pop	{r4, r5, r6, pc}
      ADC_STATE_CLR_SET(hadc->State,
 80021f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021f6:	f023 0312 	bic.w	r3, r3, #18
 80021fa:	f043 0310 	orr.w	r3, r3, #16
 80021fe:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002200:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002202:	f043 0301 	orr.w	r3, r3, #1
 8002206:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002208:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800220a:	e777      	b.n	80020fc <HAL_ADC_Init+0x38>
    return HAL_ERROR;
 800220c:	2001      	movs	r0, #1
}
 800220e:	b002      	add	sp, #8
 8002210:	bd70      	pop	{r4, r5, r6, pc}
      hadc->InjectionConfig.ContextQueue = 0U;
 8002212:	e9c0 5512 	strd	r5, r5, [r0, #72]	; 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8002216:	6445      	str	r5, [r0, #68]	; 0x44
      hadc->Lock = HAL_UNLOCKED;
 8002218:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 800221c:	f7ff fc26 	bl	8001a6c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002220:	6822      	ldr	r2, [r4, #0]
 8002222:	6893      	ldr	r3, [r2, #8]
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	d511      	bpl.n	800224c <HAL_ADC_Init+0x188>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002228:	462b      	mov	r3, r5
 800222a:	e75c      	b.n	80020e6 <HAL_ADC_Init+0x22>
 800222c:	494a      	ldr	r1, [pc, #296]	; (8002358 <HAL_ADC_Init+0x294>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800222e:	4d4b      	ldr	r5, [pc, #300]	; (800235c <HAL_ADC_Init+0x298>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002230:	6893      	ldr	r3, [r2, #8]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	2b01      	cmp	r3, #1
 8002238:	d061      	beq.n	80022fe <HAL_ADC_Init+0x23a>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800223a:	688b      	ldr	r3, [r1, #8]
 800223c:	f003 0303 	and.w	r3, r3, #3
 8002240:	2b01      	cmp	r3, #1
 8002242:	d187      	bne.n	8002154 <HAL_ADC_Init+0x90>
 8002244:	680b      	ldr	r3, [r1, #0]
 8002246:	07db      	lsls	r3, r3, #31
 8002248:	d48a      	bmi.n	8002160 <HAL_ADC_Init+0x9c>
 800224a:	e783      	b.n	8002154 <HAL_ADC_Init+0x90>
        tmp_hal_status = ADC_Disable(hadc);
 800224c:	4620      	mov	r0, r4
 800224e:	f7ff fed1 	bl	8001ff4 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002252:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002254:	06d6      	lsls	r6, r2, #27
        tmp_hal_status = ADC_Disable(hadc);
 8002256:	4603      	mov	r3, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002258:	f53f af44 	bmi.w	80020e4 <HAL_ADC_Init+0x20>
 800225c:	2800      	cmp	r0, #0
 800225e:	f47f af41 	bne.w	80020e4 <HAL_ADC_Init+0x20>
          ADC_STATE_CLR_SET(hadc->State,
 8002262:	6c20      	ldr	r0, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002264:	6822      	ldr	r2, [r4, #0]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002266:	493f      	ldr	r1, [pc, #252]	; (8002364 <HAL_ADC_Init+0x2a0>)
 8002268:	4d3f      	ldr	r5, [pc, #252]	; (8002368 <HAL_ADC_Init+0x2a4>)
 800226a:	6809      	ldr	r1, [r1, #0]
          ADC_STATE_CLR_SET(hadc->State,
 800226c:	f420 5088 	bic.w	r0, r0, #4352	; 0x1100
 8002270:	f020 0002 	bic.w	r0, r0, #2
 8002274:	f040 0002 	orr.w	r0, r0, #2
 8002278:	6420      	str	r0, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800227a:	6890      	ldr	r0, [r2, #8]
 800227c:	f020 5040 	bic.w	r0, r0, #805306368	; 0x30000000
 8002280:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002282:	fba5 0101 	umull	r0, r1, r5, r1
 8002286:	0c89      	lsrs	r1, r1, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002288:	6890      	ldr	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800228a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800228e:	0049      	lsls	r1, r1, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002290:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8002294:	6090      	str	r0, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002296:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8002298:	9901      	ldr	r1, [sp, #4]
 800229a:	2900      	cmp	r1, #0
 800229c:	f43f af23 	beq.w	80020e6 <HAL_ADC_Init+0x22>
            wait_loop_index--;
 80022a0:	9901      	ldr	r1, [sp, #4]
 80022a2:	3901      	subs	r1, #1
 80022a4:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 80022a6:	9901      	ldr	r1, [sp, #4]
 80022a8:	2900      	cmp	r1, #0
 80022aa:	d1f9      	bne.n	80022a0 <HAL_ADC_Init+0x1dc>
 80022ac:	e71b      	b.n	80020e6 <HAL_ADC_Init+0x22>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80022ae:	bb7d      	cbnz	r5, 8002310 <HAL_ADC_Init+0x24c>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80022b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80022b2:	3901      	subs	r1, #1
 80022b4:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80022b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022bc:	e762      	b.n	8002184 <HAL_ADC_Init+0xc0>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80022be:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80022c0:	69e3      	ldr	r3, [r4, #28]
 80022c2:	f021 010f 	bic.w	r1, r1, #15
 80022c6:	3b01      	subs	r3, #1
 80022c8:	430b      	orrs	r3, r1
 80022ca:	6313      	str	r3, [r2, #48]	; 0x30
 80022cc:	e788      	b.n	80021e0 <HAL_ADC_Init+0x11c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80022ce:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 80022d2:	d028      	beq.n	8002326 <HAL_ADC_Init+0x262>
 80022d4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80022d8:	d02d      	beq.n	8002336 <HAL_ADC_Init+0x272>
 80022da:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 80022de:	d02d      	beq.n	800233c <HAL_ADC_Init+0x278>
 80022e0:	f5b1 5f8a 	cmp.w	r1, #4416	; 0x1140
 80022e4:	d02d      	beq.n	8002342 <HAL_ADC_Init+0x27e>
 80022e6:	f5b1 5f84 	cmp.w	r1, #4224	; 0x1080
 80022ea:	d02d      	beq.n	8002348 <HAL_ADC_Init+0x284>
 80022ec:	f5b1 5f86 	cmp.w	r1, #4288	; 0x10c0
 80022f0:	bf08      	it	eq
 80022f2:	f44f 71c0 	moveq.w	r1, #384	; 0x180
 80022f6:	e753      	b.n	80021a0 <HAL_ADC_Init+0xdc>
 80022f8:	4915      	ldr	r1, [pc, #84]	; (8002350 <HAL_ADC_Init+0x28c>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022fa:	4d1c      	ldr	r5, [pc, #112]	; (800236c <HAL_ADC_Init+0x2a8>)
 80022fc:	e798      	b.n	8002230 <HAL_ADC_Init+0x16c>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80022fe:	6813      	ldr	r3, [r2, #0]
 8002300:	07de      	lsls	r6, r3, #31
 8002302:	f53f af2d 	bmi.w	8002160 <HAL_ADC_Init+0x9c>
 8002306:	e798      	b.n	800223a <HAL_ADC_Init+0x176>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002308:	4d18      	ldr	r5, [pc, #96]	; (800236c <HAL_ADC_Init+0x2a8>)
 800230a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 800230e:	e78f      	b.n	8002230 <HAL_ADC_Init+0x16c>
        ADC_STATE_CLR_SET(hadc->State,
 8002310:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8002312:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8002316:	f041 0120 	orr.w	r1, r1, #32
 800231a:	6421      	str	r1, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800231c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800231e:	f041 0101 	orr.w	r1, r1, #1
 8002322:	6461      	str	r1, [r4, #68]	; 0x44
 8002324:	e72e      	b.n	8002184 <HAL_ADC_Init+0xc0>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002326:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800232a:	e739      	b.n	80021a0 <HAL_ADC_Init+0xdc>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800232c:	6813      	ldr	r3, [r2, #0]
 800232e:	07db      	lsls	r3, r3, #31
 8002330:	f53f af16 	bmi.w	8002160 <HAL_ADC_Init+0x9c>
 8002334:	e70d      	b.n	8002152 <HAL_ADC_Init+0x8e>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002336:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800233a:	e731      	b.n	80021a0 <HAL_ADC_Init+0xdc>
 800233c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002340:	e72e      	b.n	80021a0 <HAL_ADC_Init+0xdc>
 8002342:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8002346:	e72b      	b.n	80021a0 <HAL_ADC_Init+0xdc>
 8002348:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800234c:	e728      	b.n	80021a0 <HAL_ADC_Init+0xdc>
 800234e:	bf00      	nop
 8002350:	50000100 	.word	0x50000100
 8002354:	50000400 	.word	0x50000400
 8002358:	50000500 	.word	0x50000500
 800235c:	50000700 	.word	0x50000700
 8002360:	fff0c007 	.word	0xfff0c007
 8002364:	20000028 	.word	0x20000028
 8002368:	431bde83 	.word	0x431bde83
 800236c:	50000300 	.word	0x50000300

08002370 <HAL_ADC_Start_DMA>:
{
 8002370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002372:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002374:	6800      	ldr	r0, [r0, #0]
 8002376:	6885      	ldr	r5, [r0, #8]
 8002378:	076d      	lsls	r5, r5, #29
 800237a:	d478      	bmi.n	800246e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 800237c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002380:	2b01      	cmp	r3, #1
 8002382:	d074      	beq.n	800246e <HAL_ADC_Start_DMA+0xfe>
 8002384:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002386:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800238a:	460f      	mov	r7, r1
 800238c:	4616      	mov	r6, r2
    __HAL_LOCK(hadc);
 800238e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002392:	d00f      	beq.n	80023b4 <HAL_ADC_Start_DMA+0x44>
 8002394:	4b45      	ldr	r3, [pc, #276]	; (80024ac <HAL_ADC_Start_DMA+0x13c>)
 8002396:	4298      	cmp	r0, r3
 8002398:	d00c      	beq.n	80023b4 <HAL_ADC_Start_DMA+0x44>
 800239a:	4b45      	ldr	r3, [pc, #276]	; (80024b0 <HAL_ADC_Start_DMA+0x140>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f013 0f1f 	tst.w	r3, #31
 80023a2:	bf0c      	ite	eq
 80023a4:	2301      	moveq	r3, #1
 80023a6:	2300      	movne	r3, #0
 80023a8:	b96b      	cbnz	r3, 80023c6 <HAL_ADC_Start_DMA+0x56>
      __HAL_UNLOCK(hadc);
 80023aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 80023ae:	2501      	movs	r5, #1
}
 80023b0:	4628      	mov	r0, r5
 80023b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80023b4:	4b3f      	ldr	r3, [pc, #252]	; (80024b4 <HAL_ADC_Start_DMA+0x144>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f013 0f1f 	tst.w	r3, #31
 80023bc:	bf0c      	ite	eq
 80023be:	2301      	moveq	r3, #1
 80023c0:	2300      	movne	r3, #0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f1      	beq.n	80023aa <HAL_ADC_Start_DMA+0x3a>
      tmp_hal_status = ADC_Enable(hadc);
 80023c6:	4620      	mov	r0, r4
 80023c8:	f7ff fe4c 	bl	8002064 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80023cc:	4605      	mov	r5, r0
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d150      	bne.n	8002474 <HAL_ADC_Start_DMA+0x104>
        ADC_STATE_CLR_SET(hadc->State,
 80023d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023d4:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80023d6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023da:	f023 0301 	bic.w	r3, r3, #1
 80023de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023e2:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 80023e6:	6423      	str	r3, [r4, #64]	; 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023e8:	d056      	beq.n	8002498 <HAL_ADC_Start_DMA+0x128>
 80023ea:	4b30      	ldr	r3, [pc, #192]	; (80024ac <HAL_ADC_Start_DMA+0x13c>)
 80023ec:	4299      	cmp	r1, r3
 80023ee:	d045      	beq.n	800247c <HAL_ADC_Start_DMA+0x10c>
 80023f0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	06d8      	lsls	r0, r3, #27
 80023f8:	d050      	beq.n	800249c <HAL_ADC_Start_DMA+0x12c>
 80023fa:	4a2f      	ldr	r2, [pc, #188]	; (80024b8 <HAL_ADC_Start_DMA+0x148>)
 80023fc:	4291      	cmp	r1, r2
 80023fe:	d04d      	beq.n	800249c <HAL_ADC_Start_DMA+0x12c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002400:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002402:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002406:	6423      	str	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002408:	68d3      	ldr	r3, [r2, #12]
 800240a:	f3c3 6340 	ubfx	r3, r3, #25, #1
 800240e:	b12b      	cbz	r3, 800241c <HAL_ADC_Start_DMA+0xac>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002410:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002412:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002416:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800241a:	6423      	str	r3, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800241c:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800241e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002420:	4a26      	ldr	r2, [pc, #152]	; (80024bc <HAL_ADC_Start_DMA+0x14c>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002422:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002426:	bf1c      	itt	ne
 8002428:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 800242a:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 800242e:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 8002430:	f04f 0c00 	mov.w	ip, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002434:	4b22      	ldr	r3, [pc, #136]	; (80024c0 <HAL_ADC_Start_DMA+0x150>)
        __HAL_UNLOCK(hadc);
 8002436:	f884 c03c 	strb.w	ip, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800243a:	6282      	str	r2, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800243c:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800243e:	4a21      	ldr	r2, [pc, #132]	; (80024c4 <HAL_ADC_Start_DMA+0x154>)
 8002440:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002442:	231c      	movs	r3, #28
 8002444:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002446:	684b      	ldr	r3, [r1, #4]
 8002448:	f043 0310 	orr.w	r3, r3, #16
 800244c:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800244e:	68cb      	ldr	r3, [r1, #12]
 8002450:	f043 0c01 	orr.w	ip, r3, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002454:	463a      	mov	r2, r7
 8002456:	4633      	mov	r3, r6
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002458:	f8c1 c00c 	str.w	ip, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800245c:	3140      	adds	r1, #64	; 0x40
 800245e:	f000 fb81 	bl	8002b64 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002462:	6822      	ldr	r2, [r4, #0]
 8002464:	6893      	ldr	r3, [r2, #8]
 8002466:	f043 0304 	orr.w	r3, r3, #4
 800246a:	6093      	str	r3, [r2, #8]
 800246c:	e7a0      	b.n	80023b0 <HAL_ADC_Start_DMA+0x40>
    tmp_hal_status = HAL_BUSY;
 800246e:	2502      	movs	r5, #2
}
 8002470:	4628      	mov	r0, r5
 8002472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_UNLOCK(hadc);
 8002474:	2300      	movs	r3, #0
 8002476:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800247a:	e799      	b.n	80023b0 <HAL_ADC_Start_DMA+0x40>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800247c:	4b0d      	ldr	r3, [pc, #52]	; (80024b4 <HAL_ADC_Start_DMA+0x144>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	06db      	lsls	r3, r3, #27
 8002482:	d00b      	beq.n	800249c <HAL_ADC_Start_DMA+0x12c>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002484:	6c23      	ldr	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002486:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800248a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800248e:	6423      	str	r3, [r4, #64]	; 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002490:	68d3      	ldr	r3, [r2, #12]
 8002492:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8002496:	e7ba      	b.n	800240e <HAL_ADC_Start_DMA+0x9e>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002498:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_ADC_Start_DMA+0x144>)
 800249a:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800249c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800249e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80024a2:	6423      	str	r3, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80024a4:	68cb      	ldr	r3, [r1, #12]
 80024a6:	019a      	lsls	r2, r3, #6
 80024a8:	d5b8      	bpl.n	800241c <HAL_ADC_Start_DMA+0xac>
 80024aa:	e7b1      	b.n	8002410 <HAL_ADC_Start_DMA+0xa0>
 80024ac:	50000100 	.word	0x50000100
 80024b0:	50000700 	.word	0x50000700
 80024b4:	50000300 	.word	0x50000300
 80024b8:	50000400 	.word	0x50000400
 80024bc:	08001fb1 	.word	0x08001fb1
 80024c0:	08001fa9 	.word	0x08001fa9
 80024c4:	08001f91 	.word	0x08001f91

080024c8 <HAL_ADCEx_Calibration_Start>:
{
 80024c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80024ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d030      	beq.n	8002534 <HAL_ADCEx_Calibration_Start+0x6c>
 80024d2:	2701      	movs	r7, #1
 80024d4:	f880 703c 	strb.w	r7, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_Disable(hadc);
 80024d8:	4604      	mov	r4, r0
 80024da:	460d      	mov	r5, r1
 80024dc:	f7ff fd8a 	bl	8001ff4 <ADC_Disable>
  if (tmp_hal_status == HAL_OK)
 80024e0:	4606      	mov	r6, r0
 80024e2:	bb10      	cbnz	r0, 800252a <HAL_ADCEx_Calibration_Start+0x62>
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80024e4:	6823      	ldr	r3, [r4, #0]
    hadc->State = HAL_ADC_STATE_READY;
 80024e6:	6427      	str	r7, [r4, #64]	; 0x40
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80024e8:	689a      	ldr	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024ea:	42bd      	cmp	r5, r7
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80024ec:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80024f0:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80024f2:	d103      	bne.n	80024fc <HAL_ADCEx_Calibration_Start+0x34>
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80024fa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80024fc:	689a      	ldr	r2, [r3, #8]
 80024fe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002502:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8002504:	f7ff fd38 	bl	8001f78 <HAL_GetTick>
 8002508:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800250a:	e004      	b.n	8002516 <HAL_ADCEx_Calibration_Start+0x4e>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800250c:	f7ff fd34 	bl	8001f78 <HAL_GetTick>
 8002510:	1b43      	subs	r3, r0, r5
 8002512:	2b0a      	cmp	r3, #10
 8002514:	d811      	bhi.n	800253a <HAL_ADCEx_Calibration_Start+0x72>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002516:	6823      	ldr	r3, [r4, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	2b00      	cmp	r3, #0
 800251c:	dbf6      	blt.n	800250c <HAL_ADCEx_Calibration_Start+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 800251e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002520:	f023 0303 	bic.w	r3, r3, #3
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800252a:	2300      	movs	r3, #0
 800252c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002530:	4630      	mov	r0, r6
 8002532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hadc);
 8002534:	2602      	movs	r6, #2
}
 8002536:	4630      	mov	r0, r6
 8002538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ADC_STATE_CLR_SET(hadc->State,
 800253a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 800253c:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 800253e:	f023 0312 	bic.w	r3, r3, #18
 8002542:	f043 0310 	orr.w	r3, r3, #16
        return HAL_ERROR;
 8002546:	2601      	movs	r6, #1
        __HAL_UNLOCK(hadc);
 8002548:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        ADC_STATE_CLR_SET(hadc->State,
 800254c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800254e:	4630      	mov	r0, r6
 8002550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002552:	bf00      	nop

08002554 <HAL_ADC_ConfigChannel>:
{
 8002554:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8002556:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800255a:	68cc      	ldr	r4, [r1, #12]
{
 800255c:	b082      	sub	sp, #8
 800255e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8002560:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8002562:	f04f 0000 	mov.w	r0, #0
 8002566:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8002568:	f000 80fe 	beq.w	8002768 <HAL_ADC_ConfigChannel+0x214>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800256c:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 800256e:	2001      	movs	r0, #1
 8002570:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002574:	6895      	ldr	r5, [r2, #8]
 8002576:	076d      	lsls	r5, r5, #29
 8002578:	d436      	bmi.n	80025e8 <HAL_ADC_ConfigChannel+0x94>
    if (sConfig->Rank < 5U)
 800257a:	6848      	ldr	r0, [r1, #4]
 800257c:	2804      	cmp	r0, #4
 800257e:	f200 8088 	bhi.w	8002692 <HAL_ADC_ConfigChannel+0x13e>
      MODIFY_REG(hadc->Instance->SQR1,
 8002582:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8002586:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8002588:	680d      	ldr	r5, [r1, #0]
 800258a:	0040      	lsls	r0, r0, #1
 800258c:	271f      	movs	r7, #31
 800258e:	4087      	lsls	r7, r0
 8002590:	ea26 0607 	bic.w	r6, r6, r7
 8002594:	fa05 f000 	lsl.w	r0, r5, r0
 8002598:	4330      	orrs	r0, r6
 800259a:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800259c:	6890      	ldr	r0, [r2, #8]
 800259e:	f010 0f0c 	tst.w	r0, #12
 80025a2:	d134      	bne.n	800260e <HAL_ADC_ConfigChannel+0xba>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80025a4:	2d09      	cmp	r5, #9
 80025a6:	f200 8089 	bhi.w	80026bc <HAL_ADC_ConfigChannel+0x168>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025aa:	6950      	ldr	r0, [r2, #20]
 80025ac:	688e      	ldr	r6, [r1, #8]
 80025ae:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 80025b2:	2707      	movs	r7, #7
 80025b4:	fa07 f70c 	lsl.w	r7, r7, ip
 80025b8:	ea20 0007 	bic.w	r0, r0, r7
 80025bc:	fa06 f60c 	lsl.w	r6, r6, ip
 80025c0:	4330      	orrs	r0, r6
 80025c2:	6150      	str	r0, [r2, #20]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80025c4:	e9d1 6704 	ldrd	r6, r7, [r1, #16]
 80025c8:	68d0      	ldr	r0, [r2, #12]
 80025ca:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80025ce:	0040      	lsls	r0, r0, #1
 80025d0:	3e01      	subs	r6, #1
 80025d2:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 80025d6:	2e03      	cmp	r6, #3
 80025d8:	f200 8142 	bhi.w	8002860 <HAL_ADC_ConfigChannel+0x30c>
 80025dc:	e8df f016 	tbh	[pc, r6, lsl #1]
 80025e0:	0105000e 	.word	0x0105000e
 80025e4:	00f100fb 	.word	0x00f100fb
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025ea:	f042 0220 	orr.w	r2, r2, #32
 80025ee:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80025f6:	b002      	add	sp, #8
 80025f8:	bcf0      	pop	{r4, r5, r6, r7}
 80025fa:	4770      	bx	lr
      MODIFY_REG(hadc->Instance->OFR1               ,
 80025fc:	6e17      	ldr	r7, [r2, #96]	; 0x60
 80025fe:	4eae      	ldr	r6, [pc, #696]	; (80028b8 <HAL_ADC_ConfigChannel+0x364>)
 8002600:	403e      	ands	r6, r7
 8002602:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 8002606:	4330      	orrs	r0, r6
 8002608:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800260c:	6610      	str	r0, [r2, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 800260e:	6890      	ldr	r0, [r2, #8]
 8002610:	f000 0003 	and.w	r0, r0, #3
 8002614:	2801      	cmp	r0, #1
 8002616:	f000 80a2 	beq.w	800275e <HAL_ADC_ConfigChannel+0x20a>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800261a:	2c01      	cmp	r4, #1
 800261c:	f000 80a8 	beq.w	8002770 <HAL_ADC_ConfigChannel+0x21c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002620:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8002624:	2001      	movs	r0, #1
 8002626:	40a8      	lsls	r0, r5
 8002628:	ea21 0100 	bic.w	r1, r1, r0
 800262c:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002630:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002634:	d073      	beq.n	800271e <HAL_ADC_ConfigChannel+0x1ca>
 8002636:	49a1      	ldr	r1, [pc, #644]	; (80028bc <HAL_ADC_ConfigChannel+0x368>)
 8002638:	428a      	cmp	r2, r1
 800263a:	d070      	beq.n	800271e <HAL_ADC_ConfigChannel+0x1ca>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800263c:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800263e:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002642:	d06f      	beq.n	8002724 <HAL_ADC_ConfigChannel+0x1d0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002644:	2d11      	cmp	r5, #17
 8002646:	f040 80aa 	bne.w	800279e <HAL_ADC_ConfigChannel+0x24a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800264a:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800264c:	01c4      	lsls	r4, r0, #7
 800264e:	d46c      	bmi.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002650:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002654:	f000 80d3 	beq.w	80027fe <HAL_ADC_ConfigChannel+0x2aa>
 8002658:	4898      	ldr	r0, [pc, #608]	; (80028bc <HAL_ADC_ConfigChannel+0x368>)
 800265a:	4282      	cmp	r2, r0
 800265c:	d067      	beq.n	800272e <HAL_ADC_ConfigChannel+0x1da>
 800265e:	4c98      	ldr	r4, [pc, #608]	; (80028c0 <HAL_ADC_ConfigChannel+0x36c>)
 8002660:	42a2      	cmp	r2, r4
 8002662:	f000 80f7 	beq.w	8002854 <HAL_ADC_ConfigChannel+0x300>
 8002666:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800266a:	4282      	cmp	r2, r0
 800266c:	d061      	beq.n	8002732 <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800266e:	6890      	ldr	r0, [r2, #8]
 8002670:	f000 0003 	and.w	r0, r0, #3
 8002674:	2801      	cmp	r0, #1
 8002676:	f000 80ef 	beq.w	8002858 <HAL_ADC_ConfigChannel+0x304>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800267a:	2d10      	cmp	r5, #16
 800267c:	d055      	beq.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800267e:	2d11      	cmp	r5, #17
 8002680:	d053      	beq.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002682:	2d12      	cmp	r5, #18
 8002684:	d151      	bne.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002686:	688a      	ldr	r2, [r1, #8]
 8002688:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800268c:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268e:	2000      	movs	r0, #0
 8002690:	e7ae      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x9c>
    else if (sConfig->Rank < 10U)
 8002692:	2809      	cmp	r0, #9
 8002694:	d921      	bls.n	80026da <HAL_ADC_ConfigChannel+0x186>
    else if (sConfig->Rank < 15U)
 8002696:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002698:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800269c:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 80026a0:	f200 8083 	bhi.w	80027aa <HAL_ADC_ConfigChannel+0x256>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80026a4:	6b96      	ldr	r6, [r2, #56]	; 0x38
 80026a6:	680d      	ldr	r5, [r1, #0]
 80026a8:	383c      	subs	r0, #60	; 0x3c
 80026aa:	271f      	movs	r7, #31
 80026ac:	4087      	lsls	r7, r0
 80026ae:	ea26 0607 	bic.w	r6, r6, r7
 80026b2:	fa05 f000 	lsl.w	r0, r5, r0
 80026b6:	4330      	orrs	r0, r6
 80026b8:	6390      	str	r0, [r2, #56]	; 0x38
 80026ba:	e76f      	b.n	800259c <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80026bc:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80026c0:	6990      	ldr	r0, [r2, #24]
 80026c2:	688e      	ldr	r6, [r1, #8]
 80026c4:	3f1e      	subs	r7, #30
 80026c6:	f04f 0c07 	mov.w	ip, #7
 80026ca:	fa0c fc07 	lsl.w	ip, ip, r7
 80026ce:	ea20 000c 	bic.w	r0, r0, ip
 80026d2:	40be      	lsls	r6, r7
 80026d4:	4330      	orrs	r0, r6
 80026d6:	6190      	str	r0, [r2, #24]
 80026d8:	e774      	b.n	80025c4 <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->SQR2,
 80026da:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80026de:	0040      	lsls	r0, r0, #1
 80026e0:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80026e2:	680d      	ldr	r5, [r1, #0]
 80026e4:	381e      	subs	r0, #30
 80026e6:	271f      	movs	r7, #31
 80026e8:	4087      	lsls	r7, r0
 80026ea:	ea26 0607 	bic.w	r6, r6, r7
 80026ee:	fa05 f000 	lsl.w	r0, r5, r0
 80026f2:	4330      	orrs	r0, r6
 80026f4:	6350      	str	r0, [r2, #52]	; 0x34
 80026f6:	e751      	b.n	800259c <HAL_ADC_ConfigChannel+0x48>
        MODIFY_REG(hadc->Instance->SMPR1,
 80026f8:	1c68      	adds	r0, r5, #1
 80026fa:	688e      	ldr	r6, [r1, #8]
 80026fc:	6954      	ldr	r4, [r2, #20]
 80026fe:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8002702:	2707      	movs	r7, #7
 8002704:	408f      	lsls	r7, r1
 8002706:	fa06 f001 	lsl.w	r0, r6, r1
 800270a:	ea24 0107 	bic.w	r1, r4, r7
 800270e:	4301      	orrs	r1, r0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002710:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8002714:	6151      	str	r1, [r2, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002716:	d008      	beq.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
 8002718:	4968      	ldr	r1, [pc, #416]	; (80028bc <HAL_ADC_ConfigChannel+0x368>)
 800271a:	428a      	cmp	r2, r1
 800271c:	d105      	bne.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800271e:	2d10      	cmp	r5, #16
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002720:	4968      	ldr	r1, [pc, #416]	; (80028c4 <HAL_ADC_ConfigChannel+0x370>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002722:	d18f      	bne.n	8002644 <HAL_ADC_ConfigChannel+0xf0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002724:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002726:	0206      	lsls	r6, r0, #8
 8002728:	d592      	bpl.n	8002650 <HAL_ADC_ConfigChannel+0xfc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800272a:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800272c:	e760      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x9c>
 800272e:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002732:	6890      	ldr	r0, [r2, #8]
 8002734:	f000 0003 	and.w	r0, r0, #3
 8002738:	2801      	cmp	r0, #1
 800273a:	d062      	beq.n	8002802 <HAL_ADC_ConfigChannel+0x2ae>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800273c:	68a0      	ldr	r0, [r4, #8]
 800273e:	f000 0003 	and.w	r0, r0, #3
 8002742:	2801      	cmp	r0, #1
 8002744:	d066      	beq.n	8002814 <HAL_ADC_ConfigChannel+0x2c0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002746:	2d10      	cmp	r5, #16
 8002748:	d068      	beq.n	800281c <HAL_ADC_ConfigChannel+0x2c8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800274a:	2d11      	cmp	r5, #17
 800274c:	d199      	bne.n	8002682 <HAL_ADC_ConfigChannel+0x12e>
 800274e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002752:	d1ea      	bne.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002754:	688a      	ldr	r2, [r1, #8]
 8002756:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800275a:	608a      	str	r2, [r1, #8]
 800275c:	e7e5      	b.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800275e:	6810      	ldr	r0, [r2, #0]
 8002760:	07c7      	lsls	r7, r0, #31
 8002762:	f57f af5a 	bpl.w	800261a <HAL_ADC_ConfigChannel+0xc6>
 8002766:	e7e0      	b.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
  __HAL_LOCK(hadc);
 8002768:	2002      	movs	r0, #2
}
 800276a:	b002      	add	sp, #8
 800276c:	bcf0      	pop	{r4, r5, r6, r7}
 800276e:	4770      	bx	lr
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002770:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8002774:	40ac      	lsls	r4, r5
 8002776:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002778:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800277a:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800277e:	d9bb      	bls.n	80026f8 <HAL_ADC_ConfigChannel+0x1a4>
        MODIFY_REG(hadc->Instance->SMPR2,
 8002780:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8002784:	688e      	ldr	r6, [r1, #8]
 8002786:	6994      	ldr	r4, [r2, #24]
 8002788:	f1a0 011b 	sub.w	r1, r0, #27
 800278c:	2707      	movs	r7, #7
 800278e:	408f      	lsls	r7, r1
 8002790:	fa06 f001 	lsl.w	r0, r6, r1
 8002794:	ea24 0107 	bic.w	r1, r4, r7
 8002798:	4301      	orrs	r1, r0
 800279a:	6191      	str	r1, [r2, #24]
 800279c:	e748      	b.n	8002630 <HAL_ADC_ConfigChannel+0xdc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800279e:	2d12      	cmp	r5, #18
 80027a0:	d1c3      	bne.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80027a2:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027a4:	0240      	lsls	r0, r0, #9
 80027a6:	d4c0      	bmi.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
 80027a8:	e752      	b.n	8002650 <HAL_ADC_ConfigChannel+0xfc>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80027aa:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 80027ac:	680d      	ldr	r5, [r1, #0]
 80027ae:	385a      	subs	r0, #90	; 0x5a
 80027b0:	271f      	movs	r7, #31
 80027b2:	4087      	lsls	r7, r0
 80027b4:	ea26 0607 	bic.w	r6, r6, r7
 80027b8:	fa05 f000 	lsl.w	r0, r5, r0
 80027bc:	4330      	orrs	r0, r6
 80027be:	63d0      	str	r0, [r2, #60]	; 0x3c
 80027c0:	e6ec      	b.n	800259c <HAL_ADC_ConfigChannel+0x48>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80027c2:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 80027c4:	4e3c      	ldr	r6, [pc, #240]	; (80028b8 <HAL_ADC_ConfigChannel+0x364>)
 80027c6:	403e      	ands	r6, r7
 80027c8:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80027cc:	4330      	orrs	r0, r6
 80027ce:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80027d2:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 80027d4:	e71b      	b.n	800260e <HAL_ADC_ConfigChannel+0xba>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80027d6:	6e97      	ldr	r7, [r2, #104]	; 0x68
 80027d8:	4e37      	ldr	r6, [pc, #220]	; (80028b8 <HAL_ADC_ConfigChannel+0x364>)
 80027da:	403e      	ands	r6, r7
 80027dc:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80027e0:	4330      	orrs	r0, r6
 80027e2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80027e6:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 80027e8:	e711      	b.n	800260e <HAL_ADC_ConfigChannel+0xba>
      MODIFY_REG(hadc->Instance->OFR2               ,
 80027ea:	6e57      	ldr	r7, [r2, #100]	; 0x64
 80027ec:	4e32      	ldr	r6, [pc, #200]	; (80028b8 <HAL_ADC_ConfigChannel+0x364>)
 80027ee:	403e      	ands	r6, r7
 80027f0:	ea46 6685 	orr.w	r6, r6, r5, lsl #26
 80027f4:	4330      	orrs	r0, r6
 80027f6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80027fa:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 80027fc:	e707      	b.n	800260e <HAL_ADC_ConfigChannel+0xba>
 80027fe:	4c2f      	ldr	r4, [pc, #188]	; (80028bc <HAL_ADC_ConfigChannel+0x368>)
 8002800:	e797      	b.n	8002732 <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002802:	6810      	ldr	r0, [r2, #0]
 8002804:	07c6      	lsls	r6, r0, #31
 8002806:	d599      	bpl.n	800273c <HAL_ADC_ConfigChannel+0x1e8>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002808:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800280a:	f042 0220 	orr.w	r2, r2, #32
 800280e:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8002810:	2001      	movs	r0, #1
 8002812:	e6ed      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x9c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002814:	6820      	ldr	r0, [r4, #0]
 8002816:	07c0      	lsls	r0, r0, #31
 8002818:	d4f6      	bmi.n	8002808 <HAL_ADC_ConfigChannel+0x2b4>
 800281a:	e794      	b.n	8002746 <HAL_ADC_ConfigChannel+0x1f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800281c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8002820:	d183      	bne.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002822:	4a29      	ldr	r2, [pc, #164]	; (80028c8 <HAL_ADC_ConfigChannel+0x374>)
 8002824:	4c29      	ldr	r4, [pc, #164]	; (80028cc <HAL_ADC_ConfigChannel+0x378>)
 8002826:	6812      	ldr	r2, [r2, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002828:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800282a:	fba4 4202 	umull	r4, r2, r4, r2
 800282e:	0c92      	lsrs	r2, r2, #18
 8002830:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002834:	0052      	lsls	r2, r2, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002836:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800283a:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800283c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800283e:	9a01      	ldr	r2, [sp, #4]
 8002840:	2a00      	cmp	r2, #0
 8002842:	f43f af72 	beq.w	800272a <HAL_ADC_ConfigChannel+0x1d6>
            wait_loop_index--;
 8002846:	9a01      	ldr	r2, [sp, #4]
 8002848:	3a01      	subs	r2, #1
 800284a:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800284c:	9a01      	ldr	r2, [sp, #4]
 800284e:	2a00      	cmp	r2, #0
 8002850:	d1f9      	bne.n	8002846 <HAL_ADC_ConfigChannel+0x2f2>
 8002852:	e76a      	b.n	800272a <HAL_ADC_ConfigChannel+0x1d6>
 8002854:	4c1e      	ldr	r4, [pc, #120]	; (80028d0 <HAL_ADC_ConfigChannel+0x37c>)
 8002856:	e76c      	b.n	8002732 <HAL_ADC_ConfigChannel+0x1de>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002858:	6812      	ldr	r2, [r2, #0]
 800285a:	07d7      	lsls	r7, r2, #31
 800285c:	d4d4      	bmi.n	8002808 <HAL_ADC_ConfigChannel+0x2b4>
 800285e:	e70c      	b.n	800267a <HAL_ADC_ConfigChannel+0x126>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002860:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8002862:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002866:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 800286a:	ea4f 6685 	mov.w	r6, r5, lsl #26
 800286e:	d014      	beq.n	800289a <HAL_ADC_ConfigChannel+0x346>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002870:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8002872:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002876:	4286      	cmp	r6, r0
 8002878:	d014      	beq.n	80028a4 <HAL_ADC_ConfigChannel+0x350>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800287a:	6e90      	ldr	r0, [r2, #104]	; 0x68
 800287c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8002880:	4286      	cmp	r6, r0
 8002882:	d014      	beq.n	80028ae <HAL_ADC_ConfigChannel+0x35a>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002884:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8002886:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800288a:	4286      	cmp	r6, r0
 800288c:	f47f aebf 	bne.w	800260e <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002890:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8002892:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8002896:	66d0      	str	r0, [r2, #108]	; 0x6c
 8002898:	e6b9      	b.n	800260e <HAL_ADC_ConfigChannel+0xba>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800289a:	6e10      	ldr	r0, [r2, #96]	; 0x60
 800289c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80028a0:	6610      	str	r0, [r2, #96]	; 0x60
 80028a2:	e7e5      	b.n	8002870 <HAL_ADC_ConfigChannel+0x31c>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80028a4:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80028a6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80028aa:	6650      	str	r0, [r2, #100]	; 0x64
 80028ac:	e7e5      	b.n	800287a <HAL_ADC_ConfigChannel+0x326>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80028ae:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80028b0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80028b4:	6690      	str	r0, [r2, #104]	; 0x68
 80028b6:	e7e5      	b.n	8002884 <HAL_ADC_ConfigChannel+0x330>
 80028b8:	83fff000 	.word	0x83fff000
 80028bc:	50000100 	.word	0x50000100
 80028c0:	50000400 	.word	0x50000400
 80028c4:	50000300 	.word	0x50000300
 80028c8:	20000028 	.word	0x20000028
 80028cc:	431bde83 	.word	0x431bde83
 80028d0:	50000500 	.word	0x50000500

080028d4 <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028d4:	6803      	ldr	r3, [r0, #0]
 80028d6:	4a43      	ldr	r2, [pc, #268]	; (80029e4 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80028d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80028dc:	b4f0      	push	{r4, r5, r6, r7}
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80028de:	680d      	ldr	r5, [r1, #0]
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028e0:	d00e      	beq.n	8002900 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d00a      	beq.n	80028fc <HAL_ADCEx_MultiModeConfigChannel+0x28>
 80028e6:	f502 7240 	add.w	r2, r2, #768	; 0x300
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d049      	beq.n	8002982 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80028ee:	4c3e      	ldr	r4, [pc, #248]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80028f0:	42a3      	cmp	r3, r4
 80028f2:	d005      	beq.n	8002900 <HAL_ADCEx_MultiModeConfigChannel+0x2c>
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
} 
 80028f6:	4618      	mov	r0, r3
 80028f8:	bcf0      	pop	{r4, r5, r6, r7}
 80028fa:	4770      	bx	lr
 80028fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
  __HAL_LOCK(hadc);
 8002900:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8002904:	2c01      	cmp	r4, #1
 8002906:	d041      	beq.n	800298c <HAL_ADCEx_MultiModeConfigChannel+0xb8>
 8002908:	2401      	movs	r4, #1
 800290a:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800290e:	689c      	ldr	r4, [r3, #8]
 8002910:	0766      	lsls	r6, r4, #29
 8002912:	d50a      	bpl.n	800292a <HAL_ADCEx_MultiModeConfigChannel+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002914:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002916:	f043 0320 	orr.w	r3, r3, #32
 800291a:	6403      	str	r3, [r0, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
  __HAL_UNLOCK(hadc);
 800291e:	2200      	movs	r2, #0
 8002920:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
} 
 8002924:	bcf0      	pop	{r4, r5, r6, r7}
 8002926:	4618      	mov	r0, r3
 8002928:	4770      	bx	lr
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800292a:	6894      	ldr	r4, [r2, #8]
 800292c:	0764      	lsls	r4, r4, #29
 800292e:	d4f1      	bmi.n	8002914 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002930:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002934:	d044      	beq.n	80029c0 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8002936:	4f2b      	ldr	r7, [pc, #172]	; (80029e4 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002938:	4c2c      	ldr	r4, [pc, #176]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 800293a:	4e2d      	ldr	r6, [pc, #180]	; (80029f0 <HAL_ADCEx_MultiModeConfigChannel+0x11c>)
 800293c:	42bb      	cmp	r3, r7
 800293e:	bf18      	it	ne
 8002940:	4634      	movne	r4, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002942:	b33d      	cbz	r5, 8002994 <HAL_ADCEx_MultiModeConfigChannel+0xc0>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002944:	68a7      	ldr	r7, [r4, #8]
 8002946:	f890 c030 	ldrb.w	ip, [r0, #48]	; 0x30
 800294a:	684e      	ldr	r6, [r1, #4]
 800294c:	f427 4760 	bic.w	r7, r7, #57344	; 0xe000
 8002950:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 8002954:	433e      	orrs	r6, r7
 8002956:	60a6      	str	r6, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002958:	689e      	ldr	r6, [r3, #8]
 800295a:	f006 0603 	and.w	r6, r6, #3
 800295e:	2e01      	cmp	r6, #1
 8002960:	d03c      	beq.n	80029dc <HAL_ADCEx_MultiModeConfigChannel+0x108>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002962:	6893      	ldr	r3, [r2, #8]
 8002964:	f003 0303 	and.w	r3, r3, #3
 8002968:	2b01      	cmp	r3, #1
 800296a:	d02f      	beq.n	80029cc <HAL_ADCEx_MultiModeConfigChannel+0xf8>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800296c:	68a2      	ldr	r2, [r4, #8]
 800296e:	688b      	ldr	r3, [r1, #8]
 8002970:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8002974:	431d      	orrs	r5, r3
 8002976:	f022 020f 	bic.w	r2, r2, #15
 800297a:	4315      	orrs	r5, r2
 800297c:	60a5      	str	r5, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800297e:	2300      	movs	r3, #0
 8002980:	e7cd      	b.n	800291e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8002982:	f890 403c 	ldrb.w	r4, [r0, #60]	; 0x3c
 8002986:	4a18      	ldr	r2, [pc, #96]	; (80029e8 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8002988:	2c01      	cmp	r4, #1
 800298a:	d1bd      	bne.n	8002908 <HAL_ADCEx_MultiModeConfigChannel+0x34>
 800298c:	2302      	movs	r3, #2
} 
 800298e:	4618      	mov	r0, r3
 8002990:	bcf0      	pop	{r4, r5, r6, r7}
 8002992:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002994:	68a1      	ldr	r1, [r4, #8]
 8002996:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800299a:	60a1      	str	r1, [r4, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800299c:	6899      	ldr	r1, [r3, #8]
 800299e:	f001 0103 	and.w	r1, r1, #3
 80029a2:	2901      	cmp	r1, #1
 80029a4:	d016      	beq.n	80029d4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029a6:	6893      	ldr	r3, [r2, #8]
 80029a8:	f003 0303 	and.w	r3, r3, #3
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d009      	beq.n	80029c4 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80029b0:	68a3      	ldr	r3, [r4, #8]
 80029b2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80029b6:	f023 030f 	bic.w	r3, r3, #15
 80029ba:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029bc:	2300      	movs	r3, #0
 80029be:	e7ae      	b.n	800291e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029c0:	4c0a      	ldr	r4, [pc, #40]	; (80029ec <HAL_ADCEx_MultiModeConfigChannel+0x118>)
 80029c2:	e7be      	b.n	8002942 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029c4:	6813      	ldr	r3, [r2, #0]
 80029c6:	07db      	lsls	r3, r3, #31
 80029c8:	d4d9      	bmi.n	800297e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80029ca:	e7f1      	b.n	80029b0 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80029cc:	6813      	ldr	r3, [r2, #0]
 80029ce:	07de      	lsls	r6, r3, #31
 80029d0:	d4d5      	bmi.n	800297e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80029d2:	e7cb      	b.n	800296c <HAL_ADCEx_MultiModeConfigChannel+0x98>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	07d9      	lsls	r1, r3, #31
 80029d8:	d4d1      	bmi.n	800297e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80029da:	e7e4      	b.n	80029a6 <HAL_ADCEx_MultiModeConfigChannel+0xd2>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	07df      	lsls	r7, r3, #31
 80029e0:	d5bf      	bpl.n	8002962 <HAL_ADCEx_MultiModeConfigChannel+0x8e>
 80029e2:	e7cc      	b.n	800297e <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80029e4:	50000100 	.word	0x50000100
 80029e8:	50000500 	.word	0x50000500
 80029ec:	50000300 	.word	0x50000300
 80029f0:	50000700 	.word	0x50000700

080029f4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f4:	4908      	ldr	r1, [pc, #32]	; (8002a18 <HAL_NVIC_SetPriorityGrouping+0x24>)
 80029f6:	68ca      	ldr	r2, [r1, #12]
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029f8:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029fa:	0200      	lsls	r0, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029fc:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 8002a00:	4022      	ands	r2, r4
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a02:	f400 63e0 	and.w	r3, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002a10:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->AIRCR =  reg_value;
 8002a14:	60cb      	str	r3, [r1, #12]
 8002a16:	4770      	bx	lr
 8002a18:	e000ed00 	.word	0xe000ed00

08002a1c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a1c:	4b19      	ldr	r3, [pc, #100]	; (8002a84 <HAL_NVIC_SetPriority+0x68>)
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a24:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a26:	f1c3 0507 	rsb	r5, r3, #7
 8002a2a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a2c:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a30:	bf28      	it	cs
 8002a32:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a34:	2c06      	cmp	r4, #6
 8002a36:	d919      	bls.n	8002a6c <HAL_NVIC_SetPriority+0x50>
 8002a38:	3b03      	subs	r3, #3
 8002a3a:	f04f 34ff 	mov.w	r4, #4294967295
 8002a3e:	409c      	lsls	r4, r3
 8002a40:	ea22 0204 	bic.w	r2, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a44:	f04f 34ff 	mov.w	r4, #4294967295
 8002a48:	40ac      	lsls	r4, r5
 8002a4a:	ea21 0104 	bic.w	r1, r1, r4
 8002a4e:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002a50:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a52:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002a56:	db0c      	blt.n	8002a72 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002a5c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002a60:	0109      	lsls	r1, r1, #4
 8002a62:	b2c9      	uxtb	r1, r1
 8002a64:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002a68:	bc30      	pop	{r4, r5}
 8002a6a:	4770      	bx	lr
 8002a6c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a6e:	4613      	mov	r3, r2
 8002a70:	e7e8      	b.n	8002a44 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a72:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_NVIC_SetPriority+0x6c>)
 8002a74:	f000 000f 	and.w	r0, r0, #15
 8002a78:	0109      	lsls	r1, r1, #4
 8002a7a:	4403      	add	r3, r0
 8002a7c:	b2c9      	uxtb	r1, r1
 8002a7e:	7619      	strb	r1, [r3, #24]
 8002a80:	bc30      	pop	{r4, r5}
 8002a82:	4770      	bx	lr
 8002a84:	e000ed00 	.word	0xe000ed00
 8002a88:	e000ecfc 	.word	0xe000ecfc

08002a8c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002a8c:	2800      	cmp	r0, #0
 8002a8e:	db07      	blt.n	8002aa0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a90:	f000 011f 	and.w	r1, r0, #31
 8002a94:	4a03      	ldr	r2, [pc, #12]	; (8002aa4 <HAL_NVIC_EnableIRQ+0x18>)
 8002a96:	0940      	lsrs	r0, r0, #5
 8002a98:	2301      	movs	r3, #1
 8002a9a:	408b      	lsls	r3, r1
 8002a9c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	e000e100 	.word	0xe000e100

08002aa8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa8:	3801      	subs	r0, #1
 8002aaa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002aae:	d20e      	bcs.n	8002ace <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab0:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ab2:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab4:	4c08      	ldr	r4, [pc, #32]	; (8002ad8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab8:	20f0      	movs	r0, #240	; 0xf0
 8002aba:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002abe:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ac0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac4:	609a      	str	r2, [r3, #8]
   return SysTick_Config(TicksNumb);
}
 8002ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aca:	6019      	str	r1, [r3, #0]
 8002acc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002ace:	2001      	movs	r0, #1
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000e010 	.word	0xe000e010
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002adc:	2800      	cmp	r0, #0
 8002ade:	d034      	beq.n	8002b4a <HAL_DMA_Init+0x6e>
{ 
 8002ae0:	b430      	push	{r4, r5}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ae2:	e9d0 2501 	ldrd	r2, r5, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ae6:	e9d0 4103 	ldrd	r4, r1, [r0, #12]
 8002aea:	4603      	mov	r3, r0
  tmp |=  hdma->Init.Direction        |
 8002aec:	432a      	orrs	r2, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aee:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af0:	e9d3 4505 	ldrd	r4, r5, [r3, #20]
  tmp = hdma->Instance->CCR;
 8002af4:	6800      	ldr	r0, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002af6:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002af8:	4322      	orrs	r2, r4
  tmp = hdma->Instance->CCR;
 8002afa:	6801      	ldr	r1, [r0, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 8002afc:	69dc      	ldr	r4, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002afe:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b00:	4322      	orrs	r2, r4
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b02:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b06:	4c12      	ldr	r4, [pc, #72]	; (8002b50 <HAL_DMA_Init+0x74>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b08:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8002b0c:	430a      	orrs	r2, r1
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b0e:	42a0      	cmp	r0, r4
  hdma->Instance->CCR = tmp;  
 8002b10:	6002      	str	r2, [r0, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002b12:	d910      	bls.n	8002b36 <HAL_DMA_Init+0x5a>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b14:	4a0f      	ldr	r2, [pc, #60]	; (8002b54 <HAL_DMA_Init+0x78>)
 8002b16:	4910      	ldr	r1, [pc, #64]	; (8002b58 <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 8002b18:	4c10      	ldr	r4, [pc, #64]	; (8002b5c <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002b1a:	4402      	add	r2, r0
 8002b1c:	fba1 1202 	umull	r1, r2, r1, r2
 8002b20:	0912      	lsrs	r2, r2, #4
 8002b22:	0092      	lsls	r2, r2, #2
  hdma->Lock = HAL_UNLOCKED;
 8002b24:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b28:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 8002b2a:	8419      	strh	r1, [r3, #32]
 8002b2c:	e9c3 420f 	strd	r4, r2, [r3, #60]	; 0x3c
}  
 8002b30:	bc30      	pop	{r4, r5}
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b32:	6398      	str	r0, [r3, #56]	; 0x38
}  
 8002b34:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b36:	4a0a      	ldr	r2, [pc, #40]	; (8002b60 <HAL_DMA_Init+0x84>)
 8002b38:	4907      	ldr	r1, [pc, #28]	; (8002b58 <HAL_DMA_Init+0x7c>)
 8002b3a:	4402      	add	r2, r0
 8002b3c:	fba1 1202 	umull	r1, r2, r1, r2
 8002b40:	0912      	lsrs	r2, r2, #4
    hdma->DmaBaseAddress = DMA1;
 8002b42:	f2a4 4407 	subw	r4, r4, #1031	; 0x407
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002b46:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 8002b48:	e7ec      	b.n	8002b24 <HAL_DMA_Init+0x48>
    return HAL_ERROR;
 8002b4a:	2001      	movs	r0, #1
}  
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	40020407 	.word	0x40020407
 8002b54:	bffdfbf8 	.word	0xbffdfbf8
 8002b58:	cccccccd 	.word	0xcccccccd
 8002b5c:	40020400 	.word	0x40020400
 8002b60:	bffdfff8 	.word	0xbffdfff8

08002b64 <HAL_DMA_Start_IT>:
{
 8002b64:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hdma);
 8002b66:	f890 4020 	ldrb.w	r4, [r0, #32]
 8002b6a:	2c01      	cmp	r4, #1
 8002b6c:	d039      	beq.n	8002be2 <HAL_DMA_Start_IT+0x7e>
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b6e:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002b72:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b74:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8002b76:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b7a:	d005      	beq.n	8002b88 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f880 3020 	strb.w	r3, [r0, #32]
} 
 8002b82:	bcf0      	pop	{r4, r5, r6, r7}
    status = HAL_BUSY;
 8002b84:	2002      	movs	r0, #2
} 
 8002b86:	4770      	bx	lr
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002b88:	6804      	ldr	r4, [r0, #0]
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002b8a:	2702      	movs	r7, #2
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b8c:	2600      	movs	r6, #0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002b8e:	f880 7021 	strb.w	r7, [r0, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b92:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002b94:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b96:	6bc7      	ldr	r7, [r0, #60]	; 0x3c
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002b98:	f026 0c01 	bic.w	ip, r6, #1
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002b9c:	6c06      	ldr	r6, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002b9e:	f8c4 c000 	str.w	ip, [r4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002ba2:	40b5      	lsls	r5, r6
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ba4:	6846      	ldr	r6, [r0, #4]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002ba6:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002ba8:	6063      	str	r3, [r4, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 8002baa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bac:	2e10      	cmp	r6, #16
    hdma->Instance->CPAR = DstAddress;
 8002bae:	bf0b      	itete	eq
 8002bb0:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 8002bb2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002bb4:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8002bb6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002bb8:	b153      	cbz	r3, 8002bd0 <HAL_DMA_Start_IT+0x6c>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002bba:	6823      	ldr	r3, [r4, #0]
 8002bbc:	f043 030e 	orr.w	r3, r3, #14
 8002bc0:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002bc2:	6823      	ldr	r3, [r4, #0]
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	6023      	str	r3, [r4, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002bca:	2000      	movs	r0, #0
} 
 8002bcc:	bcf0      	pop	{r4, r5, r6, r7}
 8002bce:	4770      	bx	lr
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002bd0:	6823      	ldr	r3, [r4, #0]
 8002bd2:	f043 030a 	orr.w	r3, r3, #10
 8002bd6:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002bd8:	6823      	ldr	r3, [r4, #0]
 8002bda:	f023 0304 	bic.w	r3, r3, #4
 8002bde:	6023      	str	r3, [r4, #0]
 8002be0:	e7ef      	b.n	8002bc2 <HAL_DMA_Start_IT+0x5e>
  __HAL_LOCK(hdma);
 8002be2:	2002      	movs	r0, #2
} 
 8002be4:	bcf0      	pop	{r4, r5, r6, r7}
 8002be6:	4770      	bx	lr

08002be8 <HAL_DMA_IRQHandler>:
{
 8002be8:	b470      	push	{r4, r5, r6}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002bea:	e9d0 620f 	ldrd	r6, r2, [r0, #60]	; 0x3c
 8002bee:	2304      	movs	r3, #4
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bf0:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002bf2:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002bf4:	4093      	lsls	r3, r2
 8002bf6:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8002bf8:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002bfa:	d00e      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x32>
 8002bfc:	f015 0f04 	tst.w	r5, #4
 8002c00:	d00b      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c02:	6822      	ldr	r2, [r4, #0]
 8002c04:	0692      	lsls	r2, r2, #26
 8002c06:	d403      	bmi.n	8002c10 <HAL_DMA_IRQHandler+0x28>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002c08:	6822      	ldr	r2, [r4, #0]
 8002c0a:	f022 0204 	bic.w	r2, r2, #4
 8002c0e:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8002c10:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002c12:	6073      	str	r3, [r6, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8002c14:	b1ca      	cbz	r2, 8002c4a <HAL_DMA_IRQHandler+0x62>
}  
 8002c16:	bc70      	pop	{r4, r5, r6}
  		hdma->XferCpltCallback(hdma);
 8002c18:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002c1a:	2302      	movs	r3, #2
 8002c1c:	4093      	lsls	r3, r2
 8002c1e:	420b      	tst	r3, r1
 8002c20:	d015      	beq.n	8002c4e <HAL_DMA_IRQHandler+0x66>
 8002c22:	f015 0f02 	tst.w	r5, #2
 8002c26:	d012      	beq.n	8002c4e <HAL_DMA_IRQHandler+0x66>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c28:	6822      	ldr	r2, [r4, #0]
 8002c2a:	0692      	lsls	r2, r2, #26
 8002c2c:	d406      	bmi.n	8002c3c <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002c2e:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8002c30:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002c32:	f022 020a 	bic.w	r2, r2, #10
 8002c36:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8002c38:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8002c3c:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002c3e:	6073      	str	r3, [r6, #4]
  	__HAL_UNLOCK(hdma);
 8002c40:	2300      	movs	r3, #0
 8002c42:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8002c46:	2a00      	cmp	r2, #0
 8002c48:	d1e5      	bne.n	8002c16 <HAL_DMA_IRQHandler+0x2e>
}  
 8002c4a:	bc70      	pop	{r4, r5, r6}
 8002c4c:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c4e:	2308      	movs	r3, #8
 8002c50:	4093      	lsls	r3, r2
 8002c52:	420b      	tst	r3, r1
 8002c54:	d0f9      	beq.n	8002c4a <HAL_DMA_IRQHandler+0x62>
 8002c56:	072b      	lsls	r3, r5, #28
 8002c58:	d5f7      	bpl.n	8002c4a <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c5a:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8002c5c:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c5e:	f023 030e 	bic.w	r3, r3, #14
 8002c62:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002c64:	2301      	movs	r3, #1
 8002c66:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 8002c6a:	f44f 7480 	mov.w	r4, #256	; 0x100
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002c6e:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c70:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma); 
 8002c72:	8404      	strh	r4, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8002c74:	2900      	cmp	r1, #0
 8002c76:	d0e8      	beq.n	8002c4a <HAL_DMA_IRQHandler+0x62>
}  
 8002c78:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8002c7a:	4708      	bx	r1

08002c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c80:	680e      	ldr	r6, [r1, #0]
{
 8002c82:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c84:	2e00      	cmp	r6, #0
 8002c86:	f000 809a 	beq.w	8002dbe <HAL_GPIO_Init+0x142>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8a:	f8df c208 	ldr.w	ip, [pc, #520]	; 8002e94 <HAL_GPIO_Init+0x218>
  uint32_t position = 0x00u;
 8002c8e:	2300      	movs	r3, #0
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c90:	f04f 0801 	mov.w	r8, #1
 8002c94:	fa08 f503 	lsl.w	r5, r8, r3
    if (iocurrent != 0x00u)
 8002c98:	ea15 0e06 	ands.w	lr, r5, r6
 8002c9c:	f000 808a 	beq.w	8002db4 <HAL_GPIO_Init+0x138>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ca0:	684c      	ldr	r4, [r1, #4]
 8002ca2:	f024 0a10 	bic.w	sl, r4, #16
 8002ca6:	f1ba 0f02 	cmp.w	sl, #2
 8002caa:	f000 808b 	beq.w	8002dc4 <HAL_GPIO_Init+0x148>
      temp = GPIOx->MODER;
 8002cae:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002cb2:	ea4f 0943 	mov.w	r9, r3, lsl #1
 8002cb6:	2203      	movs	r2, #3
 8002cb8:	fa02 f209 	lsl.w	r2, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cbc:	f004 0703 	and.w	r7, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002cc0:	ea2b 0b02 	bic.w	fp, fp, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002cc4:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cc8:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ccc:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cd0:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002cd4:	ea6f 0202 	mvn.w	r2, r2
      GPIOx->MODER = temp;
 8002cd8:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002cda:	f240 8099 	bls.w	8002e10 <HAL_GPIO_Init+0x194>
      temp = GPIOx->PUPDR;
 8002cde:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ce0:	688d      	ldr	r5, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002ce2:	403a      	ands	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ce4:	fa05 f509 	lsl.w	r5, r5, r9
 8002ce8:	4315      	orrs	r5, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cea:	00e7      	lsls	r7, r4, #3
      GPIOx->PUPDR = temp;
 8002cec:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002cee:	d561      	bpl.n	8002db4 <HAL_GPIO_Init+0x138>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cf0:	4d61      	ldr	r5, [pc, #388]	; (8002e78 <HAL_GPIO_Init+0x1fc>)
 8002cf2:	69aa      	ldr	r2, [r5, #24]
 8002cf4:	f042 0201 	orr.w	r2, r2, #1
 8002cf8:	61aa      	str	r2, [r5, #24]
 8002cfa:	69aa      	ldr	r2, [r5, #24]
 8002cfc:	f023 0703 	bic.w	r7, r3, #3
 8002d00:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8002d04:	f002 0201 	and.w	r2, r2, #1
 8002d08:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8002d0c:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d0e:	f003 0503 	and.w	r5, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d12:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002d14:	f8d7 9008 	ldr.w	r9, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d18:	00ad      	lsls	r5, r5, #2
 8002d1a:	220f      	movs	r2, #15
 8002d1c:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d1e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d22:	ea29 0a02 	bic.w	sl, r9, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d26:	d01d      	beq.n	8002d64 <HAL_GPIO_Init+0xe8>
 8002d28:	4a54      	ldr	r2, [pc, #336]	; (8002e7c <HAL_GPIO_Init+0x200>)
 8002d2a:	4290      	cmp	r0, r2
 8002d2c:	f000 808a 	beq.w	8002e44 <HAL_GPIO_Init+0x1c8>
 8002d30:	4a53      	ldr	r2, [pc, #332]	; (8002e80 <HAL_GPIO_Init+0x204>)
 8002d32:	4290      	cmp	r0, r2
 8002d34:	f000 808b 	beq.w	8002e4e <HAL_GPIO_Init+0x1d2>
 8002d38:	4a52      	ldr	r2, [pc, #328]	; (8002e84 <HAL_GPIO_Init+0x208>)
 8002d3a:	4290      	cmp	r0, r2
 8002d3c:	d07b      	beq.n	8002e36 <HAL_GPIO_Init+0x1ba>
 8002d3e:	4a52      	ldr	r2, [pc, #328]	; (8002e88 <HAL_GPIO_Init+0x20c>)
 8002d40:	4290      	cmp	r0, r2
 8002d42:	f000 808b 	beq.w	8002e5c <HAL_GPIO_Init+0x1e0>
 8002d46:	4a51      	ldr	r2, [pc, #324]	; (8002e8c <HAL_GPIO_Init+0x210>)
 8002d48:	4290      	cmp	r0, r2
 8002d4a:	f000 808e 	beq.w	8002e6a <HAL_GPIO_Init+0x1ee>
 8002d4e:	4a50      	ldr	r2, [pc, #320]	; (8002e90 <HAL_GPIO_Init+0x214>)
 8002d50:	4290      	cmp	r0, r2
 8002d52:	bf0c      	ite	eq
 8002d54:	f04f 0906 	moveq.w	r9, #6
 8002d58:	f04f 0907 	movne.w	r9, #7
 8002d5c:	fa09 f505 	lsl.w	r5, r9, r5
 8002d60:	ea4a 0a05 	orr.w	sl, sl, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d64:	f8c7 a008 	str.w	sl, [r7, #8]
        temp = EXTI->IMR;
 8002d68:	f8dc 2000 	ldr.w	r2, [ip]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d6c:	03e5      	lsls	r5, r4, #15
        temp &= ~(iocurrent);
 8002d6e:	ea6f 070e 	mvn.w	r7, lr
 8002d72:	bf54      	ite	pl
 8002d74:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8002d76:	ea4e 0202 	orrmi.w	r2, lr, r2
        }
        EXTI->IMR = temp;
 8002d7a:	f8cc 2000 	str.w	r2, [ip]

        temp = EXTI->EMR;
 8002d7e:	f8dc 5004 	ldr.w	r5, [ip, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d82:	03a2      	lsls	r2, r4, #14
        temp &= ~(iocurrent);
 8002d84:	bf54      	ite	pl
 8002d86:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002d88:	ea4e 0505 	orrmi.w	r5, lr, r5
        }
        EXTI->EMR = temp;
 8002d8c:	f8cc 5004 	str.w	r5, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d90:	f8dc 5008 	ldr.w	r5, [ip, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d94:	02e2      	lsls	r2, r4, #11
        temp &= ~(iocurrent);
 8002d96:	bf54      	ite	pl
 8002d98:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8002d9a:	ea4e 0505 	orrmi.w	r5, lr, r5
        }
        EXTI->RTSR = temp;
 8002d9e:	f8cc 5008 	str.w	r5, [ip, #8]

        temp = EXTI->FTSR;
 8002da2:	f8dc 200c 	ldr.w	r2, [ip, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002da6:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8002da8:	bf54      	ite	pl
 8002daa:	403a      	andpl	r2, r7
        {
          temp |= iocurrent;
 8002dac:	ea4e 0202 	orrmi.w	r2, lr, r2
        }
        EXTI->FTSR = temp;
 8002db0:	f8cc 200c 	str.w	r2, [ip, #12]
      }
    }

    position++;
 8002db4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002db6:	fa36 f203 	lsrs.w	r2, r6, r3
 8002dba:	f47f af6b 	bne.w	8002c94 <HAL_GPIO_Init+0x18>
  }
}
 8002dbe:	b003      	add	sp, #12
 8002dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3u];
 8002dc4:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8002dc8:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002dcc:	f003 0707 	and.w	r7, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8002dd0:	f8d9 2020 	ldr.w	r2, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002dd4:	00bf      	lsls	r7, r7, #2
 8002dd6:	f04f 0b0f 	mov.w	fp, #15
 8002dda:	fa0b fb07 	lsl.w	fp, fp, r7
 8002dde:	ea22 0a0b 	bic.w	sl, r2, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002de2:	690a      	ldr	r2, [r1, #16]
 8002de4:	40ba      	lsls	r2, r7
 8002de6:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3u] = temp;
 8002dea:	f8c9 2020 	str.w	r2, [r9, #32]
      temp = GPIOx->MODER;
 8002dee:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002df2:	ea4f 0943 	mov.w	r9, r3, lsl #1
 8002df6:	2203      	movs	r2, #3
 8002df8:	fa02 f209 	lsl.w	r2, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dfc:	f004 0703 	and.w	r7, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002e00:	ea2a 0a02 	bic.w	sl, sl, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002e04:	fa07 f709 	lsl.w	r7, r7, r9
 8002e08:	ea47 070a 	orr.w	r7, r7, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002e0c:	43d2      	mvns	r2, r2
      GPIOx->MODER = temp;
 8002e0e:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR;
 8002e10:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e12:	ea02 0a07 	and.w	sl, r2, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e16:	68cf      	ldr	r7, [r1, #12]
 8002e18:	fa07 f709 	lsl.w	r7, r7, r9
 8002e1c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8002e20:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002e22:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002e26:	f3c4 1700 	ubfx	r7, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e2a:	ea2a 0505 	bic.w	r5, sl, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002e2e:	409f      	lsls	r7, r3
 8002e30:	432f      	orrs	r7, r5
        GPIOx->OTYPER = temp;
 8002e32:	6047      	str	r7, [r0, #4]
 8002e34:	e753      	b.n	8002cde <HAL_GPIO_Init+0x62>
 8002e36:	f04f 0903 	mov.w	r9, #3
 8002e3a:	fa09 f505 	lsl.w	r5, r9, r5
 8002e3e:	ea4a 0a05 	orr.w	sl, sl, r5
 8002e42:	e78f      	b.n	8002d64 <HAL_GPIO_Init+0xe8>
 8002e44:	fa08 f505 	lsl.w	r5, r8, r5
 8002e48:	ea4a 0a05 	orr.w	sl, sl, r5
 8002e4c:	e78a      	b.n	8002d64 <HAL_GPIO_Init+0xe8>
 8002e4e:	f04f 0902 	mov.w	r9, #2
 8002e52:	fa09 f505 	lsl.w	r5, r9, r5
 8002e56:	ea4a 0a05 	orr.w	sl, sl, r5
 8002e5a:	e783      	b.n	8002d64 <HAL_GPIO_Init+0xe8>
 8002e5c:	f04f 0904 	mov.w	r9, #4
 8002e60:	fa09 f505 	lsl.w	r5, r9, r5
 8002e64:	ea4a 0a05 	orr.w	sl, sl, r5
 8002e68:	e77c      	b.n	8002d64 <HAL_GPIO_Init+0xe8>
 8002e6a:	f04f 0905 	mov.w	r9, #5
 8002e6e:	fa09 f505 	lsl.w	r5, r9, r5
 8002e72:	ea4a 0a05 	orr.w	sl, sl, r5
 8002e76:	e775      	b.n	8002d64 <HAL_GPIO_Init+0xe8>
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	48000400 	.word	0x48000400
 8002e80:	48000800 	.word	0x48000800
 8002e84:	48000c00 	.word	0x48000c00
 8002e88:	48001000 	.word	0x48001000
 8002e8c:	48001400 	.word	0x48001400
 8002e90:	48001800 	.word	0x48001800
 8002e94:	40010400 	.word	0x40010400

08002e98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e98:	b10a      	cbz	r2, 8002e9e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e9a:	6181      	str	r1, [r0, #24]
 8002e9c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e9e:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop

08002ea4 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8002ea4:	6943      	ldr	r3, [r0, #20]
 8002ea6:	420b      	tst	r3, r1
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002ea8:	bf18      	it	ne
 8002eaa:	0409      	lslne	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002eac:	6181      	str	r1, [r0, #24]
  }
}
 8002eae:	4770      	bx	lr

08002eb0 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002eb0:	2800      	cmp	r0, #0
 8002eb2:	f000 827f 	beq.w	80033b4 <HAL_RCC_OscConfig+0x504>
{
 8002eb6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eba:	6803      	ldr	r3, [r0, #0]
 8002ebc:	07df      	lsls	r7, r3, #31
{
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ec2:	d53d      	bpl.n	8002f40 <HAL_RCC_OscConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002ec4:	49c1      	ldr	r1, [pc, #772]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 8002ec6:	684a      	ldr	r2, [r1, #4]
 8002ec8:	f002 020c 	and.w	r2, r2, #12
 8002ecc:	2a04      	cmp	r2, #4
 8002ece:	f000 815f 	beq.w	8003190 <HAL_RCC_OscConfig+0x2e0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ed2:	684a      	ldr	r2, [r1, #4]
 8002ed4:	f002 020c 	and.w	r2, r2, #12
 8002ed8:	2a08      	cmp	r2, #8
 8002eda:	f000 8152 	beq.w	8003182 <HAL_RCC_OscConfig+0x2d2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ede:	6863      	ldr	r3, [r4, #4]
 8002ee0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee4:	f000 816b 	beq.w	80031be <HAL_RCC_OscConfig+0x30e>
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f000 819a 	beq.w	8003222 <HAL_RCC_OscConfig+0x372>
 8002eee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ef2:	f000 82bc 	beq.w	800346e <HAL_RCC_OscConfig+0x5be>
 8002ef6:	4bb5      	ldr	r3, [pc, #724]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f06:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f08:	f7ff f836 	bl	8001f78 <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0c:	4faf      	ldr	r7, [pc, #700]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8002f0e:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f10:	f44f 3800 	mov.w	r8, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f14:	2601      	movs	r6, #1
 8002f16:	e005      	b.n	8002f24 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f18:	f7ff f82e 	bl	8001f78 <HAL_GetTick>
 8002f1c:	1b40      	subs	r0, r0, r5
 8002f1e:	2864      	cmp	r0, #100	; 0x64
 8002f20:	f200 817b 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 8002f24:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	fa98 f3a8 	rbit	r3, r8
 8002f2e:	fab3 f383 	clz	r3, r3
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	fa06 f303 	lsl.w	r3, r6, r3
 8002f3a:	4213      	tst	r3, r2
 8002f3c:	d0ec      	beq.n	8002f18 <HAL_RCC_OscConfig+0x68>
 8002f3e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f40:	079e      	lsls	r6, r3, #30
 8002f42:	d542      	bpl.n	8002fca <HAL_RCC_OscConfig+0x11a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f44:	4aa1      	ldr	r2, [pc, #644]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 8002f46:	6851      	ldr	r1, [r2, #4]
 8002f48:	f011 0f0c 	tst.w	r1, #12
 8002f4c:	f000 80cf 	beq.w	80030ee <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f50:	6851      	ldr	r1, [r2, #4]
 8002f52:	f001 010c 	and.w	r1, r1, #12
 8002f56:	2908      	cmp	r1, #8
 8002f58:	f000 80c2 	beq.w	80030e0 <HAL_RCC_OscConfig+0x230>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f5c:	68e2      	ldr	r2, [r4, #12]
 8002f5e:	2a00      	cmp	r2, #0
 8002f60:	f000 81b8 	beq.w	80032d4 <HAL_RCC_OscConfig+0x424>
 8002f64:	2201      	movs	r2, #1
 8002f66:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f6a:	fab3 f383 	clz	r3, r3
 8002f6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f76:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f78:	4617      	mov	r7, r2
        __HAL_RCC_HSI_ENABLE();
 8002f7a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f7c:	f7fe fffc 	bl	8001f78 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	4e92      	ldr	r6, [pc, #584]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
        tickstart = HAL_GetTick();
 8002f82:	4605      	mov	r5, r0
 8002f84:	f04f 0802 	mov.w	r8, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f88:	e005      	b.n	8002f96 <HAL_RCC_OscConfig+0xe6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f8a:	f7fe fff5 	bl	8001f78 <HAL_GetTick>
 8002f8e:	1b40      	subs	r0, r0, r5
 8002f90:	2802      	cmp	r0, #2
 8002f92:	f200 8142 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 8002f96:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9a:	6832      	ldr	r2, [r6, #0]
 8002f9c:	fa98 f3a8 	rbit	r3, r8
 8002fa0:	fab3 f383 	clz	r3, r3
 8002fa4:	f003 031f 	and.w	r3, r3, #31
 8002fa8:	fa07 f303 	lsl.w	r3, r7, r3
 8002fac:	4213      	tst	r3, r2
 8002fae:	d0ec      	beq.n	8002f8a <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb0:	6831      	ldr	r1, [r6, #0]
 8002fb2:	22f8      	movs	r2, #248	; 0xf8
 8002fb4:	fa92 f2a2 	rbit	r2, r2
 8002fb8:	6923      	ldr	r3, [r4, #16]
 8002fba:	fab2 f282 	clz	r2, r2
 8002fbe:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 8002fc2:	4093      	lsls	r3, r2
 8002fc4:	430b      	orrs	r3, r1
 8002fc6:	6033      	str	r3, [r6, #0]
 8002fc8:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fca:	071d      	lsls	r5, r3, #28
 8002fcc:	d421      	bmi.n	8003012 <HAL_RCC_OscConfig+0x162>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fce:	0758      	lsls	r0, r3, #29
 8002fd0:	d54e      	bpl.n	8003070 <HAL_RCC_OscConfig+0x1c0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fd2:	4b7e      	ldr	r3, [pc, #504]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 8002fd4:	69da      	ldr	r2, [r3, #28]
 8002fd6:	00d1      	lsls	r1, r2, #3
 8002fd8:	f140 80c7 	bpl.w	800316a <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8002fdc:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe0:	4d7b      	ldr	r5, [pc, #492]	; (80031d0 <HAL_RCC_OscConfig+0x320>)
 8002fe2:	682b      	ldr	r3, [r5, #0]
 8002fe4:	05da      	lsls	r2, r3, #23
 8002fe6:	f140 8108 	bpl.w	80031fa <HAL_RCC_OscConfig+0x34a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fea:	68a3      	ldr	r3, [r4, #8]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	f000 8197 	beq.w	8003320 <HAL_RCC_OscConfig+0x470>
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f000 8138 	beq.w	8003268 <HAL_RCC_OscConfig+0x3b8>
 8002ff8:	2b05      	cmp	r3, #5
 8002ffa:	4b74      	ldr	r3, [pc, #464]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 8002ffc:	6a1a      	ldr	r2, [r3, #32]
 8002ffe:	f000 81d1 	beq.w	80033a4 <HAL_RCC_OscConfig+0x4f4>
 8003002:	f022 0201 	bic.w	r2, r2, #1
 8003006:	621a      	str	r2, [r3, #32]
 8003008:	6a1a      	ldr	r2, [r3, #32]
 800300a:	f022 0204 	bic.w	r2, r2, #4
 800300e:	621a      	str	r2, [r3, #32]
 8003010:	e18b      	b.n	800332a <HAL_RCC_OscConfig+0x47a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003012:	6962      	ldr	r2, [r4, #20]
 8003014:	2a00      	cmp	r2, #0
 8003016:	f000 8081 	beq.w	800311c <HAL_RCC_OscConfig+0x26c>
 800301a:	2201      	movs	r2, #1
 800301c:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8003020:	4b6c      	ldr	r3, [pc, #432]	; (80031d4 <HAL_RCC_OscConfig+0x324>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003022:	4f6a      	ldr	r7, [pc, #424]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
      __HAL_RCC_LSI_ENABLE();
 8003024:	fab1 f181 	clz	r1, r1
 8003028:	440b      	add	r3, r1
 800302a:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800302c:	4616      	mov	r6, r2
      __HAL_RCC_LSI_ENABLE();
 800302e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003030:	f7fe ffa2 	bl	8001f78 <HAL_GetTick>
 8003034:	f04f 0802 	mov.w	r8, #2
 8003038:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800303a:	e005      	b.n	8003048 <HAL_RCC_OscConfig+0x198>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800303c:	f7fe ff9c 	bl	8001f78 <HAL_GetTick>
 8003040:	1b40      	subs	r0, r0, r5
 8003042:	2802      	cmp	r0, #2
 8003044:	f200 80e9 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 8003048:	fa98 f3a8 	rbit	r3, r8
 800304c:	fa98 f3a8 	rbit	r3, r8
 8003050:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003056:	fa98 f3a8 	rbit	r3, r8
 800305a:	fab3 f383 	clz	r3, r3
 800305e:	f003 031f 	and.w	r3, r3, #31
 8003062:	fa06 f303 	lsl.w	r3, r6, r3
 8003066:	4213      	tst	r3, r2
 8003068:	d0e8      	beq.n	800303c <HAL_RCC_OscConfig+0x18c>
 800306a:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800306c:	0758      	lsls	r0, r3, #29
 800306e:	d4b0      	bmi.n	8002fd2 <HAL_RCC_OscConfig+0x122>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003070:	69a0      	ldr	r0, [r4, #24]
 8003072:	b388      	cbz	r0, 80030d8 <HAL_RCC_OscConfig+0x228>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003074:	4d55      	ldr	r5, [pc, #340]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 8003076:	686b      	ldr	r3, [r5, #4]
 8003078:	f003 030c 	and.w	r3, r3, #12
 800307c:	2b08      	cmp	r3, #8
 800307e:	f000 8179 	beq.w	8003374 <HAL_RCC_OscConfig+0x4c4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003082:	2802      	cmp	r0, #2
 8003084:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003088:	f000 8196 	beq.w	80033b8 <HAL_RCC_OscConfig+0x508>
 800308c:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003090:	fab3 f383 	clz	r3, r3
 8003094:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003098:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	2200      	movs	r2, #0
 80030a0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a2:	f7fe ff69 	bl	8001f78 <HAL_GetTick>
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030a6:	462c      	mov	r4, r5
 80030a8:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
        tickstart = HAL_GetTick();
 80030ac:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030ae:	2601      	movs	r6, #1
 80030b0:	e005      	b.n	80030be <HAL_RCC_OscConfig+0x20e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030b2:	f7fe ff61 	bl	8001f78 <HAL_GetTick>
 80030b6:	1b40      	subs	r0, r0, r5
 80030b8:	2802      	cmp	r0, #2
 80030ba:	f200 80ae 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 80030be:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030c2:	6822      	ldr	r2, [r4, #0]
 80030c4:	fa97 f3a7 	rbit	r3, r7
 80030c8:	fab3 f383 	clz	r3, r3
 80030cc:	f003 031f 	and.w	r3, r3, #31
 80030d0:	fa06 f303 	lsl.w	r3, r6, r3
 80030d4:	4213      	tst	r3, r2
 80030d6:	d1ec      	bne.n	80030b2 <HAL_RCC_OscConfig+0x202>
        }
      }
    }
  }

  return HAL_OK;
 80030d8:	2000      	movs	r0, #0
}
 80030da:	b003      	add	sp, #12
 80030dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80030e0:	6852      	ldr	r2, [r2, #4]
 80030e2:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 80030e6:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80030ea:	f47f af37 	bne.w	8002f5c <HAL_RCC_OscConfig+0xac>
 80030ee:	2202      	movs	r2, #2
 80030f0:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030f4:	4935      	ldr	r1, [pc, #212]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 80030f6:	6808      	ldr	r0, [r1, #0]
 80030f8:	fa92 f2a2 	rbit	r2, r2
 80030fc:	fab2 f282 	clz	r2, r2
 8003100:	f002 021f 	and.w	r2, r2, #31
 8003104:	2101      	movs	r1, #1
 8003106:	fa01 f202 	lsl.w	r2, r1, r2
 800310a:	4202      	tst	r2, r0
 800310c:	d064      	beq.n	80031d8 <HAL_RCC_OscConfig+0x328>
 800310e:	68e2      	ldr	r2, [r4, #12]
 8003110:	428a      	cmp	r2, r1
 8003112:	d061      	beq.n	80031d8 <HAL_RCC_OscConfig+0x328>
        return HAL_ERROR;
 8003114:	2001      	movs	r0, #1
}
 8003116:	b003      	add	sp, #12
 8003118:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800311c:	2501      	movs	r5, #1
 800311e:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 8003122:	4b2c      	ldr	r3, [pc, #176]	; (80031d4 <HAL_RCC_OscConfig+0x324>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003124:	4f29      	ldr	r7, [pc, #164]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
      __HAL_RCC_LSI_DISABLE();
 8003126:	fab1 f181 	clz	r1, r1
 800312a:	440b      	add	r3, r1
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	f04f 0802 	mov.w	r8, #2
 8003132:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003134:	f7fe ff20 	bl	8001f78 <HAL_GetTick>
 8003138:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313a:	e004      	b.n	8003146 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800313c:	f7fe ff1c 	bl	8001f78 <HAL_GetTick>
 8003140:	1b80      	subs	r0, r0, r6
 8003142:	2802      	cmp	r0, #2
 8003144:	d869      	bhi.n	800321a <HAL_RCC_OscConfig+0x36a>
 8003146:	fa98 f3a8 	rbit	r3, r8
 800314a:	fa98 f3a8 	rbit	r3, r8
 800314e:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003152:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003154:	fa98 f3a8 	rbit	r3, r8
 8003158:	fab3 f383 	clz	r3, r3
 800315c:	f003 031f 	and.w	r3, r3, #31
 8003160:	fa05 f303 	lsl.w	r3, r5, r3
 8003164:	4213      	tst	r3, r2
 8003166:	d1e9      	bne.n	800313c <HAL_RCC_OscConfig+0x28c>
 8003168:	e77f      	b.n	800306a <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_PWR_CLK_ENABLE();
 800316a:	69da      	ldr	r2, [r3, #28]
 800316c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003170:	61da      	str	r2, [r3, #28]
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003178:	9301      	str	r3, [sp, #4]
 800317a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800317c:	f04f 0801 	mov.w	r8, #1
 8003180:	e72e      	b.n	8002fe0 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003182:	684a      	ldr	r2, [r1, #4]
 8003184:	f402 32c0 	and.w	r2, r2, #98304	; 0x18000
 8003188:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800318c:	f47f aea7 	bne.w	8002ede <HAL_RCC_OscConfig+0x2e>
 8003190:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003194:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003198:	490c      	ldr	r1, [pc, #48]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 800319a:	6808      	ldr	r0, [r1, #0]
 800319c:	fa92 f2a2 	rbit	r2, r2
 80031a0:	fab2 f282 	clz	r2, r2
 80031a4:	f002 021f 	and.w	r2, r2, #31
 80031a8:	2101      	movs	r1, #1
 80031aa:	fa01 f202 	lsl.w	r2, r1, r2
 80031ae:	4202      	tst	r2, r0
 80031b0:	f43f aec6 	beq.w	8002f40 <HAL_RCC_OscConfig+0x90>
 80031b4:	6862      	ldr	r2, [r4, #4]
 80031b6:	2a00      	cmp	r2, #0
 80031b8:	f47f aec2 	bne.w	8002f40 <HAL_RCC_OscConfig+0x90>
 80031bc:	e7aa      	b.n	8003114 <HAL_RCC_OscConfig+0x264>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031be:	4a03      	ldr	r2, [pc, #12]	; (80031cc <HAL_RCC_OscConfig+0x31c>)
 80031c0:	6813      	ldr	r3, [r2, #0]
 80031c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031c6:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031c8:	e69e      	b.n	8002f08 <HAL_RCC_OscConfig+0x58>
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000
 80031d0:	40007000 	.word	0x40007000
 80031d4:	10908120 	.word	0x10908120
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031d8:	4dab      	ldr	r5, [pc, #684]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
 80031da:	21f8      	movs	r1, #248	; 0xf8
 80031dc:	6828      	ldr	r0, [r5, #0]
 80031de:	fa91 f1a1 	rbit	r1, r1
 80031e2:	6922      	ldr	r2, [r4, #16]
 80031e4:	fab1 f181 	clz	r1, r1
 80031e8:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 80031ec:	408a      	lsls	r2, r1
 80031ee:	4302      	orrs	r2, r0
 80031f0:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031f2:	071d      	lsls	r5, r3, #28
 80031f4:	f57f aeeb 	bpl.w	8002fce <HAL_RCC_OscConfig+0x11e>
 80031f8:	e70b      	b.n	8003012 <HAL_RCC_OscConfig+0x162>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031fa:	682b      	ldr	r3, [r5, #0]
 80031fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003200:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003202:	f7fe feb9 	bl	8001f78 <HAL_GetTick>
 8003206:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003208:	682b      	ldr	r3, [r5, #0]
 800320a:	05db      	lsls	r3, r3, #23
 800320c:	f53f aeed 	bmi.w	8002fea <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003210:	f7fe feb2 	bl	8001f78 <HAL_GetTick>
 8003214:	1b80      	subs	r0, r0, r6
 8003216:	2864      	cmp	r0, #100	; 0x64
 8003218:	d9f6      	bls.n	8003208 <HAL_RCC_OscConfig+0x358>
            return HAL_TIMEOUT;
 800321a:	2003      	movs	r0, #3
}
 800321c:	b003      	add	sp, #12
 800321e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003222:	4d99      	ldr	r5, [pc, #612]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
 8003224:	682b      	ldr	r3, [r5, #0]
 8003226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800322a:	602b      	str	r3, [r5, #0]
 800322c:	682b      	ldr	r3, [r5, #0]
 800322e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003232:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003234:	f7fe fea0 	bl	8001f78 <HAL_GetTick>
 8003238:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 800323c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800323e:	2701      	movs	r7, #1
 8003240:	e004      	b.n	800324c <HAL_RCC_OscConfig+0x39c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003242:	f7fe fe99 	bl	8001f78 <HAL_GetTick>
 8003246:	1b80      	subs	r0, r0, r6
 8003248:	2864      	cmp	r0, #100	; 0x64
 800324a:	d8e6      	bhi.n	800321a <HAL_RCC_OscConfig+0x36a>
 800324c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003250:	682a      	ldr	r2, [r5, #0]
 8003252:	fa98 f3a8 	rbit	r3, r8
 8003256:	fab3 f383 	clz	r3, r3
 800325a:	f003 031f 	and.w	r3, r3, #31
 800325e:	fa07 f303 	lsl.w	r3, r7, r3
 8003262:	4213      	tst	r3, r2
 8003264:	d1ed      	bne.n	8003242 <HAL_RCC_OscConfig+0x392>
 8003266:	e66a      	b.n	8002f3e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003268:	4d87      	ldr	r5, [pc, #540]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
 800326a:	6a2b      	ldr	r3, [r5, #32]
 800326c:	f023 0301 	bic.w	r3, r3, #1
 8003270:	622b      	str	r3, [r5, #32]
 8003272:	6a2b      	ldr	r3, [r5, #32]
 8003274:	f023 0304 	bic.w	r3, r3, #4
 8003278:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800327a:	f7fe fe7d 	bl	8001f78 <HAL_GetTick>
 800327e:	f04f 0902 	mov.w	r9, #2
 8003282:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003284:	2701      	movs	r7, #1
 8003286:	e013      	b.n	80032b0 <HAL_RCC_OscConfig+0x400>
 8003288:	fa99 f3a9 	rbit	r3, r9
 800328c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800328e:	fa99 f3a9 	rbit	r3, r9
 8003292:	fab3 f383 	clz	r3, r3
 8003296:	f003 031f 	and.w	r3, r3, #31
 800329a:	fa07 f303 	lsl.w	r3, r7, r3
 800329e:	4213      	tst	r3, r2
 80032a0:	d00e      	beq.n	80032c0 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032a2:	f7fe fe69 	bl	8001f78 <HAL_GetTick>
 80032a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80032aa:	1b80      	subs	r0, r0, r6
 80032ac:	4298      	cmp	r0, r3
 80032ae:	d8b4      	bhi.n	800321a <HAL_RCC_OscConfig+0x36a>
 80032b0:	fa99 f3a9 	rbit	r3, r9
 80032b4:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d0e5      	beq.n	8003288 <HAL_RCC_OscConfig+0x3d8>
 80032bc:	6a2a      	ldr	r2, [r5, #32]
 80032be:	e7e6      	b.n	800328e <HAL_RCC_OscConfig+0x3de>
    if(pwrclkchanged == SET)
 80032c0:	f1b8 0f00 	cmp.w	r8, #0
 80032c4:	f43f aed4 	beq.w	8003070 <HAL_RCC_OscConfig+0x1c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 80032c8:	4a6f      	ldr	r2, [pc, #444]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
 80032ca:	69d3      	ldr	r3, [r2, #28]
 80032cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032d0:	61d3      	str	r3, [r2, #28]
 80032d2:	e6cd      	b.n	8003070 <HAL_RCC_OscConfig+0x1c0>
 80032d4:	2501      	movs	r5, #1
 80032d6:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80032da:	fab3 f383 	clz	r3, r3
 80032de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032e6:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e8:	4f67      	ldr	r7, [pc, #412]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
        __HAL_RCC_HSI_DISABLE();
 80032ea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80032ec:	f7fe fe44 	bl	8001f78 <HAL_GetTick>
 80032f0:	f04f 0802 	mov.w	r8, #2
 80032f4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f6:	e004      	b.n	8003302 <HAL_RCC_OscConfig+0x452>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032f8:	f7fe fe3e 	bl	8001f78 <HAL_GetTick>
 80032fc:	1b80      	subs	r0, r0, r6
 80032fe:	2802      	cmp	r0, #2
 8003300:	d88b      	bhi.n	800321a <HAL_RCC_OscConfig+0x36a>
 8003302:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	fa98 f3a8 	rbit	r3, r8
 800330c:	fab3 f383 	clz	r3, r3
 8003310:	f003 031f 	and.w	r3, r3, #31
 8003314:	fa05 f303 	lsl.w	r3, r5, r3
 8003318:	4213      	tst	r3, r2
 800331a:	d1ed      	bne.n	80032f8 <HAL_RCC_OscConfig+0x448>
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	e654      	b.n	8002fca <HAL_RCC_OscConfig+0x11a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003320:	4a59      	ldr	r2, [pc, #356]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
 8003322:	6a13      	ldr	r3, [r2, #32]
 8003324:	f043 0301 	orr.w	r3, r3, #1
 8003328:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 800332a:	f7fe fe25 	bl	8001f78 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800332e:	4f56      	ldr	r7, [pc, #344]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
      tickstart = HAL_GetTick();
 8003330:	4605      	mov	r5, r0
 8003332:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003336:	2601      	movs	r6, #1
 8003338:	e014      	b.n	8003364 <HAL_RCC_OscConfig+0x4b4>
 800333a:	fa99 f3a9 	rbit	r3, r9
 800333e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003340:	fa99 f3a9 	rbit	r3, r9
 8003344:	fab3 f383 	clz	r3, r3
 8003348:	f003 031f 	and.w	r3, r3, #31
 800334c:	fa06 f303 	lsl.w	r3, r6, r3
 8003350:	4213      	tst	r3, r2
 8003352:	d1b5      	bne.n	80032c0 <HAL_RCC_OscConfig+0x410>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003354:	f7fe fe10 	bl	8001f78 <HAL_GetTick>
 8003358:	f241 3388 	movw	r3, #5000	; 0x1388
 800335c:	1b40      	subs	r0, r0, r5
 800335e:	4298      	cmp	r0, r3
 8003360:	f63f af5b 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 8003364:	fa99 f3a9 	rbit	r3, r9
 8003368:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0e4      	beq.n	800333a <HAL_RCC_OscConfig+0x48a>
 8003370:	6a3a      	ldr	r2, [r7, #32]
 8003372:	e7e5      	b.n	8003340 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003374:	2801      	cmp	r0, #1
 8003376:	f43f aeb0 	beq.w	80030da <HAL_RCC_OscConfig+0x22a>
        pll_config = RCC->CFGR;
 800337a:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800337c:	69e1      	ldr	r1, [r4, #28]
        pll_config2 = RCC->CFGR2;
 800337e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003380:	f402 30c0 	and.w	r0, r2, #98304	; 0x18000
 8003384:	4288      	cmp	r0, r1
 8003386:	f47f aec5 	bne.w	8003114 <HAL_RCC_OscConfig+0x264>
 800338a:	6a21      	ldr	r1, [r4, #32]
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800338c:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003390:	428a      	cmp	r2, r1
 8003392:	f47f aebf 	bne.w	8003114 <HAL_RCC_OscConfig+0x264>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003396:	6a60      	ldr	r0, [r4, #36]	; 0x24
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003398:	f003 030f 	and.w	r3, r3, #15
        return HAL_ERROR;
 800339c:	1a18      	subs	r0, r3, r0
 800339e:	bf18      	it	ne
 80033a0:	2001      	movne	r0, #1
 80033a2:	e69a      	b.n	80030da <HAL_RCC_OscConfig+0x22a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033a4:	f042 0204 	orr.w	r2, r2, #4
 80033a8:	621a      	str	r2, [r3, #32]
 80033aa:	6a1a      	ldr	r2, [r3, #32]
 80033ac:	f042 0201 	orr.w	r2, r2, #1
 80033b0:	621a      	str	r2, [r3, #32]
 80033b2:	e7ba      	b.n	800332a <HAL_RCC_OscConfig+0x47a>
    return HAL_ERROR;
 80033b4:	2001      	movs	r0, #1
}
 80033b6:	4770      	bx	lr
 80033b8:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80033bc:	fab3 f383 	clz	r3, r3
 80033c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80033c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	2200      	movs	r2, #0
 80033cc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80033ce:	f7fe fdd3 	bl	8001f78 <HAL_GetTick>
 80033d2:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 80033d6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d8:	2701      	movs	r7, #1
 80033da:	e005      	b.n	80033e8 <HAL_RCC_OscConfig+0x538>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033dc:	f7fe fdcc 	bl	8001f78 <HAL_GetTick>
 80033e0:	1b80      	subs	r0, r0, r6
 80033e2:	2802      	cmp	r0, #2
 80033e4:	f63f af19 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 80033e8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ec:	682a      	ldr	r2, [r5, #0]
 80033ee:	fa98 f3a8 	rbit	r3, r8
 80033f2:	fab3 f383 	clz	r3, r3
 80033f6:	f003 031f 	and.w	r3, r3, #31
 80033fa:	fa07 f303 	lsl.w	r3, r7, r3
 80033fe:	4213      	tst	r3, r2
 8003400:	d1ec      	bne.n	80033dc <HAL_RCC_OscConfig+0x52c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003402:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003404:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003406:	f023 030f 	bic.w	r3, r3, #15
 800340a:	4313      	orrs	r3, r2
 800340c:	62eb      	str	r3, [r5, #44]	; 0x2c
 800340e:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8003412:	686a      	ldr	r2, [r5, #4]
 8003414:	430b      	orrs	r3, r1
 8003416:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 800341a:	4313      	orrs	r3, r2
 800341c:	606b      	str	r3, [r5, #4]
 800341e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003422:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8003426:	fab3 f383 	clz	r3, r3
 800342a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800342e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003432:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003434:	4e14      	ldr	r6, [pc, #80]	; (8003488 <HAL_RCC_OscConfig+0x5d8>)
        __HAL_RCC_PLL_ENABLE();
 8003436:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 8003438:	f7fe fd9e 	bl	8001f78 <HAL_GetTick>
 800343c:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8003440:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003442:	2501      	movs	r5, #1
 8003444:	e005      	b.n	8003452 <HAL_RCC_OscConfig+0x5a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003446:	f7fe fd97 	bl	8001f78 <HAL_GetTick>
 800344a:	1b00      	subs	r0, r0, r4
 800344c:	2802      	cmp	r0, #2
 800344e:	f63f aee4 	bhi.w	800321a <HAL_RCC_OscConfig+0x36a>
 8003452:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003456:	6832      	ldr	r2, [r6, #0]
 8003458:	fa98 f3a8 	rbit	r3, r8
 800345c:	fab3 f383 	clz	r3, r3
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	fa05 f303 	lsl.w	r3, r5, r3
 8003468:	4213      	tst	r3, r2
 800346a:	d0ec      	beq.n	8003446 <HAL_RCC_OscConfig+0x596>
 800346c:	e634      	b.n	80030d8 <HAL_RCC_OscConfig+0x228>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800346e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003472:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	e53f      	b.n	8002f08 <HAL_RCC_OscConfig+0x58>
 8003488:	40021000 	.word	0x40021000

0800348c <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800348c:	2800      	cmp	r0, #0
 800348e:	f000 80c4 	beq.w	800361a <HAL_RCC_ClockConfig+0x18e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003492:	4a6d      	ldr	r2, [pc, #436]	; (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 8003494:	6813      	ldr	r3, [r2, #0]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	428b      	cmp	r3, r1
{
 800349c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034a0:	460d      	mov	r5, r1
 80034a2:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034a4:	d20c      	bcs.n	80034c0 <HAL_RCC_ClockConfig+0x34>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a6:	6813      	ldr	r3, [r2, #0]
 80034a8:	f023 0307 	bic.w	r3, r3, #7
 80034ac:	430b      	orrs	r3, r1
 80034ae:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b0:	6813      	ldr	r3, [r2, #0]
 80034b2:	f003 0307 	and.w	r3, r3, #7
 80034b6:	428b      	cmp	r3, r1
 80034b8:	d002      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80034ba:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
  
  return HAL_OK;
}
 80034bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c0:	6823      	ldr	r3, [r4, #0]
 80034c2:	0798      	lsls	r0, r3, #30
 80034c4:	d506      	bpl.n	80034d4 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034c6:	4961      	ldr	r1, [pc, #388]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 80034c8:	68a0      	ldr	r0, [r4, #8]
 80034ca:	684a      	ldr	r2, [r1, #4]
 80034cc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80034d0:	4302      	orrs	r2, r0
 80034d2:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034d4:	07d9      	lsls	r1, r3, #31
 80034d6:	d52f      	bpl.n	8003538 <HAL_RCC_ClockConfig+0xac>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d8:	6861      	ldr	r1, [r4, #4]
 80034da:	2901      	cmp	r1, #1
 80034dc:	f000 809f 	beq.w	800361e <HAL_RCC_ClockConfig+0x192>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034e0:	2902      	cmp	r1, #2
 80034e2:	f000 8087 	beq.w	80035f4 <HAL_RCC_ClockConfig+0x168>
 80034e6:	2202      	movs	r2, #2
 80034e8:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ec:	4b57      	ldr	r3, [pc, #348]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	fa92 f2a2 	rbit	r2, r2
 80034f4:	fab2 f282 	clz	r2, r2
 80034f8:	f002 021f 	and.w	r2, r2, #31
 80034fc:	2301      	movs	r3, #1
 80034fe:	fa03 f202 	lsl.w	r2, r3, r2
 8003502:	4202      	tst	r2, r0
 8003504:	d0d9      	beq.n	80034ba <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003506:	4e51      	ldr	r6, [pc, #324]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003508:	6873      	ldr	r3, [r6, #4]
 800350a:	f023 0303 	bic.w	r3, r3, #3
 800350e:	430b      	orrs	r3, r1
 8003510:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8003512:	f7fe fd31 	bl	8001f78 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003516:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800351a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800351c:	e005      	b.n	800352a <HAL_RCC_ClockConfig+0x9e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800351e:	f7fe fd2b 	bl	8001f78 <HAL_GetTick>
 8003522:	1bc0      	subs	r0, r0, r7
 8003524:	4540      	cmp	r0, r8
 8003526:	f200 808c 	bhi.w	8003642 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800352a:	6873      	ldr	r3, [r6, #4]
 800352c:	6862      	ldr	r2, [r4, #4]
 800352e:	f003 030c 	and.w	r3, r3, #12
 8003532:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003536:	d1f2      	bne.n	800351e <HAL_RCC_ClockConfig+0x92>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003538:	4a43      	ldr	r2, [pc, #268]	; (8003648 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	6813      	ldr	r3, [r2, #0]
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	42ab      	cmp	r3, r5
 8003542:	d909      	bls.n	8003558 <HAL_RCC_ClockConfig+0xcc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003544:	6813      	ldr	r3, [r2, #0]
 8003546:	f023 0307 	bic.w	r3, r3, #7
 800354a:	432b      	orrs	r3, r5
 800354c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800354e:	6813      	ldr	r3, [r2, #0]
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	42ab      	cmp	r3, r5
 8003556:	d1b0      	bne.n	80034ba <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	075a      	lsls	r2, r3, #29
 800355c:	d506      	bpl.n	800356c <HAL_RCC_ClockConfig+0xe0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800355e:	493b      	ldr	r1, [pc, #236]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003560:	68e0      	ldr	r0, [r4, #12]
 8003562:	684a      	ldr	r2, [r1, #4]
 8003564:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003568:	4302      	orrs	r2, r0
 800356a:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800356c:	071b      	lsls	r3, r3, #28
 800356e:	d507      	bpl.n	8003580 <HAL_RCC_ClockConfig+0xf4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003570:	4a36      	ldr	r2, [pc, #216]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003572:	6921      	ldr	r1, [r4, #16]
 8003574:	6853      	ldr	r3, [r2, #4]
 8003576:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800357a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800357e:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8003580:	4a32      	ldr	r2, [pc, #200]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003582:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003584:	f003 010c 	and.w	r1, r3, #12
 8003588:	2908      	cmp	r1, #8
 800358a:	d017      	beq.n	80035bc <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800358c:	4930      	ldr	r1, [pc, #192]	; (8003650 <HAL_RCC_ClockConfig+0x1c4>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800358e:	4b2f      	ldr	r3, [pc, #188]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003590:	22f0      	movs	r2, #240	; 0xf0
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	fa92 f2a2 	rbit	r2, r2
 8003598:	fab2 f282 	clz	r2, r2
 800359c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035a0:	40d3      	lsrs	r3, r2
 80035a2:	4a2c      	ldr	r2, [pc, #176]	; (8003654 <HAL_RCC_ClockConfig+0x1c8>)
  HAL_InitTick (uwTickPrio);
 80035a4:	482c      	ldr	r0, [pc, #176]	; (8003658 <HAL_RCC_ClockConfig+0x1cc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035a6:	5cd3      	ldrb	r3, [r2, r3]
 80035a8:	4a2c      	ldr	r2, [pc, #176]	; (800365c <HAL_RCC_ClockConfig+0x1d0>)
  HAL_InitTick (uwTickPrio);
 80035aa:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035ac:	fa21 f303 	lsr.w	r3, r1, r3
 80035b0:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 80035b2:	f7fe fc9f 	bl	8001ef4 <HAL_InitTick>
  return HAL_OK;
 80035b6:	2000      	movs	r0, #0
}
 80035b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035bc:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80035c0:	fa91 f1a1 	rbit	r1, r1
 80035c4:	200f      	movs	r0, #15
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80035c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80035c8:	fab1 f181 	clz	r1, r1
 80035cc:	fa90 f0a0 	rbit	r0, r0
 80035d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80035d4:	40cb      	lsrs	r3, r1
 80035d6:	4922      	ldr	r1, [pc, #136]	; (8003660 <HAL_RCC_ClockConfig+0x1d4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80035d8:	4c22      	ldr	r4, [pc, #136]	; (8003664 <HAL_RCC_ClockConfig+0x1d8>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80035da:	5ccb      	ldrb	r3, [r1, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035dc:	491c      	ldr	r1, [pc, #112]	; (8003650 <HAL_RCC_ClockConfig+0x1c4>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80035de:	fab0 f080 	clz	r0, r0
 80035e2:	f002 020f 	and.w	r2, r2, #15
 80035e6:	40c2      	lsrs	r2, r0
 80035e8:	5ca2      	ldrb	r2, [r4, r2]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035ea:	fbb1 f1f2 	udiv	r1, r1, r2
 80035ee:	fb03 f101 	mul.w	r1, r3, r1
 80035f2:	e7cc      	b.n	800358e <HAL_RCC_ClockConfig+0x102>
 80035f4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035f8:	fa93 f2a3 	rbit	r2, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035fc:	4a13      	ldr	r2, [pc, #76]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 80035fe:	6810      	ldr	r0, [r2, #0]
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	fab3 f383 	clz	r3, r3
 8003608:	f003 031f 	and.w	r3, r3, #31
 800360c:	2201      	movs	r2, #1
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	4203      	tst	r3, r0
 8003614:	f47f af77 	bne.w	8003506 <HAL_RCC_ClockConfig+0x7a>
 8003618:	e74f      	b.n	80034ba <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800361a:	2001      	movs	r0, #1
}
 800361c:	4770      	bx	lr
 800361e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003622:	fa92 f3a2 	rbit	r3, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003626:	4b09      	ldr	r3, [pc, #36]	; (800364c <HAL_RCC_ClockConfig+0x1c0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	fa92 f2a2 	rbit	r2, r2
 800362e:	fab2 f282 	clz	r2, r2
 8003632:	f002 021f 	and.w	r2, r2, #31
 8003636:	fa01 f202 	lsl.w	r2, r1, r2
 800363a:	421a      	tst	r2, r3
 800363c:	f47f af63 	bne.w	8003506 <HAL_RCC_ClockConfig+0x7a>
 8003640:	e73b      	b.n	80034ba <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8003642:	2003      	movs	r0, #3
 8003644:	e73a      	b.n	80034bc <HAL_RCC_ClockConfig+0x30>
 8003646:	bf00      	nop
 8003648:	40022000 	.word	0x40022000
 800364c:	40021000 	.word	0x40021000
 8003650:	007a1200 	.word	0x007a1200
 8003654:	08004fa4 	.word	0x08004fa4
 8003658:	20000030 	.word	0x20000030
 800365c:	20000028 	.word	0x20000028
 8003660:	08004fbc 	.word	0x08004fbc
 8003664:	08004fcc 	.word	0x08004fcc

08003668 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8003668:	4a12      	ldr	r2, [pc, #72]	; (80036b4 <HAL_RCC_GetSysClockFreq+0x4c>)
 800366a:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800366c:	f003 010c 	and.w	r1, r3, #12
 8003670:	2908      	cmp	r1, #8
 8003672:	d001      	beq.n	8003678 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8003674:	4810      	ldr	r0, [pc, #64]	; (80036b8 <HAL_RCC_GetSysClockFreq+0x50>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003676:	4770      	bx	lr
{
 8003678:	b430      	push	{r4, r5}
 800367a:	f44f 1070 	mov.w	r0, #3932160	; 0x3c0000
 800367e:	fa90 f0a0 	rbit	r0, r0
 8003682:	210f      	movs	r1, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003684:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003686:	fab0 f080 	clz	r0, r0
 800368a:	fa91 f1a1 	rbit	r1, r1
 800368e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003692:	40c3      	lsrs	r3, r0
 8003694:	4809      	ldr	r0, [pc, #36]	; (80036bc <HAL_RCC_GetSysClockFreq+0x54>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003696:	4d0a      	ldr	r5, [pc, #40]	; (80036c0 <HAL_RCC_GetSysClockFreq+0x58>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003698:	5cc0      	ldrb	r0, [r0, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800369a:	4c07      	ldr	r4, [pc, #28]	; (80036b8 <HAL_RCC_GetSysClockFreq+0x50>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800369c:	fab1 f181 	clz	r1, r1
 80036a0:	f002 030f 	and.w	r3, r2, #15
 80036a4:	40cb      	lsrs	r3, r1
 80036a6:	5ceb      	ldrb	r3, [r5, r3]
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036a8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80036ac:	bc30      	pop	{r4, r5}
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036ae:	fb00 f003 	mul.w	r0, r0, r3
}
 80036b2:	4770      	bx	lr
 80036b4:	40021000 	.word	0x40021000
 80036b8:	007a1200 	.word	0x007a1200
 80036bc:	08004fbc 	.word	0x08004fbc
 80036c0:	08004fcc 	.word	0x08004fcc

080036c4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80036c4:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036c6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	fa92 f2a2 	rbit	r2, r2
 80036d0:	fab2 f282 	clz	r2, r2
 80036d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036d8:	4904      	ldr	r1, [pc, #16]	; (80036ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80036da:	40d3      	lsrs	r3, r2
  return SystemCoreClock;
 80036dc:	4a04      	ldr	r2, [pc, #16]	; (80036f0 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80036de:	5ccb      	ldrb	r3, [r1, r3]
 80036e0:	6810      	ldr	r0, [r2, #0]
}    
 80036e2:	40d8      	lsrs	r0, r3
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	40021000 	.word	0x40021000
 80036ec:	08004fb4 	.word	0x08004fb4
 80036f0:	20000028 	.word	0x20000028

080036f4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80036f4:	4b08      	ldr	r3, [pc, #32]	; (8003718 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036f6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	fa92 f2a2 	rbit	r2, r2
 8003700:	fab2 f282 	clz	r2, r2
 8003704:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003708:	4904      	ldr	r1, [pc, #16]	; (800371c <HAL_RCC_GetPCLK2Freq+0x28>)
 800370a:	40d3      	lsrs	r3, r2
  return SystemCoreClock;
 800370c:	4a04      	ldr	r2, [pc, #16]	; (8003720 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800370e:	5ccb      	ldrb	r3, [r1, r3]
 8003710:	6810      	ldr	r0, [r2, #0]
} 
 8003712:	40d8      	lsrs	r0, r3
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	40021000 	.word	0x40021000
 800371c:	08004fb4 	.word	0x08004fb4
 8003720:	20000028 	.word	0x20000028

08003724 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003724:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003728:	6803      	ldr	r3, [r0, #0]
 800372a:	03d9      	lsls	r1, r3, #15
{
 800372c:	b083      	sub	sp, #12
 800372e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003730:	d53d      	bpl.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x8a>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003732:	4ba1      	ldr	r3, [pc, #644]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003734:	69da      	ldr	r2, [r3, #28]
 8003736:	00d2      	lsls	r2, r2, #3
 8003738:	f140 80f6 	bpl.w	8003928 <HAL_RCCEx_PeriphCLKConfig+0x204>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800373c:	4d9f      	ldr	r5, [pc, #636]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800373e:	682b      	ldr	r3, [r5, #0]
 8003740:	05df      	lsls	r7, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 8003742:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003746:	f140 80ff 	bpl.w	8003948 <HAL_RCCEx_PeriphCLKConfig+0x224>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800374a:	4d9b      	ldr	r5, [pc, #620]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800374c:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800374e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003752:	d01f      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003754:	6861      	ldr	r1, [r4, #4]
 8003756:	f401 7240 	and.w	r2, r1, #768	; 0x300
 800375a:	429a      	cmp	r2, r3
 800375c:	d01b      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800375e:	6a29      	ldr	r1, [r5, #32]
 8003760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003764:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8003768:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800376c:	f8df c250 	ldr.w	ip, [pc, #592]	; 80039c0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
 8003770:	fab2 f282 	clz	r2, r2
 8003774:	4462      	add	r2, ip
 8003776:	0092      	lsls	r2, r2, #2
 8003778:	2701      	movs	r7, #1
 800377a:	6017      	str	r7, [r2, #0]
 800377c:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003780:	fab3 f383 	clz	r3, r3
 8003784:	4463      	add	r3, ip
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800378a:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 800378c:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 800378e:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003790:	f100 80ee 	bmi.w	8003970 <HAL_RCCEx_PeriphCLKConfig+0x24c>
 8003794:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003796:	4a88      	ldr	r2, [pc, #544]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003798:	6a13      	ldr	r3, [r2, #32]
 800379a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800379e:	430b      	orrs	r3, r1
 80037a0:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037a2:	b11e      	cbz	r6, 80037ac <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037a4:	69d3      	ldr	r3, [r2, #28]
 80037a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037aa:	61d3      	str	r3, [r2, #28]
 80037ac:	6823      	ldr	r3, [r4, #0]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037ae:	07da      	lsls	r2, r3, #31
 80037b0:	d506      	bpl.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037b2:	4981      	ldr	r1, [pc, #516]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80037b4:	68a0      	ldr	r0, [r4, #8]
 80037b6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80037b8:	f022 0203 	bic.w	r2, r2, #3
 80037bc:	4302      	orrs	r2, r0
 80037be:	630a      	str	r2, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037c0:	079f      	lsls	r7, r3, #30
 80037c2:	d506      	bpl.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037c4:	497c      	ldr	r1, [pc, #496]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80037c6:	68e0      	ldr	r0, [r4, #12]
 80037c8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80037ca:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80037ce:	4302      	orrs	r2, r0
 80037d0:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037d2:	075e      	lsls	r6, r3, #29
 80037d4:	d506      	bpl.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037d6:	4978      	ldr	r1, [pc, #480]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80037d8:	6920      	ldr	r0, [r4, #16]
 80037da:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80037dc:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80037e0:	4302      	orrs	r2, r0
 80037e2:	630a      	str	r2, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037e4:	069d      	lsls	r5, r3, #26
 80037e6:	d506      	bpl.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037e8:	4973      	ldr	r1, [pc, #460]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80037ea:	69e0      	ldr	r0, [r4, #28]
 80037ec:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80037ee:	f022 0210 	bic.w	r2, r2, #16
 80037f2:	4302      	orrs	r2, r0
 80037f4:	630a      	str	r2, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037f6:	0398      	lsls	r0, r3, #14
 80037f8:	d506      	bpl.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80037fa:	496f      	ldr	r1, [pc, #444]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80037fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80037fe:	684a      	ldr	r2, [r1, #4]
 8003800:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003804:	4302      	orrs	r2, r0
 8003806:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003808:	0659      	lsls	r1, r3, #25
 800380a:	d506      	bpl.n	800381a <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800380c:	496a      	ldr	r1, [pc, #424]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800380e:	6a20      	ldr	r0, [r4, #32]
 8003810:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003812:	f022 0220 	bic.w	r2, r2, #32
 8003816:	4302      	orrs	r2, r0
 8003818:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800381a:	035a      	lsls	r2, r3, #13
 800381c:	d506      	bpl.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800381e:	4966      	ldr	r1, [pc, #408]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003820:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003822:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003824:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003828:	4302      	orrs	r2, r0
 800382a:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800382c:	071f      	lsls	r7, r3, #28
 800382e:	d506      	bpl.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003830:	4961      	ldr	r1, [pc, #388]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003832:	6960      	ldr	r0, [r4, #20]
 8003834:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003836:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800383a:	4302      	orrs	r2, r0
 800383c:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800383e:	06de      	lsls	r6, r3, #27
 8003840:	d506      	bpl.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003842:	495d      	ldr	r1, [pc, #372]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003844:	69a0      	ldr	r0, [r4, #24]
 8003846:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003848:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800384c:	4302      	orrs	r2, r0
 800384e:	630a      	str	r2, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003850:	059d      	lsls	r5, r3, #22
 8003852:	d506      	bpl.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003854:	4958      	ldr	r1, [pc, #352]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003856:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003858:	684a      	ldr	r2, [r1, #4]
 800385a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800385e:	4302      	orrs	r2, r0
 8003860:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003862:	0618      	lsls	r0, r3, #24
 8003864:	d506      	bpl.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003866:	4954      	ldr	r1, [pc, #336]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003868:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800386a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800386c:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8003870:	4302      	orrs	r2, r0
 8003872:	62ca      	str	r2, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003874:	05d9      	lsls	r1, r3, #23
 8003876:	d506      	bpl.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003878:	494f      	ldr	r1, [pc, #316]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800387a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800387c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800387e:	f422 5278 	bic.w	r2, r2, #15872	; 0x3e00
 8003882:	4302      	orrs	r2, r0
 8003884:	62ca      	str	r2, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003886:	04da      	lsls	r2, r3, #19
 8003888:	d506      	bpl.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800388a:	494b      	ldr	r1, [pc, #300]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800388c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800388e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8003890:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003894:	4302      	orrs	r2, r0
 8003896:	630a      	str	r2, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003898:	049f      	lsls	r7, r3, #18
 800389a:	d506      	bpl.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800389c:	4946      	ldr	r1, [pc, #280]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800389e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80038a0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038a2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80038a6:	4302      	orrs	r2, r0
 80038a8:	630a      	str	r2, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80038aa:	02de      	lsls	r6, r3, #11
 80038ac:	d506      	bpl.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80038ae:	4942      	ldr	r1, [pc, #264]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038b0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80038b2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038b4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80038b8:	4302      	orrs	r2, r0
 80038ba:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80038bc:	029d      	lsls	r5, r3, #10
 80038be:	d506      	bpl.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80038c0:	493d      	ldr	r1, [pc, #244]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038c2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80038c4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038c6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80038ca:	4302      	orrs	r2, r0
 80038cc:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80038ce:	0258      	lsls	r0, r3, #9
 80038d0:	d506      	bpl.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80038d2:	4939      	ldr	r1, [pc, #228]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038d4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80038d6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038dc:	4302      	orrs	r2, r0
 80038de:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80038e0:	0219      	lsls	r1, r3, #8
 80038e2:	d506      	bpl.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80038e4:	4934      	ldr	r1, [pc, #208]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038e6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80038e8:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ee:	4302      	orrs	r2, r0
 80038f0:	630a      	str	r2, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80038f2:	01da      	lsls	r2, r3, #7
 80038f4:	d506      	bpl.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80038f6:	4930      	ldr	r1, [pc, #192]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80038f8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80038fa:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80038fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003900:	4302      	orrs	r2, r0
 8003902:	630a      	str	r2, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003904:	f013 7300 	ands.w	r3, r3, #33554432	; 0x2000000
 8003908:	d103      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800390a:	4618      	mov	r0, r3
}
 800390c:	b003      	add	sp, #12
 800390e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003912:	4a29      	ldr	r2, [pc, #164]	; (80039b8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8003914:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003916:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003918:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800391c:	430b      	orrs	r3, r1
  return HAL_OK;
 800391e:	2000      	movs	r0, #0
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003920:	6313      	str	r3, [r2, #48]	; 0x30
}
 8003922:	b003      	add	sp, #12
 8003924:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8003928:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392a:	4d24      	ldr	r5, [pc, #144]	; (80039bc <HAL_RCCEx_PeriphCLKConfig+0x298>)
      __HAL_RCC_PWR_CLK_ENABLE();
 800392c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003930:	61da      	str	r2, [r3, #28]
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003938:	9301      	str	r3, [sp, #4]
 800393a:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393c:	682b      	ldr	r3, [r5, #0]
 800393e:	05df      	lsls	r7, r3, #23
      pwrclkchanged = SET;
 8003940:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003944:	f53f af01 	bmi.w	800374a <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003948:	682b      	ldr	r3, [r5, #0]
 800394a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800394e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003950:	f7fe fb12 	bl	8001f78 <HAL_GetTick>
 8003954:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003956:	682b      	ldr	r3, [r5, #0]
 8003958:	05d8      	lsls	r0, r3, #23
 800395a:	f53f aef6 	bmi.w	800374a <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800395e:	f7fe fb0b 	bl	8001f78 <HAL_GetTick>
 8003962:	1bc0      	subs	r0, r0, r7
 8003964:	2864      	cmp	r0, #100	; 0x64
 8003966:	d9f6      	bls.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x232>
          return HAL_TIMEOUT;
 8003968:	2003      	movs	r0, #3
}
 800396a:	b003      	add	sp, #12
 800396c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        tickstart = HAL_GetTick();
 8003970:	f7fe fb02 	bl	8001f78 <HAL_GetTick>
 8003974:	f04f 0902 	mov.w	r9, #2
 8003978:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800397a:	e015      	b.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x284>
 800397c:	fa99 f3a9 	rbit	r3, r9
 8003980:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003982:	fa99 f3a9 	rbit	r3, r9
 8003986:	fab3 f383 	clz	r3, r3
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	fa07 f303 	lsl.w	r3, r7, r3
 8003992:	4213      	tst	r3, r2
 8003994:	f47f aefe 	bne.w	8003794 <HAL_RCCEx_PeriphCLKConfig+0x70>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003998:	f7fe faee 	bl	8001f78 <HAL_GetTick>
 800399c:	f241 3388 	movw	r3, #5000	; 0x1388
 80039a0:	eba0 0008 	sub.w	r0, r0, r8
 80039a4:	4298      	cmp	r0, r3
 80039a6:	d8df      	bhi.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x244>
 80039a8:	fa99 f3a9 	rbit	r3, r9
 80039ac:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0e3      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x258>
 80039b4:	6a2a      	ldr	r2, [r5, #32]
 80039b6:	e7e4      	b.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80039b8:	40021000 	.word	0x40021000
 80039bc:	40007000 	.word	0x40007000
 80039c0:	10908100 	.word	0x10908100

080039c4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039c4:	6a03      	ldr	r3, [r0, #32]
 80039c6:	f023 0301 	bic.w	r3, r3, #1
 80039ca:	6203      	str	r3, [r0, #32]
{
 80039cc:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ce:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d0:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039d2:	6982      	ldr	r2, [r0, #24]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039d4:	4f1a      	ldr	r7, [pc, #104]	; (8003a40 <TIM_OC1_SetConfig+0x7c>)
  tmpccer |= OC_Config->OCPolarity;
 80039d6:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80039d8:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 80039de:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039e2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039e6:	42b8      	cmp	r0, r7
  tmpccer |= OC_Config->OCPolarity;
 80039e8:	ea43 0305 	orr.w	r3, r3, r5
  tmpccmrx |= OC_Config->OCMode;
 80039ec:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039f0:	d012      	beq.n	8003a18 <TIM_OC1_SetConfig+0x54>
 80039f2:	4c14      	ldr	r4, [pc, #80]	; (8003a44 <TIM_OC1_SetConfig+0x80>)
 80039f4:	42a0      	cmp	r0, r4
 80039f6:	d00f      	beq.n	8003a18 <TIM_OC1_SetConfig+0x54>
 80039f8:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80039fc:	42a0      	cmp	r0, r4
 80039fe:	d00b      	beq.n	8003a18 <TIM_OC1_SetConfig+0x54>
 8003a00:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003a04:	42a0      	cmp	r0, r4
 8003a06:	d007      	beq.n	8003a18 <TIM_OC1_SetConfig+0x54>
 8003a08:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003a0c:	42a0      	cmp	r0, r4
 8003a0e:	d003      	beq.n	8003a18 <TIM_OC1_SetConfig+0x54>
 8003a10:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003a14:	42a0      	cmp	r0, r4
 8003a16:	d10b      	bne.n	8003a30 <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a18:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a1a:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003a1e:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a20:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a24:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a28:	432c      	orrs	r4, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a2a:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a2e:	4326      	orrs	r6, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a30:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003a32:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003a34:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8003a36:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 8003a38:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8003a3a:	6203      	str	r3, [r0, #32]
}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	40012c00 	.word	0x40012c00
 8003a44:	40013400 	.word	0x40013400

08003a48 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a48:	6a03      	ldr	r3, [r0, #32]
 8003a4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a4e:	6203      	str	r3, [r0, #32]
{
 8003a50:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a52:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a54:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a56:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a58:	4f21      	ldr	r7, [pc, #132]	; (8003ae0 <TIM_OC3_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a5a:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003a5c:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a5e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8003a62:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a66:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a6a:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a6c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8003a70:	ea42 0204 	orr.w	r2, r2, r4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a74:	d016      	beq.n	8003aa4 <TIM_OC3_SetConfig+0x5c>
 8003a76:	4c1b      	ldr	r4, [pc, #108]	; (8003ae4 <TIM_OC3_SetConfig+0x9c>)
 8003a78:	42a0      	cmp	r0, r4
 8003a7a:	d013      	beq.n	8003aa4 <TIM_OC3_SetConfig+0x5c>
 8003a7c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8003a80:	42a0      	cmp	r0, r4
 8003a82:	d024      	beq.n	8003ace <TIM_OC3_SetConfig+0x86>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a84:	4c18      	ldr	r4, [pc, #96]	; (8003ae8 <TIM_OC3_SetConfig+0xa0>)
 8003a86:	42a0      	cmp	r0, r4
 8003a88:	d013      	beq.n	8003ab2 <TIM_OC3_SetConfig+0x6a>
 8003a8a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003a8e:	42a0      	cmp	r0, r4
 8003a90:	d00f      	beq.n	8003ab2 <TIM_OC3_SetConfig+0x6a>
 8003a92:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003a96:	42a0      	cmp	r0, r4
 8003a98:	d00b      	beq.n	8003ab2 <TIM_OC3_SetConfig+0x6a>
 8003a9a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003a9e:	42a0      	cmp	r0, r4
 8003aa0:	d10e      	bne.n	8003ac0 <TIM_OC3_SetConfig+0x78>
 8003aa2:	e006      	b.n	8003ab2 <TIM_OC3_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aa4:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003aa6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aaa:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003aae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ab2:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ab6:	f426 5640 	bic.w	r6, r6, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003aba:	432c      	orrs	r4, r5
 8003abc:	ea46 1604 	orr.w	r6, r6, r4, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ac0:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003ac2:	6046      	str	r6, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003ac4:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8003ac6:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8003ac8:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8003aca:	6203      	str	r3, [r0, #32]
}
 8003acc:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ace:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ad0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ad4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003ad8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003adc:	e7d2      	b.n	8003a84 <TIM_OC3_SetConfig+0x3c>
 8003ade:	bf00      	nop
 8003ae0:	40012c00 	.word	0x40012c00
 8003ae4:	40013400 	.word	0x40013400
 8003ae8:	40014000 	.word	0x40014000

08003aec <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003aec:	2800      	cmp	r0, #0
 8003aee:	d06e      	beq.n	8003bce <HAL_TIM_Base_Init+0xe2>
{
 8003af0:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003af2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003af6:	4604      	mov	r4, r0
 8003af8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d05e      	beq.n	8003bbe <HAL_TIM_Base_Init+0xd2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b00:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b02:	4936      	ldr	r1, [pc, #216]	; (8003bdc <HAL_TIM_Base_Init+0xf0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003b04:	2302      	movs	r3, #2
 8003b06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b0a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003b0c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b0e:	d042      	beq.n	8003b96 <HAL_TIM_Base_Init+0xaa>
 8003b10:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003b14:	d028      	beq.n	8003b68 <HAL_TIM_Base_Init+0x7c>
 8003b16:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003b1a:	428a      	cmp	r2, r1
 8003b1c:	d024      	beq.n	8003b68 <HAL_TIM_Base_Init+0x7c>
 8003b1e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003b22:	428a      	cmp	r2, r1
 8003b24:	d020      	beq.n	8003b68 <HAL_TIM_Base_Init+0x7c>
 8003b26:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8003b2a:	428a      	cmp	r2, r1
 8003b2c:	d033      	beq.n	8003b96 <HAL_TIM_Base_Init+0xaa>
 8003b2e:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8003b32:	428a      	cmp	r2, r1
 8003b34:	d04d      	beq.n	8003bd2 <HAL_TIM_Base_Init+0xe6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b36:	492a      	ldr	r1, [pc, #168]	; (8003be0 <HAL_TIM_Base_Init+0xf4>)
 8003b38:	428a      	cmp	r2, r1
 8003b3a:	d045      	beq.n	8003bc8 <HAL_TIM_Base_Init+0xdc>
 8003b3c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003b40:	428a      	cmp	r2, r1
 8003b42:	d041      	beq.n	8003bc8 <HAL_TIM_Base_Init+0xdc>
 8003b44:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003b48:	428a      	cmp	r2, r1
 8003b4a:	d03d      	beq.n	8003bc8 <HAL_TIM_Base_Init+0xdc>
 8003b4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b50:	428a      	cmp	r2, r1
 8003b52:	d039      	beq.n	8003bc8 <HAL_TIM_Base_Init+0xdc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b54:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b56:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003b58:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b5e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003b60:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b62:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003b64:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b66:	e010      	b.n	8003b8a <HAL_TIM_Base_Init+0x9e>
    tmpcr1 |= Structure->CounterMode;
 8003b68:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b6a:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b6c:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003b72:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b78:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b7a:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b80:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003b82:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003b84:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b86:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003b88:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	6153      	str	r3, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8003b8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003b92:	2000      	movs	r0, #0
}
 8003b94:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003b96:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b98:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b9a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ba0:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ba2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ba6:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bac:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003bae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bb0:	68e3      	ldr	r3, [r4, #12]
 8003bb2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003bb4:	6863      	ldr	r3, [r4, #4]
 8003bb6:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003bb8:	6963      	ldr	r3, [r4, #20]
 8003bba:	6313      	str	r3, [r2, #48]	; 0x30
 8003bbc:	e7e5      	b.n	8003b8a <HAL_TIM_Base_Init+0x9e>
    htim->Lock = HAL_UNLOCKED;
 8003bbe:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003bc2:	f7fe f81d 	bl	8001c00 <HAL_TIM_Base_MspInit>
 8003bc6:	e79b      	b.n	8003b00 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bc8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bca:	69a1      	ldr	r1, [r4, #24]
 8003bcc:	e7e9      	b.n	8003ba2 <HAL_TIM_Base_Init+0xb6>
    return HAL_ERROR;
 8003bce:	2001      	movs	r0, #1
}
 8003bd0:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003bd2:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003bd8:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bda:	e7ac      	b.n	8003b36 <HAL_TIM_Base_Init+0x4a>
 8003bdc:	40012c00 	.word	0x40012c00
 8003be0:	40014000 	.word	0x40014000

08003be4 <HAL_TIM_PWM_MspInit>:
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop

08003be8 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003be8:	2800      	cmp	r0, #0
 8003bea:	d06e      	beq.n	8003cca <HAL_TIM_PWM_Init+0xe2>
{
 8003bec:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003bee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d05e      	beq.n	8003cba <HAL_TIM_PWM_Init+0xd2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bfc:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003bfe:	4936      	ldr	r1, [pc, #216]	; (8003cd8 <HAL_TIM_PWM_Init+0xf0>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003c00:	2302      	movs	r3, #2
 8003c02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c06:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8003c08:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c0a:	d042      	beq.n	8003c92 <HAL_TIM_PWM_Init+0xaa>
 8003c0c:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003c10:	d028      	beq.n	8003c64 <HAL_TIM_PWM_Init+0x7c>
 8003c12:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003c16:	428a      	cmp	r2, r1
 8003c18:	d024      	beq.n	8003c64 <HAL_TIM_PWM_Init+0x7c>
 8003c1a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003c1e:	428a      	cmp	r2, r1
 8003c20:	d020      	beq.n	8003c64 <HAL_TIM_PWM_Init+0x7c>
 8003c22:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8003c26:	428a      	cmp	r2, r1
 8003c28:	d033      	beq.n	8003c92 <HAL_TIM_PWM_Init+0xaa>
 8003c2a:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8003c2e:	428a      	cmp	r2, r1
 8003c30:	d04d      	beq.n	8003cce <HAL_TIM_PWM_Init+0xe6>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c32:	492a      	ldr	r1, [pc, #168]	; (8003cdc <HAL_TIM_PWM_Init+0xf4>)
 8003c34:	428a      	cmp	r2, r1
 8003c36:	d045      	beq.n	8003cc4 <HAL_TIM_PWM_Init+0xdc>
 8003c38:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003c3c:	428a      	cmp	r2, r1
 8003c3e:	d041      	beq.n	8003cc4 <HAL_TIM_PWM_Init+0xdc>
 8003c40:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003c44:	428a      	cmp	r2, r1
 8003c46:	d03d      	beq.n	8003cc4 <HAL_TIM_PWM_Init+0xdc>
 8003c48:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c4c:	428a      	cmp	r2, r1
 8003c4e:	d039      	beq.n	8003cc4 <HAL_TIM_PWM_Init+0xdc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c50:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c52:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003c54:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c5a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003c5c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c5e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c60:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c62:	e010      	b.n	8003c86 <HAL_TIM_PWM_Init+0x9e>
    tmpcr1 |= Structure->CounterMode;
 8003c64:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c66:	6925      	ldr	r5, [r4, #16]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c68:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c6e:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c74:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c76:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c7c:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8003c7e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003c80:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c82:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003c84:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003c86:	2301      	movs	r3, #1
 8003c88:	6153      	str	r3, [r2, #20]
  htim->State = HAL_TIM_STATE_READY;
 8003c8a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003c8e:	2000      	movs	r0, #0
}
 8003c90:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8003c92:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c94:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c96:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003c9c:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ca2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ca4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ca8:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8003caa:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cac:	68e3      	ldr	r3, [r4, #12]
 8003cae:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003cb0:	6863      	ldr	r3, [r4, #4]
 8003cb2:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003cb4:	6963      	ldr	r3, [r4, #20]
 8003cb6:	6313      	str	r3, [r2, #48]	; 0x30
 8003cb8:	e7e5      	b.n	8003c86 <HAL_TIM_PWM_Init+0x9e>
    htim->Lock = HAL_UNLOCKED;
 8003cba:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003cbe:	f7ff ff91 	bl	8003be4 <HAL_TIM_PWM_MspInit>
 8003cc2:	e79b      	b.n	8003bfc <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cc4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cc6:	69a1      	ldr	r1, [r4, #24]
 8003cc8:	e7e9      	b.n	8003c9e <HAL_TIM_PWM_Init+0xb6>
    return HAL_ERROR;
 8003cca:	2001      	movs	r0, #1
}
 8003ccc:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003cce:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003cd4:	430b      	orrs	r3, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cd6:	e7ac      	b.n	8003c32 <HAL_TIM_PWM_Init+0x4a>
 8003cd8:	40012c00 	.word	0x40012c00
 8003cdc:	40014000 	.word	0x40014000

08003ce0 <HAL_TIM_PWM_Start>:
 8003ce0:	6803      	ldr	r3, [r0, #0]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	6a18      	ldr	r0, [r3, #32]
 8003ce6:	f001 011f 	and.w	r1, r1, #31
 8003cea:	fa02 f101 	lsl.w	r1, r2, r1
 8003cee:	ea20 0001 	bic.w	r0, r0, r1
 8003cf2:	b410      	push	{r4}
 8003cf4:	6218      	str	r0, [r3, #32]
 8003cf6:	6a1a      	ldr	r2, [r3, #32]
 8003cf8:	4c15      	ldr	r4, [pc, #84]	; (8003d50 <HAL_TIM_PWM_Start+0x70>)
 8003cfa:	4311      	orrs	r1, r2
 8003cfc:	42a3      	cmp	r3, r4
 8003cfe:	6219      	str	r1, [r3, #32]
 8003d00:	d012      	beq.n	8003d28 <HAL_TIM_PWM_Start+0x48>
 8003d02:	4a14      	ldr	r2, [pc, #80]	; (8003d54 <HAL_TIM_PWM_Start+0x74>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d00f      	beq.n	8003d28 <HAL_TIM_PWM_Start+0x48>
 8003d08:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d00b      	beq.n	8003d28 <HAL_TIM_PWM_Start+0x48>
 8003d10:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d007      	beq.n	8003d28 <HAL_TIM_PWM_Start+0x48>
 8003d18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <HAL_TIM_PWM_Start+0x48>
 8003d20:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d103      	bne.n	8003d30 <HAL_TIM_PWM_Start+0x50>
 8003d28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d2e:	645a      	str	r2, [r3, #68]	; 0x44
 8003d30:	6899      	ldr	r1, [r3, #8]
 8003d32:	4a09      	ldr	r2, [pc, #36]	; (8003d58 <HAL_TIM_PWM_Start+0x78>)
 8003d34:	400a      	ands	r2, r1
 8003d36:	2a06      	cmp	r2, #6
 8003d38:	d006      	beq.n	8003d48 <HAL_TIM_PWM_Start+0x68>
 8003d3a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003d3e:	d003      	beq.n	8003d48 <HAL_TIM_PWM_Start+0x68>
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
 8003d48:	2000      	movs	r0, #0
 8003d4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	40012c00 	.word	0x40012c00
 8003d54:	40013400 	.word	0x40013400
 8003d58:	00010007 	.word	0x00010007

08003d5c <HAL_TIM_PWM_Start_IT>:
 8003d5c:	b410      	push	{r4}
 8003d5e:	290c      	cmp	r1, #12
 8003d60:	d808      	bhi.n	8003d74 <HAL_TIM_PWM_Start_IT+0x18>
 8003d62:	e8df f001 	tbb	[pc, r1]
 8003d66:	0745      	.short	0x0745
 8003d68:	074b0707 	.word	0x074b0707
 8003d6c:	073f0707 	.word	0x073f0707
 8003d70:	0707      	.short	0x0707
 8003d72:	51          	.byte	0x51
 8003d73:	00          	.byte	0x00
 8003d74:	6803      	ldr	r3, [r0, #0]
 8003d76:	6a18      	ldr	r0, [r3, #32]
 8003d78:	4c26      	ldr	r4, [pc, #152]	; (8003e14 <HAL_TIM_PWM_Start_IT+0xb8>)
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f001 011f 	and.w	r1, r1, #31
 8003d80:	fa02 f101 	lsl.w	r1, r2, r1
 8003d84:	ea20 0001 	bic.w	r0, r0, r1
 8003d88:	6218      	str	r0, [r3, #32]
 8003d8a:	6a1a      	ldr	r2, [r3, #32]
 8003d8c:	42a3      	cmp	r3, r4
 8003d8e:	ea41 0102 	orr.w	r1, r1, r2
 8003d92:	6219      	str	r1, [r3, #32]
 8003d94:	d012      	beq.n	8003dbc <HAL_TIM_PWM_Start_IT+0x60>
 8003d96:	4a20      	ldr	r2, [pc, #128]	; (8003e18 <HAL_TIM_PWM_Start_IT+0xbc>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d00f      	beq.n	8003dbc <HAL_TIM_PWM_Start_IT+0x60>
 8003d9c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d00b      	beq.n	8003dbc <HAL_TIM_PWM_Start_IT+0x60>
 8003da4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d007      	beq.n	8003dbc <HAL_TIM_PWM_Start_IT+0x60>
 8003dac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d003      	beq.n	8003dbc <HAL_TIM_PWM_Start_IT+0x60>
 8003db4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d103      	bne.n	8003dc4 <HAL_TIM_PWM_Start_IT+0x68>
 8003dbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dc2:	645a      	str	r2, [r3, #68]	; 0x44
 8003dc4:	6899      	ldr	r1, [r3, #8]
 8003dc6:	4a15      	ldr	r2, [pc, #84]	; (8003e1c <HAL_TIM_PWM_Start_IT+0xc0>)
 8003dc8:	400a      	ands	r2, r1
 8003dca:	2a06      	cmp	r2, #6
 8003dcc:	d006      	beq.n	8003ddc <HAL_TIM_PWM_Start_IT+0x80>
 8003dce:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003dd2:	d003      	beq.n	8003ddc <HAL_TIM_PWM_Start_IT+0x80>
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	f042 0201 	orr.w	r2, r2, #1
 8003dda:	601a      	str	r2, [r3, #0]
 8003ddc:	2000      	movs	r0, #0
 8003dde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	6803      	ldr	r3, [r0, #0]
 8003de6:	68da      	ldr	r2, [r3, #12]
 8003de8:	f042 0208 	orr.w	r2, r2, #8
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	e7c2      	b.n	8003d76 <HAL_TIM_PWM_Start_IT+0x1a>
 8003df0:	6803      	ldr	r3, [r0, #0]
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	f042 0202 	orr.w	r2, r2, #2
 8003df8:	60da      	str	r2, [r3, #12]
 8003dfa:	e7bc      	b.n	8003d76 <HAL_TIM_PWM_Start_IT+0x1a>
 8003dfc:	6803      	ldr	r3, [r0, #0]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	f042 0204 	orr.w	r2, r2, #4
 8003e04:	60da      	str	r2, [r3, #12]
 8003e06:	e7b6      	b.n	8003d76 <HAL_TIM_PWM_Start_IT+0x1a>
 8003e08:	6803      	ldr	r3, [r0, #0]
 8003e0a:	68da      	ldr	r2, [r3, #12]
 8003e0c:	f042 0210 	orr.w	r2, r2, #16
 8003e10:	60da      	str	r2, [r3, #12]
 8003e12:	e7b0      	b.n	8003d76 <HAL_TIM_PWM_Start_IT+0x1a>
 8003e14:	40012c00 	.word	0x40012c00
 8003e18:	40013400 	.word	0x40013400
 8003e1c:	00010007 	.word	0x00010007

08003e20 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8003e20:	2800      	cmp	r0, #0
 8003e22:	f000 80a8 	beq.w	8003f76 <HAL_TIM_Encoder_Init+0x156>
{
 8003e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003e2a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003e2e:	460d      	mov	r5, r1
 8003e30:	4604      	mov	r4, r0
 8003e32:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 8092 	beq.w	8003f60 <HAL_TIM_Encoder_Init+0x140>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e3c:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e3e:	4951      	ldr	r1, [pc, #324]	; (8003f84 <HAL_TIM_Encoder_Init+0x164>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003e40:	2202      	movs	r2, #2
 8003e42:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	f422 32a0 	bic.w	r2, r2, #81920	; 0x14000
 8003e4c:	f022 0207 	bic.w	r2, r2, #7
 8003e50:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e52:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8003e54:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e56:	d06f      	beq.n	8003f38 <HAL_TIM_Encoder_Init+0x118>
 8003e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e5c:	d028      	beq.n	8003eb0 <HAL_TIM_Encoder_Init+0x90>
 8003e5e:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8003e62:	428b      	cmp	r3, r1
 8003e64:	d024      	beq.n	8003eb0 <HAL_TIM_Encoder_Init+0x90>
 8003e66:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003e6a:	428b      	cmp	r3, r1
 8003e6c:	d020      	beq.n	8003eb0 <HAL_TIM_Encoder_Init+0x90>
 8003e6e:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8003e72:	428b      	cmp	r3, r1
 8003e74:	d060      	beq.n	8003f38 <HAL_TIM_Encoder_Init+0x118>
 8003e76:	f501 51e0 	add.w	r1, r1, #7168	; 0x1c00
 8003e7a:	428b      	cmp	r3, r1
 8003e7c:	d07d      	beq.n	8003f7a <HAL_TIM_Encoder_Init+0x15a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e7e:	4942      	ldr	r1, [pc, #264]	; (8003f88 <HAL_TIM_Encoder_Init+0x168>)
 8003e80:	428b      	cmp	r3, r1
 8003e82:	d072      	beq.n	8003f6a <HAL_TIM_Encoder_Init+0x14a>
 8003e84:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003e88:	428b      	cmp	r3, r1
 8003e8a:	d06e      	beq.n	8003f6a <HAL_TIM_Encoder_Init+0x14a>
 8003e8c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003e90:	428b      	cmp	r3, r1
 8003e92:	d06a      	beq.n	8003f6a <HAL_TIM_Encoder_Init+0x14a>
 8003e94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e98:	428b      	cmp	r3, r1
 8003e9a:	d066      	beq.n	8003f6a <HAL_TIM_Encoder_Init+0x14a>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e9c:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e9e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ea0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ea4:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8003ea6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003ea8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eaa:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003eac:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003eae:	e010      	b.n	8003ed2 <HAL_TIM_Encoder_Init+0xb2>
    tmpcr1 |= Structure->CounterMode;
 8003eb0:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eb2:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003eb8:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003eba:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ebe:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ec0:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ec2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ec6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ec8:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8003eca:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8003ecc:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ece:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ed0:	6299      	str	r1, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003ed2:	f04f 0c01 	mov.w	ip, #1
 8003ed6:	f8c3 c014 	str.w	ip, [r3, #20]
  tmpsmcr = htim->Instance->SMCR;
 8003eda:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8003edc:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ede:	69af      	ldr	r7, [r5, #24]
 8003ee0:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003ee2:	692a      	ldr	r2, [r5, #16]
  tmpsmcr |= sConfig->EncoderMode;
 8003ee4:	f8d5 e000 	ldr.w	lr, [r5]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ee8:	f426 7840 	bic.w	r8, r6, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003eec:	69ee      	ldr	r6, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003eee:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003ef2:	0112      	lsls	r2, r2, #4
 8003ef4:	68ef      	ldr	r7, [r5, #12]
 8003ef6:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 8003efa:	433a      	orrs	r2, r7
 8003efc:	6a2f      	ldr	r7, [r5, #32]
  tmpccer = htim->Instance->CCER;
 8003efe:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003f00:	f028 0803 	bic.w	r8, r8, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003f04:	ea41 0108 	orr.w	r1, r1, r8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003f08:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f0c:	696f      	ldr	r7, [r5, #20]
 8003f0e:	686d      	ldr	r5, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003f10:	f421 417c 	bic.w	r1, r1, #64512	; 0xfc00
 8003f14:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003f18:	f026 06aa 	bic.w	r6, r6, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f1c:	ea45 1507 	orr.w	r5, r5, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8003f20:	ea40 000e 	orr.w	r0, r0, lr
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003f24:	430a      	orrs	r2, r1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003f26:	4335      	orrs	r5, r6
  htim->Instance->SMCR = tmpsmcr;
 8003f28:	6098      	str	r0, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8003f2a:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 8003f2c:	621d      	str	r5, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 8003f2e:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
  return HAL_OK;
 8003f32:	2000      	movs	r0, #0
}
 8003f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpcr1 |= Structure->CounterMode;
 8003f38:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f3a:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f3c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f40:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f42:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f46:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f48:	69a1      	ldr	r1, [r4, #24]
 8003f4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f4e:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003f50:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f52:	68e2      	ldr	r2, [r4, #12]
 8003f54:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f56:	6862      	ldr	r2, [r4, #4]
 8003f58:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003f5a:	6962      	ldr	r2, [r4, #20]
 8003f5c:	631a      	str	r2, [r3, #48]	; 0x30
 8003f5e:	e7b8      	b.n	8003ed2 <HAL_TIM_Encoder_Init+0xb2>
    htim->Lock = HAL_UNLOCKED;
 8003f60:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8003f64:	f7fd fe8a 	bl	8001c7c <HAL_TIM_Encoder_MspInit>
 8003f68:	e768      	b.n	8003e3c <HAL_TIM_Encoder_Init+0x1c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f6a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f6c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f6e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f72:	4302      	orrs	r2, r0
 8003f74:	e7e9      	b.n	8003f4a <HAL_TIM_Encoder_Init+0x12a>
    return HAL_ERROR;
 8003f76:	2001      	movs	r0, #1
}
 8003f78:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003f7a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f7c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003f80:	430a      	orrs	r2, r1
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f82:	e77c      	b.n	8003e7e <HAL_TIM_Encoder_Init+0x5e>
 8003f84:	40012c00 	.word	0x40012c00
 8003f88:	40014000 	.word	0x40014000

08003f8c <HAL_TIM_Encoder_Start>:
  switch (Channel)
 8003f8c:	b1c1      	cbz	r1, 8003fc0 <HAL_TIM_Encoder_Start+0x34>
 8003f8e:	2904      	cmp	r1, #4
 8003f90:	d020      	beq.n	8003fd4 <HAL_TIM_Encoder_Start+0x48>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f92:	6803      	ldr	r3, [r0, #0]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f94:	6a1a      	ldr	r2, [r3, #32]
 8003f96:	f022 0201 	bic.w	r2, r2, #1
 8003f9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f9c:	6a1a      	ldr	r2, [r3, #32]
 8003f9e:	f042 0201 	orr.w	r2, r2, #1
 8003fa2:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8003fa4:	6a1a      	ldr	r2, [r3, #32]
 8003fa6:	f022 0210 	bic.w	r2, r2, #16
 8003faa:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fac:	6a1a      	ldr	r2, [r3, #32]
 8003fae:	f042 0210 	orr.w	r2, r2, #16
 8003fb2:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	f042 0201 	orr.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]
}
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	4770      	bx	lr
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fc0:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8003fc2:	6a1a      	ldr	r2, [r3, #32]
 8003fc4:	f022 0201 	bic.w	r2, r2, #1
 8003fc8:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fca:	6a1a      	ldr	r2, [r3, #32]
 8003fcc:	f042 0201 	orr.w	r2, r2, #1
 8003fd0:	621a      	str	r2, [r3, #32]
}
 8003fd2:	e7ef      	b.n	8003fb4 <HAL_TIM_Encoder_Start+0x28>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fd4:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 8003fd6:	e7e5      	b.n	8003fa4 <HAL_TIM_Encoder_Start+0x18>

08003fd8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003fd8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d073      	beq.n	80040c8 <HAL_TIM_ConfigClockSource+0xf0>
{
 8003fe0:	b4f0      	push	{r4, r5, r6, r7}
  tmpsmcr = htim->Instance->SMCR;
 8003fe2:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(htim);
 8003fe4:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003fe6:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8003fe8:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003fec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003ff0:	6895      	ldr	r5, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003ff2:	680b      	ldr	r3, [r1, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ff4:	4c4a      	ldr	r4, [pc, #296]	; (8004120 <HAL_TIM_ConfigClockSource+0x148>)
  switch (sClockSourceConfig->ClockSource)
 8003ff6:	2b60      	cmp	r3, #96	; 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ff8:	ea04 0405 	and.w	r4, r4, r5
  htim->Instance->SMCR = tmpsmcr;
 8003ffc:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003ffe:	d065      	beq.n	80040cc <HAL_TIM_ConfigClockSource+0xf4>
 8004000:	d831      	bhi.n	8004066 <HAL_TIM_ConfigClockSource+0x8e>
 8004002:	2b40      	cmp	r3, #64	; 0x40
 8004004:	d048      	beq.n	8004098 <HAL_TIM_ConfigClockSource+0xc0>
 8004006:	d921      	bls.n	800404c <HAL_TIM_ConfigClockSource+0x74>
 8004008:	2b50      	cmp	r3, #80	; 0x50
 800400a:	d116      	bne.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  tmpccer = TIMx->CCER;
 800400c:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800400e:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004010:	684c      	ldr	r4, [r1, #4]
 8004012:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004014:	f026 0601 	bic.w	r6, r6, #1
 8004018:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800401a:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800401c:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004020:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004024:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 8004028:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800402a:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 800402c:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800402e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004034:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8004038:	6093      	str	r3, [r2, #8]
  __HAL_UNLOCK(htim);
 800403a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800403c:	2201      	movs	r2, #1
 800403e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004042:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8004046:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8004048:	4618      	mov	r0, r3
}
 800404a:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800404c:	2b20      	cmp	r3, #32
 800404e:	d002      	beq.n	8004056 <HAL_TIM_ConfigClockSource+0x7e>
 8004050:	d91e      	bls.n	8004090 <HAL_TIM_ConfigClockSource+0xb8>
 8004052:	2b30      	cmp	r3, #48	; 0x30
 8004054:	d1f1      	bne.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  tmpsmcr = TIMx->SMCR;
 8004056:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004058:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800405c:	430b      	orrs	r3, r1
 800405e:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8004062:	6093      	str	r3, [r2, #8]
}
 8004064:	e7e9      	b.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8004066:	2b70      	cmp	r3, #112	; 0x70
 8004068:	d049      	beq.n	80040fe <HAL_TIM_ConfigClockSource+0x126>
 800406a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800406e:	d1e4      	bne.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004070:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004074:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004076:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004078:	432b      	orrs	r3, r5
 800407a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800407e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004082:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004084:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004086:	6893      	ldr	r3, [r2, #8]
 8004088:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800408c:	6093      	str	r3, [r2, #8]
      break;
 800408e:	e7d4      	b.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  switch (sClockSourceConfig->ClockSource)
 8004090:	f033 0110 	bics.w	r1, r3, #16
 8004094:	d1d1      	bne.n	800403a <HAL_TIM_ConfigClockSource+0x62>
 8004096:	e7de      	b.n	8004056 <HAL_TIM_ConfigClockSource+0x7e>
  tmpccer = TIMx->CCER;
 8004098:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800409a:	6a16      	ldr	r6, [r2, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800409c:	684c      	ldr	r4, [r1, #4]
 800409e:	68cf      	ldr	r7, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040a0:	f026 0601 	bic.w	r6, r6, #1
 80040a4:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040a6:	6993      	ldr	r3, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040a8:	f025 010a 	bic.w	r1, r5, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040b0:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
  tmpccer |= TIM_ICPolarity;
 80040b4:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80040b6:	6193      	str	r3, [r2, #24]
  TIMx->CCER = tmpccer;
 80040b8:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80040ba:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80040bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040c0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80040c4:	6093      	str	r3, [r2, #8]
}
 80040c6:	e7b8      	b.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  __HAL_LOCK(htim);
 80040c8:	2002      	movs	r0, #2
}
 80040ca:	4770      	bx	lr
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040cc:	6a14      	ldr	r4, [r2, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040ce:	684d      	ldr	r5, [r1, #4]
 80040d0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040d2:	f024 0410 	bic.w	r4, r4, #16
 80040d6:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040d8:	6991      	ldr	r1, [r2, #24]
  tmpccer = TIMx->CCER;
 80040da:	6a13      	ldr	r3, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80040dc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80040e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80040e4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80040e8:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80040ec:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80040ee:	6213      	str	r3, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80040f0:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80040f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040f6:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80040fa:	6093      	str	r3, [r2, #8]
}
 80040fc:	e79d      	b.n	800403a <HAL_TIM_ConfigClockSource+0x62>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040fe:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
 8004102:	68cc      	ldr	r4, [r1, #12]
  tmpsmcr = TIMx->SMCR;
 8004104:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004106:	432b      	orrs	r3, r5
 8004108:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800410c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004110:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004112:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004114:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004116:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800411a:	6093      	str	r3, [r2, #8]
      break;
 800411c:	e78d      	b.n	800403a <HAL_TIM_ConfigClockSource+0x62>
 800411e:	bf00      	nop
 8004120:	fffe0088 	.word	0xfffe0088

08004124 <HAL_TIM_PeriodElapsedCallback>:
 8004124:	4770      	bx	lr
 8004126:	bf00      	nop

08004128 <HAL_TIM_OC_DelayElapsedCallback>:
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop

0800412c <HAL_TIM_IC_CaptureCallback>:
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop

08004130 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop

08004134 <HAL_TIM_TriggerCallback>:
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop

08004138 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004138:	6803      	ldr	r3, [r0, #0]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	0791      	lsls	r1, r2, #30
{
 800413e:	b510      	push	{r4, lr}
 8004140:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004142:	d502      	bpl.n	800414a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	0792      	lsls	r2, r2, #30
 8004148:	d468      	bmi.n	800421c <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800414a:	691a      	ldr	r2, [r3, #16]
 800414c:	0752      	lsls	r2, r2, #29
 800414e:	d502      	bpl.n	8004156 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	0750      	lsls	r0, r2, #29
 8004154:	d44f      	bmi.n	80041f6 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004156:	691a      	ldr	r2, [r3, #16]
 8004158:	0711      	lsls	r1, r2, #28
 800415a:	d502      	bpl.n	8004162 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800415c:	68da      	ldr	r2, [r3, #12]
 800415e:	0712      	lsls	r2, r2, #28
 8004160:	d437      	bmi.n	80041d2 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004162:	691a      	ldr	r2, [r3, #16]
 8004164:	06d0      	lsls	r0, r2, #27
 8004166:	d502      	bpl.n	800416e <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004168:	68da      	ldr	r2, [r3, #12]
 800416a:	06d1      	lsls	r1, r2, #27
 800416c:	d41e      	bmi.n	80041ac <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	07d2      	lsls	r2, r2, #31
 8004172:	d502      	bpl.n	800417a <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	07d0      	lsls	r0, r2, #31
 8004178:	d469      	bmi.n	800424e <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800417a:	691a      	ldr	r2, [r3, #16]
 800417c:	0611      	lsls	r1, r2, #24
 800417e:	d502      	bpl.n	8004186 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	0612      	lsls	r2, r2, #24
 8004184:	d46b      	bmi.n	800425e <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004186:	691a      	ldr	r2, [r3, #16]
 8004188:	05d0      	lsls	r0, r2, #23
 800418a:	d502      	bpl.n	8004192 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	0611      	lsls	r1, r2, #24
 8004190:	d46d      	bmi.n	800426e <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004192:	691a      	ldr	r2, [r3, #16]
 8004194:	0652      	lsls	r2, r2, #25
 8004196:	d502      	bpl.n	800419e <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	0650      	lsls	r0, r2, #25
 800419c:	d46f      	bmi.n	800427e <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800419e:	691a      	ldr	r2, [r3, #16]
 80041a0:	0691      	lsls	r1, r2, #26
 80041a2:	d502      	bpl.n	80041aa <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80041a4:	68da      	ldr	r2, [r3, #12]
 80041a6:	0692      	lsls	r2, r2, #26
 80041a8:	d449      	bmi.n	800423e <HAL_TIM_IRQHandler+0x106>
}
 80041aa:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041ac:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041b0:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041b2:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041b4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041b6:	69db      	ldr	r3, [r3, #28]
 80041b8:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80041bc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041be:	d16f      	bne.n	80042a0 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c0:	f7ff ffb2 	bl	8004128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c4:	4620      	mov	r0, r4
 80041c6:	f7ff ffb3 	bl	8004130 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ca:	2200      	movs	r2, #0
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	7722      	strb	r2, [r4, #28]
 80041d0:	e7cd      	b.n	800416e <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041d2:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041d6:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041d8:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041da:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 80041e0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041e2:	d15a      	bne.n	800429a <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041e4:	f7ff ffa0 	bl	8004128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e8:	4620      	mov	r0, r4
 80041ea:	f7ff ffa1 	bl	8004130 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ee:	2200      	movs	r2, #0
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	7722      	strb	r2, [r4, #28]
 80041f4:	e7b5      	b.n	8004162 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041f6:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041fa:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041fc:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041fe:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004206:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004208:	d144      	bne.n	8004294 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800420a:	f7ff ff8d 	bl	8004128 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800420e:	4620      	mov	r0, r4
 8004210:	f7ff ff8e 	bl	8004130 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004214:	2200      	movs	r2, #0
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	7722      	strb	r2, [r4, #28]
 800421a:	e79c      	b.n	8004156 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800421c:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004220:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004222:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004224:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	0799      	lsls	r1, r3, #30
 800422a:	d130      	bne.n	800428e <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800422c:	f7ff ff7c 	bl	8004128 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004230:	4620      	mov	r0, r4
 8004232:	f7ff ff7d 	bl	8004130 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004236:	2200      	movs	r2, #0
 8004238:	6823      	ldr	r3, [r4, #0]
 800423a:	7722      	strb	r2, [r4, #28]
 800423c:	e785      	b.n	800414a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800423e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8004242:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004244:	611a      	str	r2, [r3, #16]
}
 8004246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800424a:	f000 ba77 	b.w	800473c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800424e:	f06f 0201 	mvn.w	r2, #1
 8004252:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004254:	4620      	mov	r0, r4
 8004256:	f7ff ff65 	bl	8004124 <HAL_TIM_PeriodElapsedCallback>
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	e78d      	b.n	800417a <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800425e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004262:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004264:	4620      	mov	r0, r4
 8004266:	f000 fa6b 	bl	8004740 <HAL_TIMEx_BreakCallback>
 800426a:	6823      	ldr	r3, [r4, #0]
 800426c:	e78b      	b.n	8004186 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800426e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004272:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8004274:	4620      	mov	r0, r4
 8004276:	f000 fa65 	bl	8004744 <HAL_TIMEx_Break2Callback>
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	e789      	b.n	8004192 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800427e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004282:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004284:	4620      	mov	r0, r4
 8004286:	f7ff ff55 	bl	8004134 <HAL_TIM_TriggerCallback>
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	e787      	b.n	800419e <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800428e:	f7ff ff4d 	bl	800412c <HAL_TIM_IC_CaptureCallback>
 8004292:	e7d0      	b.n	8004236 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 8004294:	f7ff ff4a 	bl	800412c <HAL_TIM_IC_CaptureCallback>
 8004298:	e7bc      	b.n	8004214 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800429a:	f7ff ff47 	bl	800412c <HAL_TIM_IC_CaptureCallback>
 800429e:	e7a6      	b.n	80041ee <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80042a0:	f7ff ff44 	bl	800412c <HAL_TIM_IC_CaptureCallback>
 80042a4:	e791      	b.n	80041ca <HAL_TIM_IRQHandler+0x92>
 80042a6:	bf00      	nop

080042a8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042a8:	6a03      	ldr	r3, [r0, #32]
 80042aa:	f023 0310 	bic.w	r3, r3, #16
 80042ae:	6203      	str	r3, [r0, #32]
{
 80042b0:	b4f0      	push	{r4, r5, r6, r7}
  tmpccer = TIMx->CCER;
 80042b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80042b4:	6846      	ldr	r6, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80042b6:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042b8:	4f21      	ldr	r7, [pc, #132]	; (8004340 <TIM_OC2_SetConfig+0x98>)
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042ba:	688d      	ldr	r5, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042bc:	680c      	ldr	r4, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042be:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 80042c2:	f023 0320 	bic.w	r3, r3, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80042c6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042ca:	42b8      	cmp	r0, r7
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042d0:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042d4:	d016      	beq.n	8004304 <TIM_OC2_SetConfig+0x5c>
 80042d6:	4c1b      	ldr	r4, [pc, #108]	; (8004344 <TIM_OC2_SetConfig+0x9c>)
 80042d8:	42a0      	cmp	r0, r4
 80042da:	d013      	beq.n	8004304 <TIM_OC2_SetConfig+0x5c>
 80042dc:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80042e0:	42a0      	cmp	r0, r4
 80042e2:	d024      	beq.n	800432e <TIM_OC2_SetConfig+0x86>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e4:	4c18      	ldr	r4, [pc, #96]	; (8004348 <TIM_OC2_SetConfig+0xa0>)
 80042e6:	42a0      	cmp	r0, r4
 80042e8:	d013      	beq.n	8004312 <TIM_OC2_SetConfig+0x6a>
 80042ea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80042ee:	42a0      	cmp	r0, r4
 80042f0:	d00f      	beq.n	8004312 <TIM_OC2_SetConfig+0x6a>
 80042f2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80042f6:	42a0      	cmp	r0, r4
 80042f8:	d00b      	beq.n	8004312 <TIM_OC2_SetConfig+0x6a>
 80042fa:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80042fe:	42a0      	cmp	r0, r4
 8004300:	d10e      	bne.n	8004320 <TIM_OC2_SetConfig+0x78>
 8004302:	e006      	b.n	8004312 <TIM_OC2_SetConfig+0x6a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004304:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004306:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800430a:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800430e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004312:	e9d1 4505 	ldrd	r4, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004316:	f426 6640 	bic.w	r6, r6, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800431a:	432c      	orrs	r4, r5
 800431c:	ea46 0684 	orr.w	r6, r6, r4, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8004320:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004322:	6046      	str	r6, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004324:	6182      	str	r2, [r0, #24]
}
 8004326:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 8004328:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800432a:	6203      	str	r3, [r0, #32]
}
 800432c:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800432e:	68cc      	ldr	r4, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8004330:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004334:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004338:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800433c:	e7d2      	b.n	80042e4 <TIM_OC2_SetConfig+0x3c>
 800433e:	bf00      	nop
 8004340:	40012c00 	.word	0x40012c00
 8004344:	40013400 	.word	0x40013400
 8004348:	40014000 	.word	0x40014000

0800434c <HAL_TIM_PWM_ConfigChannel>:
{
 800434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800434e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004352:	2b01      	cmp	r3, #1
 8004354:	f000 813c 	beq.w	80045d0 <HAL_TIM_PWM_ConfigChannel+0x284>
 8004358:	460d      	mov	r5, r1
  htim->State = HAL_TIM_STATE_BUSY;
 800435a:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800435c:	2101      	movs	r1, #1
 800435e:	4604      	mov	r4, r0
 8004360:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004364:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8004368:	2a14      	cmp	r2, #20
 800436a:	d84e      	bhi.n	800440a <HAL_TIM_PWM_ConfigChannel+0xbe>
 800436c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004370:	004d009e 	.word	0x004d009e
 8004374:	004d004d 	.word	0x004d004d
 8004378:	004d00b6 	.word	0x004d00b6
 800437c:	004d004d 	.word	0x004d004d
 8004380:	004d00cf 	.word	0x004d00cf
 8004384:	004d004d 	.word	0x004d004d
 8004388:	004d0015 	.word	0x004d0015
 800438c:	004d004d 	.word	0x004d004d
 8004390:	004d00e7 	.word	0x004d00e7
 8004394:	004d004d 	.word	0x004d004d
 8004398:	0054      	.short	0x0054
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800439a:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800439c:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043a0:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043a2:	682f      	ldr	r7, [r5, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043a4:	4e93      	ldr	r6, [pc, #588]	; (80045f4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043a6:	f420 5080 	bic.w	r0, r0, #4096	; 0x1000
 80043aa:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 80043ac:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80043ae:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80043b0:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b2:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 80043b6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043ba:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043be:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043c0:	ea41 310c 	orr.w	r1, r1, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c4:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043c8:	d008      	beq.n	80043dc <HAL_TIM_PWM_ConfigChannel+0x90>
 80043ca:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80043ce:	42b3      	cmp	r3, r6
 80043d0:	d004      	beq.n	80043dc <HAL_TIM_PWM_ConfigChannel+0x90>
 80043d2:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 80043d6:	42b3      	cmp	r3, r6
 80043d8:	f040 80fc 	bne.w	80045d4 <HAL_TIM_PWM_ConfigChannel+0x288>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043dc:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043de:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043e2:	ea40 1086 	orr.w	r0, r0, r6, lsl #6
  TIMx->CCR4 = OC_Config->Pulse;
 80043e6:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80043e8:	6058      	str	r0, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80043ea:	61da      	str	r2, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80043ec:	641e      	str	r6, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 80043ee:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043f0:	69d9      	ldr	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043f2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043f4:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80043f8:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043fa:	69d9      	ldr	r1, [r3, #28]
 80043fc:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004400:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004402:	69da      	ldr	r2, [r3, #28]
 8004404:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8004408:	61da      	str	r2, [r3, #28]
  htim->State = HAL_TIM_STATE_READY;
 800440a:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800440c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800440e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004412:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004418:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800441a:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800441e:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004420:	682f      	ldr	r7, [r5, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004422:	4e74      	ldr	r6, [pc, #464]	; (80045f4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004424:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8004428:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800442a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800442c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800442e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004430:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004434:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004438:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800443c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800443e:	ea41 510c 	orr.w	r1, r1, ip, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004442:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004446:	d013      	beq.n	8004470 <HAL_TIM_PWM_ConfigChannel+0x124>
 8004448:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800444c:	42b3      	cmp	r3, r6
 800444e:	d00f      	beq.n	8004470 <HAL_TIM_PWM_ConfigChannel+0x124>
 8004450:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8004454:	42b3      	cmp	r3, r6
 8004456:	d00b      	beq.n	8004470 <HAL_TIM_PWM_ConfigChannel+0x124>
 8004458:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800445c:	42b3      	cmp	r3, r6
 800445e:	d007      	beq.n	8004470 <HAL_TIM_PWM_ConfigChannel+0x124>
 8004460:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004464:	42b3      	cmp	r3, r6
 8004466:	d003      	beq.n	8004470 <HAL_TIM_PWM_ConfigChannel+0x124>
 8004468:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800446c:	42b3      	cmp	r3, r6
 800446e:	d104      	bne.n	800447a <HAL_TIM_PWM_ConfigChannel+0x12e>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004470:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004472:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004476:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CCR6 = OC_Config->Pulse;
 800447a:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800447c:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800447e:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8004480:	65de      	str	r6, [r3, #92]	; 0x5c
  TIMx->CCER = tmpccer;
 8004482:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004484:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004486:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004488:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800448c:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800448e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004490:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004494:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004496:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004498:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800449c:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 800449e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80044a0:	2301      	movs	r3, #1
 80044a2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80044a6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80044aa:	e7b4      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0xca>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044ac:	6800      	ldr	r0, [r0, #0]
 80044ae:	4629      	mov	r1, r5
 80044b0:	f7ff fa88 	bl	80039c4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044b4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044b6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044b8:	6999      	ldr	r1, [r3, #24]
 80044ba:	f041 0108 	orr.w	r1, r1, #8
 80044be:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044c0:	6999      	ldr	r1, [r3, #24]
 80044c2:	f021 0104 	bic.w	r1, r1, #4
 80044c6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044c8:	699a      	ldr	r2, [r3, #24]
 80044ca:	4302      	orrs	r2, r0
 80044cc:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80044ce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80044d0:	2301      	movs	r3, #1
 80044d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80044d6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80044da:	e79c      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0xca>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80044dc:	6800      	ldr	r0, [r0, #0]
 80044de:	4629      	mov	r1, r5
 80044e0:	f7ff fee2 	bl	80042a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044e4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044e6:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80044e8:	6999      	ldr	r1, [r3, #24]
 80044ea:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80044ee:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80044f0:	6999      	ldr	r1, [r3, #24]
 80044f2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80044f6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80044f8:	699a      	ldr	r2, [r3, #24]
 80044fa:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80044fe:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8004500:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004502:	2301      	movs	r3, #1
 8004504:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004508:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800450c:	e783      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0xca>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800450e:	6800      	ldr	r0, [r0, #0]
 8004510:	4629      	mov	r1, r5
 8004512:	f7ff fa99 	bl	8003a48 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004516:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004518:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800451a:	69d9      	ldr	r1, [r3, #28]
 800451c:	f041 0108 	orr.w	r1, r1, #8
 8004520:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004522:	69d9      	ldr	r1, [r3, #28]
 8004524:	f021 0104 	bic.w	r1, r1, #4
 8004528:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800452a:	69da      	ldr	r2, [r3, #28]
 800452c:	4302      	orrs	r2, r0
 800452e:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(htim);
 8004530:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004532:	2301      	movs	r3, #1
 8004534:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004538:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800453c:	e76b      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0xca>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800453e:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004540:	f8d5 c008 	ldr.w	ip, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004544:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8004546:	682f      	ldr	r7, [r5, #0]
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004548:	4e2a      	ldr	r6, [pc, #168]	; (80045f4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800454a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800454e:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8004550:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004552:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8004554:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004556:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800455a:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800455e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004562:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004564:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8004568:	ea42 0207 	orr.w	r2, r2, r7
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800456c:	d013      	beq.n	8004596 <HAL_TIM_PWM_ConfigChannel+0x24a>
 800456e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004572:	42b3      	cmp	r3, r6
 8004574:	d00f      	beq.n	8004596 <HAL_TIM_PWM_ConfigChannel+0x24a>
 8004576:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 800457a:	42b3      	cmp	r3, r6
 800457c:	d00b      	beq.n	8004596 <HAL_TIM_PWM_ConfigChannel+0x24a>
 800457e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8004582:	42b3      	cmp	r3, r6
 8004584:	d007      	beq.n	8004596 <HAL_TIM_PWM_ConfigChannel+0x24a>
 8004586:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800458a:	42b3      	cmp	r3, r6
 800458c:	d003      	beq.n	8004596 <HAL_TIM_PWM_ConfigChannel+0x24a>
 800458e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8004592:	42b3      	cmp	r3, r6
 8004594:	d104      	bne.n	80045a0 <HAL_TIM_PWM_ConfigChannel+0x254>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004596:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004598:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800459c:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CCR5 = OC_Config->Pulse;
 80045a0:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 80045a2:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80045a4:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80045a6:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;
 80045a8:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045aa:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045ac:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80045ae:	f041 0108 	orr.w	r1, r1, #8
 80045b2:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80045b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80045b6:	f021 0104 	bic.w	r1, r1, #4
 80045ba:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80045bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80045be:	4302      	orrs	r2, r0
 80045c0:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(htim);
 80045c2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80045c4:	2301      	movs	r3, #1
 80045c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80045ca:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80045ce:	e722      	b.n	8004416 <HAL_TIM_PWM_ConfigChannel+0xca>
  __HAL_LOCK(htim);
 80045d0:	2002      	movs	r0, #2
}
 80045d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80045d8:	42b3      	cmp	r3, r6
 80045da:	f43f aeff 	beq.w	80043dc <HAL_TIM_PWM_ConfigChannel+0x90>
 80045de:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80045e2:	42b3      	cmp	r3, r6
 80045e4:	f43f aefa 	beq.w	80043dc <HAL_TIM_PWM_ConfigChannel+0x90>
 80045e8:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 80045ec:	42b3      	cmp	r3, r6
 80045ee:	f47f aefa 	bne.w	80043e6 <HAL_TIM_PWM_ConfigChannel+0x9a>
 80045f2:	e6f3      	b.n	80043dc <HAL_TIM_PWM_ConfigChannel+0x90>
 80045f4:	40012c00 	.word	0x40012c00

080045f8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d04e      	beq.n	800469e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
{
 8004600:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004602:	6803      	ldr	r3, [r0, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004604:	4c27      	ldr	r4, [pc, #156]	; (80046a4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8004606:	2202      	movs	r2, #2
 8004608:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800460c:	42a3      	cmp	r3, r4
  tmpcr2 = htim->Instance->CR2;
 800460e:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004610:	689d      	ldr	r5, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004612:	d03a      	beq.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8004614:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004618:	42a3      	cmp	r3, r4
 800461a:	d02c      	beq.n	8004676 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800461c:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8004620:	42a3      	cmp	r3, r4
 8004622:	d028      	beq.n	8004676 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004624:	680c      	ldr	r4, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004626:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800462a:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800462c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800462e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004632:	d012      	beq.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8004634:	4a1c      	ldr	r2, [pc, #112]	; (80046a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d00f      	beq.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800463a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800463e:	4293      	cmp	r3, r2
 8004640:	d00b      	beq.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8004642:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8004646:	4293      	cmp	r3, r2
 8004648:	d007      	beq.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800464a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800464e:	4293      	cmp	r3, r2
 8004650:	d003      	beq.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8004652:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004656:	4293      	cmp	r3, r2
 8004658:	d104      	bne.n	8004664 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800465a:	688a      	ldr	r2, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800465c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004660:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004662:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8004664:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8004666:	2201      	movs	r2, #1
 8004668:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800466c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8004670:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8004672:	4618      	mov	r0, r3
}
 8004674:	4770      	bx	lr
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004676:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800467a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800467e:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8004680:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004684:	4322      	orrs	r2, r4
  htim->Instance->CR2 = tmpcr2;
 8004686:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004688:	e7d1      	b.n	800462e <HAL_TIMEx_MasterConfigSynchronization+0x36>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800468a:	e9d1 4600 	ldrd	r4, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800468e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004692:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8004694:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004698:	4322      	orrs	r2, r4
  htim->Instance->CR2 = tmpcr2;
 800469a:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800469c:	e7dd      	b.n	800465a <HAL_TIMEx_MasterConfigSynchronization+0x62>
  __HAL_LOCK(htim);
 800469e:	2002      	movs	r0, #2
}
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	40012c00 	.word	0x40012c00
 80046a8:	40000400 	.word	0x40000400

080046ac <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80046ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d03f      	beq.n	8004734 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 80046b4:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046b6:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
 80046ba:	4602      	mov	r2, r0
 80046bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046c0:	e9d1 0400 	ldrd	r0, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046c4:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046ca:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046d0:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046d4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80046d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046da:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80046e0:	6a88      	ldr	r0, [r1, #40]	; 0x28
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80046e2:	698d      	ldr	r5, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046e4:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80046e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046ea:	4303      	orrs	r3, r0
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80046ec:	4c12      	ldr	r4, [pc, #72]	; (8004738 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 80046ee:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80046f0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80046f4:	42a0      	cmp	r0, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80046f6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80046fa:	d007      	beq.n	800470c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 80046fc:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8004700:	42a0      	cmp	r0, r4
 8004702:	d003      	beq.n	800470c <HAL_TIMEx_ConfigBreakDeadTime+0x60>
 8004704:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8004708:	42a0      	cmp	r0, r4
 800470a:	d10c      	bne.n	8004726 <HAL_TIMEx_ConfigBreakDeadTime+0x7a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800470c:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 800470e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004712:	e9d1 4107 	ldrd	r4, r1, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004716:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800471a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800471e:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004720:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004724:	430b      	orrs	r3, r1
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8004726:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8004728:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 800472a:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 800472e:	4608      	mov	r0, r1
}
 8004730:	bc30      	pop	{r4, r5}
 8004732:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004734:	2002      	movs	r0, #2
}
 8004736:	4770      	bx	lr
 8004738:	40012c00 	.word	0x40012c00

0800473c <HAL_TIMEx_CommutCallback>:
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop

08004740 <HAL_TIMEx_BreakCallback>:
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop

08004744 <HAL_TIMEx_Break2Callback>:
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop

08004748 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800474c:	6f86      	ldr	r6, [r0, #120]	; 0x78
 800474e:	2e20      	cmp	r6, #32
 8004750:	d143      	bne.n	80047da <HAL_UART_Receive_DMA+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8004752:	b369      	cbz	r1, 80047b0 <HAL_UART_Receive_DMA+0x68>
 8004754:	b362      	cbz	r2, 80047b0 <HAL_UART_Receive_DMA+0x68>
    {
      return HAL_ERROR;
    }

    __HAL_LOCK(huart);
 8004756:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800475a:	2b01      	cmp	r3, #1
 800475c:	4604      	mov	r4, r0
 800475e:	d03c      	beq.n	80047da <HAL_UART_Receive_DMA+0x92>
    huart->RxXferSize = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->RxState = HAL_UART_STATE_BUSY_RX;

    if (huart->hdmarx != NULL)
 8004760:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
    huart->pRxBuffPtr = pData;
 8004762:	6561      	str	r1, [r4, #84]	; 0x54
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004764:	2700      	movs	r7, #0
    __HAL_LOCK(huart);
 8004766:	2501      	movs	r5, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004768:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800476a:	67e7      	str	r7, [r4, #124]	; 0x7c
    huart->RxXferSize = Size;
 800476c:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
    __HAL_LOCK(huart);
 8004770:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004774:	67a3      	str	r3, [r4, #120]	; 0x78
    if (huart->hdmarx != NULL)
 8004776:	b1f0      	cbz	r0, 80047b6 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004778:	f8df c064 	ldr.w	ip, [pc, #100]	; 80047e0 <HAL_UART_Receive_DMA+0x98>

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800477c:	f8d4 8000 	ldr.w	r8, [r4]
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004780:	f8df e060 	ldr.w	lr, [pc, #96]	; 80047e4 <HAL_UART_Receive_DMA+0x9c>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004784:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004788:	f8df c05c 	ldr.w	ip, [pc, #92]	; 80047e8 <HAL_UART_Receive_DMA+0xa0>
      huart->hdmarx->XferAbortCallback = NULL;
 800478c:	6347      	str	r7, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800478e:	4613      	mov	r3, r2
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004790:	e9c0 ec0b 	strd	lr, ip, [r0, #44]	; 0x2c
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004794:	460a      	mov	r2, r1
 8004796:	f108 0124 	add.w	r1, r8, #36	; 0x24
 800479a:	f7fe f9e3 	bl	8002b64 <HAL_DMA_Start_IT>
 800479e:	b150      	cbz	r0, 80047b6 <HAL_UART_Receive_DMA+0x6e>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047a0:	2310      	movs	r3, #16

        __HAL_UNLOCK(huart);
 80047a2:	f884 7070 	strb.w	r7, [r4, #112]	; 0x70
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047a6:	67e3      	str	r3, [r4, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;

        return HAL_ERROR;
 80047a8:	4628      	mov	r0, r5
        huart->gState = HAL_UART_STATE_READY;
 80047aa:	6766      	str	r6, [r4, #116]	; 0x74
  }
  else
  {
    return HAL_BUSY;
  }
}
 80047ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 80047b0:	2001      	movs	r0, #1
}
 80047b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047b6:	6823      	ldr	r3, [r4, #0]
    __HAL_UNLOCK(huart);
 80047b8:	2000      	movs	r0, #0
 80047ba:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047c4:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	f042 0201 	orr.w	r2, r2, #1
 80047cc:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ce:	689a      	ldr	r2, [r3, #8]
 80047d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047d4:	609a      	str	r2, [r3, #8]
}
 80047d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80047da:	2002      	movs	r0, #2
}
 80047dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047e0:	080047f1 	.word	0x080047f1
 80047e4:	08004829 	.word	0x08004829
 80047e8:	08004839 	.word	0x08004839

080047ec <HAL_UART_RxCpltCallback>:
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop

080047f0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047f0:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80047f2:	6983      	ldr	r3, [r0, #24]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80047f4:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80047f6:	2b20      	cmp	r3, #32
 80047f8:	d011      	beq.n	800481e <UART_DMAReceiveCplt+0x2e>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047fa:	6803      	ldr	r3, [r0, #0]
    huart->RxXferCount = 0U;
 80047fc:	2200      	movs	r2, #0
 80047fe:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004808:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800480a:	689a      	ldr	r2, [r3, #8]
 800480c:	f022 0201 	bic.w	r2, r2, #1
 8004810:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004812:	689a      	ldr	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004814:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004816:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800481a:	609a      	str	r2, [r3, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800481c:	6781      	str	r1, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800481e:	f7ff ffe5 	bl	80047ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004822:	bd08      	pop	{r3, pc}

08004824 <HAL_UART_RxHalfCpltCallback>:
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop

08004828 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004828:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800482a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800482c:	f7ff fffa 	bl	8004824 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004830:	bd08      	pop	{r3, pc}
 8004832:	bf00      	nop

08004834 <HAL_UART_ErrorCallback>:
 8004834:	4770      	bx	lr
 8004836:	bf00      	nop

08004838 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004838:	6a40      	ldr	r0, [r0, #36]	; 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800483a:	6803      	ldr	r3, [r0, #0]
{
 800483c:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800483e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004840:	6f81      	ldr	r1, [r0, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	0612      	lsls	r2, r2, #24
 8004846:	d501      	bpl.n	800484c <UART_DMAError+0x14>
 8004848:	2c21      	cmp	r4, #33	; 0x21
 800484a:	d01a      	beq.n	8004882 <UART_DMAError+0x4a>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	0652      	lsls	r2, r2, #25
 8004850:	d501      	bpl.n	8004856 <UART_DMAError+0x1e>
 8004852:	2922      	cmp	r1, #34	; 0x22
 8004854:	d006      	beq.n	8004864 <UART_DMAError+0x2c>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004856:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8004858:	f043 0310 	orr.w	r3, r3, #16
 800485c:	67c3      	str	r3, [r0, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800485e:	f7ff ffe9 	bl	8004834 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004862:	bd10      	pop	{r4, pc}
    huart->RxXferCount = 0U;
 8004864:	2100      	movs	r1, #0
 8004866:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004870:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004872:	689a      	ldr	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8004874:	2420      	movs	r4, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004876:	f022 0201 	bic.w	r2, r2, #1
 800487a:	609a      	str	r2, [r3, #8]
  huart->RxISR = NULL;
 800487c:	6601      	str	r1, [r0, #96]	; 0x60
  huart->RxState = HAL_UART_STATE_READY;
 800487e:	6784      	str	r4, [r0, #120]	; 0x78
}
 8004880:	e7e9      	b.n	8004856 <UART_DMAError+0x1e>
    huart->TxXferCount = 0U;
 8004882:	2200      	movs	r2, #0
 8004884:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004888:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800488a:	2420      	movs	r4, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800488c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004890:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8004892:	6744      	str	r4, [r0, #116]	; 0x74
}
 8004894:	e7da      	b.n	800484c <UART_DMAError+0x14>
 8004896:	bf00      	nop

08004898 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004898:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800489a:	07da      	lsls	r2, r3, #31
{
 800489c:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800489e:	d506      	bpl.n	80048ae <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048a0:	6801      	ldr	r1, [r0, #0]
 80048a2:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80048a4:	684a      	ldr	r2, [r1, #4]
 80048a6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80048aa:	4322      	orrs	r2, r4
 80048ac:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048ae:	079c      	lsls	r4, r3, #30
 80048b0:	d506      	bpl.n	80048c0 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048b2:	6801      	ldr	r1, [r0, #0]
 80048b4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80048b6:	684a      	ldr	r2, [r1, #4]
 80048b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80048bc:	4322      	orrs	r2, r4
 80048be:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048c0:	0759      	lsls	r1, r3, #29
 80048c2:	d506      	bpl.n	80048d2 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048c4:	6801      	ldr	r1, [r0, #0]
 80048c6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80048c8:	684a      	ldr	r2, [r1, #4]
 80048ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048ce:	4322      	orrs	r2, r4
 80048d0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80048d2:	071a      	lsls	r2, r3, #28
 80048d4:	d506      	bpl.n	80048e4 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048d6:	6801      	ldr	r1, [r0, #0]
 80048d8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80048da:	684a      	ldr	r2, [r1, #4]
 80048dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048e0:	4322      	orrs	r2, r4
 80048e2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048e4:	06dc      	lsls	r4, r3, #27
 80048e6:	d506      	bpl.n	80048f6 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048e8:	6801      	ldr	r1, [r0, #0]
 80048ea:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80048ec:	688a      	ldr	r2, [r1, #8]
 80048ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80048f2:	4322      	orrs	r2, r4
 80048f4:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048f6:	0699      	lsls	r1, r3, #26
 80048f8:	d506      	bpl.n	8004908 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048fa:	6801      	ldr	r1, [r0, #0]
 80048fc:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80048fe:	688a      	ldr	r2, [r1, #8]
 8004900:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004904:	4322      	orrs	r2, r4
 8004906:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004908:	065a      	lsls	r2, r3, #25
 800490a:	d509      	bpl.n	8004920 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800490c:	6801      	ldr	r1, [r0, #0]
 800490e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8004910:	684a      	ldr	r2, [r1, #4]
 8004912:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8004916:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004918:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800491c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800491e:	d00b      	beq.n	8004938 <UART_AdvFeatureConfig+0xa0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004920:	061b      	lsls	r3, r3, #24
 8004922:	d506      	bpl.n	8004932 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004924:	6802      	ldr	r2, [r0, #0]
 8004926:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004928:	6853      	ldr	r3, [r2, #4]
 800492a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800492e:	430b      	orrs	r3, r1
 8004930:	6053      	str	r3, [r2, #4]
}
 8004932:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004936:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004938:	684a      	ldr	r2, [r1, #4]
 800493a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800493c:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8004940:	4322      	orrs	r2, r4
 8004942:	604a      	str	r2, [r1, #4]
 8004944:	e7ec      	b.n	8004920 <UART_AdvFeatureConfig+0x88>
 8004946:	bf00      	nop

08004948 <UART_CheckIdleState>:
{
 8004948:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494a:	2300      	movs	r3, #0
{
 800494c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494e:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8004950:	f7fd fb12 	bl	8001f78 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004954:	6823      	ldr	r3, [r4, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 800495a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800495c:	d409      	bmi.n	8004972 <UART_CheckIdleState+0x2a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	0752      	lsls	r2, r2, #29
 8004962:	d42a      	bmi.n	80049ba <UART_CheckIdleState+0x72>
  __HAL_UNLOCK(huart);
 8004964:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004966:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8004968:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->gState = HAL_UART_STATE_READY;
 800496c:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800496e:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8004970:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004972:	69da      	ldr	r2, [r3, #28]
 8004974:	0292      	lsls	r2, r2, #10
 8004976:	d4f2      	bmi.n	800495e <UART_CheckIdleState+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004978:	f7fd fafe 	bl	8001f78 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800497c:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800497e:	1b40      	subs	r0, r0, r5
 8004980:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004984:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004986:	d229      	bcs.n	80049dc <UART_CheckIdleState+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004988:	0750      	lsls	r0, r2, #29
 800498a:	d5f2      	bpl.n	8004972 <UART_CheckIdleState+0x2a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800498c:	69da      	ldr	r2, [r3, #28]
 800498e:	0511      	lsls	r1, r2, #20
 8004990:	d5ef      	bpl.n	8004972 <UART_CheckIdleState+0x2a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004992:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004996:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800499e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049a0:	6899      	ldr	r1, [r3, #8]
          __HAL_UNLOCK(huart);
 80049a2:	2500      	movs	r5, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049a4:	f021 0101 	bic.w	r1, r1, #1
 80049a8:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80049aa:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 80049ac:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
          huart->gState = HAL_UART_STATE_READY;
 80049b0:	6762      	str	r2, [r4, #116]	; 0x74
      return HAL_TIMEOUT;
 80049b2:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 80049b4:	67a2      	str	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049b6:	67e2      	str	r2, [r4, #124]	; 0x7c
}
 80049b8:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	0258      	lsls	r0, r3, #9
 80049be:	d4d1      	bmi.n	8004964 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049c0:	f7fd fada 	bl	8001f78 <HAL_GetTick>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049c4:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049c6:	1b40      	subs	r0, r0, r5
 80049c8:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049cc:	681a      	ldr	r2, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049ce:	d205      	bcs.n	80049dc <UART_CheckIdleState+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049d0:	0751      	lsls	r1, r2, #29
 80049d2:	d5f2      	bpl.n	80049ba <UART_CheckIdleState+0x72>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049d4:	69da      	ldr	r2, [r3, #28]
 80049d6:	0512      	lsls	r2, r2, #20
 80049d8:	d5ef      	bpl.n	80049ba <UART_CheckIdleState+0x72>
 80049da:	e7da      	b.n	8004992 <UART_CheckIdleState+0x4a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80049e0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e2:	689a      	ldr	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 80049e4:	2500      	movs	r5, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049e6:	f022 0201 	bic.w	r2, r2, #1
 80049ea:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80049ec:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 80049ee:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 80049f2:	6761      	str	r1, [r4, #116]	; 0x74
      return HAL_TIMEOUT;
 80049f4:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 80049f6:	67a1      	str	r1, [r4, #120]	; 0x78
}
 80049f8:	bd38      	pop	{r3, r4, r5, pc}
 80049fa:	bf00      	nop

080049fc <HAL_UART_Init>:
  if (huart == NULL)
 80049fc:	2800      	cmp	r0, #0
 80049fe:	f000 810c 	beq.w	8004c1a <HAL_UART_Init+0x21e>
{
 8004a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8004a04:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8004a06:	4604      	mov	r4, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d036      	beq.n	8004a7a <HAL_UART_Init+0x7e>
  __HAL_UART_DISABLE(huart);
 8004a0c:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a0e:	6927      	ldr	r7, [r4, #16]
 8004a10:	6966      	ldr	r6, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a12:	499a      	ldr	r1, [pc, #616]	; (8004c7c <HAL_UART_Init+0x280>)
  huart->gState = HAL_UART_STATE_BUSY;
 8004a14:	2224      	movs	r2, #36	; 0x24
 8004a16:	6762      	str	r2, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8004a18:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a1a:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8004a1c:	f020 0001 	bic.w	r0, r0, #1
 8004a20:	6018      	str	r0, [r3, #0]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a22:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a24:	69e0      	ldr	r0, [r4, #28]
 8004a26:	433a      	orrs	r2, r7
 8004a28:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a2a:	4029      	ands	r1, r5
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a2c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a32:	6859      	ldr	r1, [r3, #4]
 8004a34:	68e5      	ldr	r5, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a36:	69a2      	ldr	r2, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 8004a38:	6a26      	ldr	r6, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a3a:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8004a3e:	4329      	orrs	r1, r5
 8004a40:	6059      	str	r1, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a42:	6899      	ldr	r1, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a44:	4d8e      	ldr	r5, [pc, #568]	; (8004c80 <HAL_UART_Init+0x284>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a46:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8004a4a:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a4c:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a4e:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a50:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a52:	d017      	beq.n	8004a84 <HAL_UART_Init+0x88>
 8004a54:	4a8b      	ldr	r2, [pc, #556]	; (8004c84 <HAL_UART_Init+0x288>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d02a      	beq.n	8004ab0 <HAL_UART_Init+0xb4>
 8004a5a:	4a8b      	ldr	r2, [pc, #556]	; (8004c88 <HAL_UART_Init+0x28c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	f000 80c5 	beq.w	8004bec <HAL_UART_Init+0x1f0>
 8004a62:	4a8a      	ldr	r2, [pc, #552]	; (8004c8c <HAL_UART_Init+0x290>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	f000 8094 	beq.w	8004b92 <HAL_UART_Init+0x196>
 8004a6a:	4a89      	ldr	r2, [pc, #548]	; (8004c90 <HAL_UART_Init+0x294>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d05d      	beq.n	8004b2c <HAL_UART_Init+0x130>
  huart->RxISR = NULL;
 8004a70:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004a72:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
}
 8004a76:	2001      	movs	r0, #1
 8004a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8004a7a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8004a7e:	f7fd f97b 	bl	8001d78 <HAL_UART_MspInit>
 8004a82:	e7c3      	b.n	8004a0c <HAL_UART_Init+0x10>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a84:	4b83      	ldr	r3, [pc, #524]	; (8004c94 <HAL_UART_Init+0x298>)
 8004a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a88:	f003 0303 	and.w	r3, r3, #3
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d870      	bhi.n	8004b74 <HAL_UART_Init+0x178>
 8004a92:	4a81      	ldr	r2, [pc, #516]	; (8004c98 <HAL_UART_Init+0x29c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a94:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004a98:	5cd3      	ldrb	r3, [r2, r3]
 8004a9a:	f000 8088 	beq.w	8004bae <HAL_UART_Init+0x1b2>
    switch (clocksource)
 8004a9e:	2b08      	cmp	r3, #8
 8004aa0:	d841      	bhi.n	8004b26 <HAL_UART_Init+0x12a>
 8004aa2:	e8df f003 	tbb	[pc, r3]
 8004aa6:	6a73      	.short	0x6a73
 8004aa8:	4016405c 	.word	0x4016405c
 8004aac:	4040      	.short	0x4040
 8004aae:	4d          	.byte	0x4d
 8004aaf:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ab0:	4b78      	ldr	r3, [pc, #480]	; (8004c94 <HAL_UART_Init+0x298>)
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004ab8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004abc:	d03d      	beq.n	8004b3a <HAL_UART_Init+0x13e>
 8004abe:	d848      	bhi.n	8004b52 <HAL_UART_Init+0x156>
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d060      	beq.n	8004b86 <HAL_UART_Init+0x18a>
 8004ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ac8:	d1d2      	bne.n	8004a70 <HAL_UART_Init+0x74>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aca:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004ace:	f000 80d1 	beq.w	8004c74 <HAL_UART_Init+0x278>
        pclk = HAL_RCC_GetSysClockFreq();
 8004ad2:	f7fe fdc9 	bl	8003668 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ad6:	6863      	ldr	r3, [r4, #4]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ad8:	2200      	movs	r2, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ada:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004ade:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ae2:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ae4:	f1a3 0010 	sub.w	r0, r3, #16
 8004ae8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8004aec:	4288      	cmp	r0, r1
 8004aee:	d8bf      	bhi.n	8004a70 <HAL_UART_Init+0x74>
      huart->Instance->BRR = usartdiv;
 8004af0:	6821      	ldr	r1, [r4, #0]
 8004af2:	60cb      	str	r3, [r1, #12]
  huart->RxISR = NULL;
 8004af4:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8004af6:	e9c4 3318 	strd	r3, r3, [r4, #96]	; 0x60
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004afa:	2a00      	cmp	r2, #0
 8004afc:	d1bb      	bne.n	8004a76 <HAL_UART_Init+0x7a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d16e      	bne.n	8004be2 <HAL_UART_Init+0x1e6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b04:	684b      	ldr	r3, [r1, #4]
 8004b06:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004b0a:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b0c:	688b      	ldr	r3, [r1, #8]
 8004b0e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8004b12:	608b      	str	r3, [r1, #8]
  __HAL_UART_ENABLE(huart);
 8004b14:	680b      	ldr	r3, [r1, #0]
 8004b16:	f043 0301 	orr.w	r3, r3, #1
  return (UART_CheckIdleState(huart));
 8004b1a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8004b1c:	600b      	str	r3, [r1, #0]
}
 8004b1e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return (UART_CheckIdleState(huart));
 8004b22:	f7ff bf11 	b.w	8004948 <UART_CheckIdleState>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b26:	2201      	movs	r2, #1
 8004b28:	2300      	movs	r3, #0
 8004b2a:	e7db      	b.n	8004ae4 <HAL_UART_Init+0xe8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b2c:	4b59      	ldr	r3, [pc, #356]	; (8004c94 <HAL_UART_Init+0x298>)
 8004b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b30:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004b34:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004b38:	d122      	bne.n	8004b80 <HAL_UART_Init+0x184>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b3a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004b3e:	d077      	beq.n	8004c30 <HAL_UART_Init+0x234>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004b40:	6861      	ldr	r1, [r4, #4]
 8004b42:	084b      	lsrs	r3, r1, #1
 8004b44:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b48:	2200      	movs	r2, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b4e:	b29b      	uxth	r3, r3
        break;
 8004b50:	e7c8      	b.n	8004ae4 <HAL_UART_Init+0xe8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b52:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b56:	d18b      	bne.n	8004a70 <HAL_UART_Init+0x74>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b58:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004b5c:	d071      	beq.n	8004c42 <HAL_UART_Init+0x246>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004b5e:	6861      	ldr	r1, [r4, #4]
 8004b60:	084b      	lsrs	r3, r1, #1
 8004b62:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8004b66:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b6a:	2200      	movs	r2, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004b6c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b70:	b29b      	uxth	r3, r3
        break;
 8004b72:	e7b7      	b.n	8004ae4 <HAL_UART_Init+0xe8>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b74:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004b78:	d079      	beq.n	8004c6e <HAL_UART_Init+0x272>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b7a:	f7fe fdbb 	bl	80036f4 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b7e:	e7aa      	b.n	8004ad6 <HAL_UART_Init+0xda>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b80:	d852      	bhi.n	8004c28 <HAL_UART_Init+0x22c>
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d14b      	bne.n	8004c1e <HAL_UART_Init+0x222>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b86:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004b8a:	d065      	beq.n	8004c58 <HAL_UART_Init+0x25c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b8c:	f7fe fd9a 	bl	80036c4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b90:	e7a1      	b.n	8004ad6 <HAL_UART_Init+0xda>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b92:	4b40      	ldr	r3, [pc, #256]	; (8004c94 <HAL_UART_Init+0x298>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b96:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004b9a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b9e:	d0cc      	beq.n	8004b3a <HAL_UART_Init+0x13e>
 8004ba0:	d837      	bhi.n	8004c12 <HAL_UART_Init+0x216>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d0ef      	beq.n	8004b86 <HAL_UART_Init+0x18a>
 8004ba6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004baa:	d08e      	beq.n	8004aca <HAL_UART_Init+0xce>
 8004bac:	e760      	b.n	8004a70 <HAL_UART_Init+0x74>
    switch (clocksource)
 8004bae:	2b08      	cmp	r3, #8
 8004bb0:	d806      	bhi.n	8004bc0 <HAL_UART_Init+0x1c4>
 8004bb2:	e8df f003 	tbb	[pc, r3]
 8004bb6:	5c51      	.short	0x5c51
 8004bb8:	055f0546 	.word	0x055f0546
 8004bbc:	0505      	.short	0x0505
 8004bbe:	3d          	.byte	0x3d
 8004bbf:	00          	.byte	0x00
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	2300      	movs	r3, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bc4:	f1a3 0010 	sub.w	r0, r3, #16
 8004bc8:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8004bcc:	4288      	cmp	r0, r1
 8004bce:	f63f af4f 	bhi.w	8004a70 <HAL_UART_Init+0x74>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bd2:	f023 000f 	bic.w	r0, r3, #15
      huart->Instance->BRR = brrtemp;
 8004bd6:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bd8:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8004bdc:	4303      	orrs	r3, r0
 8004bde:	60cb      	str	r3, [r1, #12]
 8004be0:	e788      	b.n	8004af4 <HAL_UART_Init+0xf8>
    UART_AdvFeatureConfig(huart);
 8004be2:	4620      	mov	r0, r4
 8004be4:	f7ff fe58 	bl	8004898 <UART_AdvFeatureConfig>
 8004be8:	6821      	ldr	r1, [r4, #0]
 8004bea:	e78b      	b.n	8004b04 <HAL_UART_Init+0x108>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bec:	4b29      	ldr	r3, [pc, #164]	; (8004c94 <HAL_UART_Init+0x298>)
 8004bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004bf4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bf8:	d09f      	beq.n	8004b3a <HAL_UART_Init+0x13e>
 8004bfa:	d806      	bhi.n	8004c0a <HAL_UART_Init+0x20e>
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d0c2      	beq.n	8004b86 <HAL_UART_Init+0x18a>
 8004c00:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c04:	f43f af61 	beq.w	8004aca <HAL_UART_Init+0xce>
 8004c08:	e732      	b.n	8004a70 <HAL_UART_Init+0x74>
 8004c0a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004c0e:	d0a3      	beq.n	8004b58 <HAL_UART_Init+0x15c>
 8004c10:	e72e      	b.n	8004a70 <HAL_UART_Init+0x74>
 8004c12:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004c16:	d09f      	beq.n	8004b58 <HAL_UART_Init+0x15c>
 8004c18:	e72a      	b.n	8004a70 <HAL_UART_Init+0x74>
}
 8004c1a:	2001      	movs	r0, #1
 8004c1c:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c22:	f43f af52 	beq.w	8004aca <HAL_UART_Init+0xce>
 8004c26:	e723      	b.n	8004a70 <HAL_UART_Init+0x74>
 8004c28:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004c2c:	d094      	beq.n	8004b58 <HAL_UART_Init+0x15c>
 8004c2e:	e71f      	b.n	8004a70 <HAL_UART_Init+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004c30:	6861      	ldr	r1, [r4, #4]
 8004c32:	084b      	lsrs	r3, r1, #1
 8004c34:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c38:	2200      	movs	r2, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c3e:	b29b      	uxth	r3, r3
        break;
 8004c40:	e7c0      	b.n	8004bc4 <HAL_UART_Init+0x1c8>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004c42:	6861      	ldr	r1, [r4, #4]
 8004c44:	084b      	lsrs	r3, r1, #1
 8004c46:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004c4a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c4e:	2200      	movs	r2, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004c50:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c54:	b29b      	uxth	r3, r3
        break;
 8004c56:	e7b5      	b.n	8004bc4 <HAL_UART_Init+0x1c8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c58:	f7fe fd34 	bl	80036c4 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c5c:	6863      	ldr	r3, [r4, #4]
 8004c5e:	085a      	lsrs	r2, r3, #1
 8004c60:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c64:	2200      	movs	r2, #0
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c6a:	b29b      	uxth	r3, r3
        break;
 8004c6c:	e7aa      	b.n	8004bc4 <HAL_UART_Init+0x1c8>
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c6e:	f7fe fd41 	bl	80036f4 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c72:	e7f3      	b.n	8004c5c <HAL_UART_Init+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8004c74:	f7fe fcf8 	bl	8003668 <HAL_RCC_GetSysClockFreq>
 8004c78:	e7f0      	b.n	8004c5c <HAL_UART_Init+0x260>
 8004c7a:	bf00      	nop
 8004c7c:	efff69f3 	.word	0xefff69f3
 8004c80:	40013800 	.word	0x40013800
 8004c84:	40004400 	.word	0x40004400
 8004c88:	40004800 	.word	0x40004800
 8004c8c:	40004c00 	.word	0x40004c00
 8004c90:	40005000 	.word	0x40005000
 8004c94:	40021000 	.word	0x40021000
 8004c98:	08004fdc 	.word	0x08004fdc

08004c9c <UART_WaitOnFlagUntilTimeout>:
{
 8004c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ca0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ca4:	6804      	ldr	r4, [r0, #0]
 8004ca6:	4607      	mov	r7, r0
 8004ca8:	460e      	mov	r6, r1
 8004caa:	4615      	mov	r5, r2
 8004cac:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cae:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004cb2:	d10a      	bne.n	8004cca <UART_WaitOnFlagUntilTimeout+0x2e>
 8004cb4:	69e3      	ldr	r3, [r4, #28]
 8004cb6:	ea36 0303 	bics.w	r3, r6, r3
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	429d      	cmp	r5, r3
 8004cc2:	d0f7      	beq.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x18>
  return HAL_OK;
 8004cc4:	2000      	movs	r0, #0
}
 8004cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cca:	69e3      	ldr	r3, [r4, #28]
 8004ccc:	ea36 0303 	bics.w	r3, r6, r3
 8004cd0:	bf0c      	ite	eq
 8004cd2:	2301      	moveq	r3, #1
 8004cd4:	2300      	movne	r3, #0
 8004cd6:	429d      	cmp	r5, r3
 8004cd8:	d1f4      	bne.n	8004cc4 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cda:	f7fd f94d 	bl	8001f78 <HAL_GetTick>
 8004cde:	eba0 0009 	sub.w	r0, r0, r9
 8004ce2:	4540      	cmp	r0, r8
 8004ce4:	d81d      	bhi.n	8004d22 <UART_WaitOnFlagUntilTimeout+0x86>
 8004ce6:	f1b8 0f00 	cmp.w	r8, #0
 8004cea:	d01a      	beq.n	8004d22 <UART_WaitOnFlagUntilTimeout+0x86>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004cec:	683c      	ldr	r4, [r7, #0]
 8004cee:	6823      	ldr	r3, [r4, #0]
 8004cf0:	075a      	lsls	r2, r3, #29
 8004cf2:	d5dc      	bpl.n	8004cae <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cf4:	69e3      	ldr	r3, [r4, #28]
 8004cf6:	051b      	lsls	r3, r3, #20
 8004cf8:	d5d9      	bpl.n	8004cae <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cfa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004cfe:	6223      	str	r3, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d06:	6023      	str	r3, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d08:	68a2      	ldr	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8004d0a:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0c:	f022 0201 	bic.w	r2, r2, #1
          __HAL_UNLOCK(huart);
 8004d10:	2100      	movs	r1, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d12:	60a2      	str	r2, [r4, #8]
          return HAL_TIMEOUT;
 8004d14:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 8004d16:	677b      	str	r3, [r7, #116]	; 0x74
          __HAL_UNLOCK(huart);
 8004d18:	f887 1070 	strb.w	r1, [r7, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8004d1c:	67bb      	str	r3, [r7, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d1e:	67fb      	str	r3, [r7, #124]	; 0x7c
          return HAL_TIMEOUT;
 8004d20:	e7d1      	b.n	8004cc6 <UART_WaitOnFlagUntilTimeout+0x2a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d2a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2c:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004d2e:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d30:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 8004d34:	2400      	movs	r4, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d36:	609a      	str	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 8004d38:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8004d3a:	6779      	str	r1, [r7, #116]	; 0x74
        __HAL_UNLOCK(huart);
 8004d3c:	f887 4070 	strb.w	r4, [r7, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 8004d40:	67b9      	str	r1, [r7, #120]	; 0x78
        return HAL_TIMEOUT;
 8004d42:	e7c0      	b.n	8004cc6 <UART_WaitOnFlagUntilTimeout+0x2a>

08004d44 <HAL_UART_Transmit>:
{
 8004d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d48:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8004d4a:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8004d4c:	2820      	cmp	r0, #32
{
 8004d4e:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8004d50:	d175      	bne.n	8004e3e <HAL_UART_Transmit+0xfa>
    if ((pData == NULL) || (Size == 0U))
 8004d52:	4688      	mov	r8, r1
 8004d54:	2900      	cmp	r1, #0
 8004d56:	d045      	beq.n	8004de4 <HAL_UART_Transmit+0xa0>
 8004d58:	4617      	mov	r7, r2
 8004d5a:	2a00      	cmp	r2, #0
 8004d5c:	d042      	beq.n	8004de4 <HAL_UART_Transmit+0xa0>
 8004d5e:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 8004d60:	f894 3070 	ldrb.w	r3, [r4, #112]	; 0x70
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d06a      	beq.n	8004e3e <HAL_UART_Transmit+0xfa>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d68:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8004d6a:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d6c:	f04f 0900 	mov.w	r9, #0
 8004d70:	f8c4 907c 	str.w	r9, [r4, #124]	; 0x7c
    __HAL_LOCK(huart);
 8004d74:	f884 2070 	strb.w	r2, [r4, #112]	; 0x70
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d78:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 8004d7a:	f7fd f8fd 	bl	8001f78 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d7e:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8004d80:	f8a4 7050 	strh.w	r7, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8004d88:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8004d8a:	f8a4 7052 	strh.w	r7, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d8e:	d05a      	beq.n	8004e46 <HAL_UART_Transmit+0x102>
      pdata16bits = NULL;
 8004d90:	464f      	mov	r7, r9
    while (huart->TxXferCount > 0U)
 8004d92:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	b1b3      	cbz	r3, 8004dc8 <HAL_UART_Transmit+0x84>
 8004d9a:	6822      	ldr	r2, [r4, #0]
 8004d9c:	1c69      	adds	r1, r5, #1
 8004d9e:	d125      	bne.n	8004dec <HAL_UART_Transmit+0xa8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004da0:	69d3      	ldr	r3, [r2, #28]
 8004da2:	061b      	lsls	r3, r3, #24
 8004da4:	d5fc      	bpl.n	8004da0 <HAL_UART_Transmit+0x5c>
      if (pdata8bits == NULL)
 8004da6:	f1b8 0f00 	cmp.w	r8, #0
 8004daa:	d043      	beq.n	8004e34 <HAL_UART_Transmit+0xf0>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dac:	f818 3b01 	ldrb.w	r3, [r8], #1
 8004db0:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8004db2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29b      	uxth	r3, r3
 8004dba:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004dbe:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1e9      	bne.n	8004d9c <HAL_UART_Transmit+0x58>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dc8:	9500      	str	r5, [sp, #0]
 8004dca:	4633      	mov	r3, r6
 8004dcc:	2200      	movs	r2, #0
 8004dce:	2140      	movs	r1, #64	; 0x40
 8004dd0:	4620      	mov	r0, r4
 8004dd2:	f7ff ff63 	bl	8004c9c <UART_WaitOnFlagUntilTimeout>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	d14e      	bne.n	8004e78 <HAL_UART_Transmit+0x134>
    huart->gState = HAL_UART_STATE_READY;
 8004dda:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8004ddc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 8004de0:	6763      	str	r3, [r4, #116]	; 0x74
    return HAL_OK;
 8004de2:	e000      	b.n	8004de6 <HAL_UART_Transmit+0xa2>
      return  HAL_ERROR;
 8004de4:	2001      	movs	r0, #1
}
 8004de6:	b003      	add	sp, #12
 8004de8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dec:	69d3      	ldr	r3, [r2, #28]
 8004dee:	f013 0980 	ands.w	r9, r3, #128	; 0x80
 8004df2:	d1d8      	bne.n	8004da6 <HAL_UART_Transmit+0x62>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df4:	f7fd f8c0 	bl	8001f78 <HAL_GetTick>
 8004df8:	1b80      	subs	r0, r0, r6
 8004dfa:	4285      	cmp	r5, r0
 8004dfc:	d329      	bcc.n	8004e52 <HAL_UART_Transmit+0x10e>
 8004dfe:	b345      	cbz	r5, 8004e52 <HAL_UART_Transmit+0x10e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004e00:	6822      	ldr	r2, [r4, #0]
 8004e02:	6813      	ldr	r3, [r2, #0]
 8004e04:	075b      	lsls	r3, r3, #29
 8004e06:	d5c9      	bpl.n	8004d9c <HAL_UART_Transmit+0x58>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e08:	69d3      	ldr	r3, [r2, #28]
 8004e0a:	0518      	lsls	r0, r3, #20
 8004e0c:	d5c6      	bpl.n	8004d9c <HAL_UART_Transmit+0x58>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004e12:	6213      	str	r3, [r2, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e14:	6813      	ldr	r3, [r2, #0]
 8004e16:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e1a:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e1c:	6891      	ldr	r1, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8004e1e:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e20:	f021 0101 	bic.w	r1, r1, #1
 8004e24:	6091      	str	r1, [r2, #8]
        return HAL_TIMEOUT;
 8004e26:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 8004e28:	6763      	str	r3, [r4, #116]	; 0x74
          __HAL_UNLOCK(huart);
 8004e2a:	f884 9070 	strb.w	r9, [r4, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8004e2e:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e30:	67e3      	str	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8004e32:	e7d8      	b.n	8004de6 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e34:	f837 3b02 	ldrh.w	r3, [r7], #2
 8004e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e3c:	e7b8      	b.n	8004db0 <HAL_UART_Transmit+0x6c>
    return HAL_BUSY;
 8004e3e:	2002      	movs	r0, #2
}
 8004e40:	b003      	add	sp, #12
 8004e42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e46:	6923      	ldr	r3, [r4, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1a1      	bne.n	8004d90 <HAL_UART_Transmit+0x4c>
 8004e4c:	4647      	mov	r7, r8
      pdata8bits  = NULL;
 8004e4e:	4698      	mov	r8, r3
 8004e50:	e79f      	b.n	8004d92 <HAL_UART_Transmit+0x4e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e5a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5c:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004e5e:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e60:	f022 0201 	bic.w	r2, r2, #1
        __HAL_UNLOCK(huart);
 8004e64:	2500      	movs	r5, #0
        return HAL_TIMEOUT;
 8004e66:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e68:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004e6a:	6761      	str	r1, [r4, #116]	; 0x74
        __HAL_UNLOCK(huart);
 8004e6c:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 8004e70:	67a1      	str	r1, [r4, #120]	; 0x78
}
 8004e72:	b003      	add	sp, #12
 8004e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_TIMEOUT;
 8004e78:	2003      	movs	r0, #3
 8004e7a:	e7b4      	b.n	8004de6 <HAL_UART_Transmit+0xa2>

08004e7c <__libc_init_array>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	4d0d      	ldr	r5, [pc, #52]	; (8004eb4 <__libc_init_array+0x38>)
 8004e80:	4c0d      	ldr	r4, [pc, #52]	; (8004eb8 <__libc_init_array+0x3c>)
 8004e82:	1b64      	subs	r4, r4, r5
 8004e84:	10a4      	asrs	r4, r4, #2
 8004e86:	2600      	movs	r6, #0
 8004e88:	42a6      	cmp	r6, r4
 8004e8a:	d109      	bne.n	8004ea0 <__libc_init_array+0x24>
 8004e8c:	4d0b      	ldr	r5, [pc, #44]	; (8004ebc <__libc_init_array+0x40>)
 8004e8e:	4c0c      	ldr	r4, [pc, #48]	; (8004ec0 <__libc_init_array+0x44>)
 8004e90:	f000 f820 	bl	8004ed4 <_init>
 8004e94:	1b64      	subs	r4, r4, r5
 8004e96:	10a4      	asrs	r4, r4, #2
 8004e98:	2600      	movs	r6, #0
 8004e9a:	42a6      	cmp	r6, r4
 8004e9c:	d105      	bne.n	8004eaa <__libc_init_array+0x2e>
 8004e9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ea4:	4798      	blx	r3
 8004ea6:	3601      	adds	r6, #1
 8004ea8:	e7ee      	b.n	8004e88 <__libc_init_array+0xc>
 8004eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004eae:	4798      	blx	r3
 8004eb0:	3601      	adds	r6, #1
 8004eb2:	e7f2      	b.n	8004e9a <__libc_init_array+0x1e>
 8004eb4:	08004fe0 	.word	0x08004fe0
 8004eb8:	08004fe0 	.word	0x08004fe0
 8004ebc:	08004fe0 	.word	0x08004fe0
 8004ec0:	08004fe4 	.word	0x08004fe4

08004ec4 <memset>:
 8004ec4:	4402      	add	r2, r0
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d100      	bne.n	8004ece <memset+0xa>
 8004ecc:	4770      	bx	lr
 8004ece:	f803 1b01 	strb.w	r1, [r3], #1
 8004ed2:	e7f9      	b.n	8004ec8 <memset+0x4>

08004ed4 <_init>:
 8004ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ed6:	bf00      	nop
 8004ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eda:	bc08      	pop	{r3}
 8004edc:	469e      	mov	lr, r3
 8004ede:	4770      	bx	lr

08004ee0 <_fini>:
 8004ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ee2:	bf00      	nop
 8004ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ee6:	bc08      	pop	{r3}
 8004ee8:	469e      	mov	lr, r3
 8004eea:	4770      	bx	lr
