start main	org 2label println	const 10	out	retlabel is_prime	ent 1	const 2	sto 2	const 0	sto 3label is_prime_loop_start		ldo 2	mva	ldo 1	lt	brf is_prime_loop_end	ldo 1	mva	ldo 2	mod	mva	const 0	eq	brf is_prime_next	const 0	retlabel is_prime_next	ldo 2	inc	sto 2	br is_prime_loop_startlabel is_prime_loop_end	const 1	retlabel main	ent 3	const 1	sto 1	const 100	sto 2	const 0	sto 3label main_loop_start		ldo 1	mva	ldo 2	le	brf main_loop_end	ldo 1	push	call is_prime 1	pop	mva	const 1	eq	brf main_loop_next	ldo 1	print	ldo 3	inc	sto 3	const 0	outlabel main_loop_next		ldo 1	inc	sto 1	br main_loop_startlabel main_loop_end	;const 4	;push	;call is_prime 1	;pop	;print	call println 0	call println 0	ldo 3	print	call println 0	call println 0	halt