Analysis & Synthesis report for wb_cyclone_cpu68
Thu Jan 12 09:27:53 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|TxState
 10. State Machine - |wb_cyclone_cpu68|wb_ram:dram|State
 11. State Machine - |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block|altsyncram_la01:auto_generated
 17. Source assignments for wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram|altsyncram:ram_block|altsyncram_lk71:auto_generated
 18. Parameter Settings for User Entity Instance: wb_lpm_rom:rom
 19. Parameter Settings for User Entity Instance: wb_lpm_rom:rom|LPM_ROM:rom0
 20. Parameter Settings for User Entity Instance: wb_lpm_ram:bram
 21. Parameter Settings for User Entity Instance: wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram
 22. Parameter Settings for User Entity Instance: wb_ram:dram
 23. Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx0
 24. Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx1
 25. Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx2
 26. Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx3
 27. Port Connectivity Checks: "wb_acia:uart0"
 28. Port Connectivity Checks: "wb_cpu01:cpu|cpu01:cpu0"
 29. Port Connectivity Checks: "wb_cpu01:cpu"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 12 09:27:53 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; wb_cyclone_cpu68                                ;
; Top-level Entity Name              ; wb_cyclone_cpu68                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,563                                           ;
;     Total combinational functions  ; 1,491                                           ;
;     Dedicated logic registers      ; 414                                             ;
; Total registers                    ; 414                                             ;
; Total pins                         ; 164                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 17,408                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; wb_cyclone_cpu68   ; wb_cyclone_cpu68   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                    ; Library ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; cyclone_devkit/wb_cyclone_cpu68.vhd ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd ;         ;
; roms/wb_lpm_rom.vhd                 ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/roms/wb_lpm_rom.vhd                 ;         ;
; rams/wb_ram.vhd                     ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_ram.vhd                     ;         ;
; rams/wb_lpm_ram.vhd                 ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/rams/wb_lpm_ram.vhd                 ;         ;
; miniUart/acia/wb_acia.vhd           ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/wb_acia.vhd           ;         ;
; miniUart/acia/txunit.vhd            ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/txunit.vhd            ;         ;
; miniUart/acia/rxunit.vhd            ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/rxunit.vhd            ;         ;
; miniUart/acia/miniuart.vhd          ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/miniuart.vhd          ;         ;
; miniUart/acia/clkunit.vhd           ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/miniUart/acia/clkunit.vhd           ;         ;
; ioport/wb_ioport.vhd                ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/wb_ioport.vhd                ;         ;
; ioport/ioport.vhd                   ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/ioport/ioport.vhd                   ;         ;
; cpu01/wb_cpu01.vhd                  ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/wb_cpu01.vhd                  ;         ;
; cpu01/cpu01.vhd                     ; yes             ; User VHDL File                         ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01/cpu01.vhd                     ;         ;
; lpm_rom.tdf                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf                                                   ;         ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                ;         ;
; altrom.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf                                                    ;         ;
; memmodes.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; altsyncram.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_la01.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/db/altsyncram_la01.tdf              ;         ;
; cpu01mon.hex                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/cpu01mon.hex                        ;         ;
; lpm_ram_dq.tdf                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf                                                ;         ;
; altram.tdf                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf                                                    ;         ;
; db/altsyncram_lk71.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/DGilliland/Documents/GitHub/EP2C5-Cyclone-II-Mini-Board/System6801/db/altsyncram_lk71.tdf              ;         ;
+-------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,563  ;
;                                             ;        ;
; Total combinational functions               ; 1491   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 972    ;
;     -- 3 input functions                    ; 310    ;
;     -- <=2 input functions                  ; 209    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1349   ;
;     -- arithmetic mode                      ; 142    ;
;                                             ;        ;
; Total registers                             ; 414    ;
;     -- Dedicated logic registers            ; 414    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 164    ;
; Total memory bits                           ; 17408  ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; SysClk ;
; Maximum fan-out                             ; 428    ;
; Total fan-out                               ; 6737   ;
; Average fan-out                             ; 3.23   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                     ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
; |wb_cyclone_cpu68                               ; 1491 (87)         ; 414 (10)     ; 17408       ; 0            ; 0       ; 0         ; 164  ; 0            ; |wb_cyclone_cpu68                                                                                                       ; work         ;
;    |wb_acia:uart0|                              ; 163 (3)           ; 101 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_acia:uart0                                                                                         ; work         ;
;       |miniUART:my_uart|                        ; 160 (21)          ; 100 (18)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart                                                                        ; work         ;
;          |ClkUnit:ClkDiv|                       ; 41 (41)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|ClkUnit:ClkDiv                                                         ; work         ;
;          |RxUnit:RxDev|                         ; 56 (56)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|RxUnit:RxDev                                                           ; work         ;
;          |TxUnit:TxDev|                         ; 42 (42)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev                                                           ; work         ;
;    |wb_cpu01:cpu|                               ; 1048 (7)          ; 171 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_cpu01:cpu                                                                                          ; work         ;
;       |cpu01:cpu0|                              ; 1041 (1041)       ; 171 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0                                                                               ; work         ;
;    |wb_ioport:pio0|                             ; 38 (22)           ; 65 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_ioport:pio0                                                                                        ; work         ;
;       |ioport:portx0|                           ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_ioport:pio0|ioport:portx0                                                                          ; work         ;
;       |ioport:portx1|                           ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_ioport:pio0|ioport:portx1                                                                          ; work         ;
;       |ioport:portx2|                           ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_ioport:pio0|ioport:portx2                                                                          ; work         ;
;       |ioport:portx3|                           ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_ioport:pio0|ioport:portx3                                                                          ; work         ;
;    |wb_lpm_ram:bram|                            ; 41 (41)           ; 14 (14)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_ram:bram                                                                                       ; work         ;
;       |lpm_ram_dq:\gen:0:ram|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_ram:bram|lpm_ram_dq:\gen:0:ram                                                                 ; work         ;
;          |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_ram:bram|lpm_ram_dq:\gen:0:ram|altram:sram                                                     ; work         ;
;             |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_ram:bram|lpm_ram_dq:\gen:0:ram|altram:sram|altsyncram:ram_block                                ; work         ;
;                |altsyncram_lk71:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_ram:bram|lpm_ram_dq:\gen:0:ram|altram:sram|altsyncram:ram_block|altsyncram_lk71:auto_generated ; work         ;
;    |wb_lpm_rom:rom|                             ; 62 (62)           ; 22 (22)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_rom:rom                                                                                        ; work         ;
;       |lpm_rom:rom0|                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_rom:rom|lpm_rom:rom0                                                                           ; work         ;
;          |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_rom:rom|lpm_rom:rom0|altrom:srom                                                               ; work         ;
;             |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_rom:rom|lpm_rom:rom0|altrom:srom|altsyncram:rom_block                                          ; work         ;
;                |altsyncram_la01:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_lpm_rom:rom|lpm_rom:rom0|altrom:srom|altsyncram:rom_block|altsyncram_la01:auto_generated           ; work         ;
;    |wb_ram:dram|                                ; 52 (52)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wb_cyclone_cpu68|wb_ram:dram                                                                                           ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+
; wb_lpm_ram:bram|lpm_ram_dq:\gen:0:ram|altram:sram|altsyncram:ram_block|altsyncram_lk71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 128          ; 8            ; --           ; --           ; 1024  ; None         ;
; wb_lpm_rom:rom|lpm_rom:rom0|altrom:srom|altsyncram:rom_block|altsyncram_la01:auto_generated|ALTSYNCRAM           ; AUTO ; ROM         ; 2048         ; 8            ; --           ; --           ; 16384 ; cpu01mon.hex ;
+------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|TxState                                                                       ;
+-----------------------+--------------------+----------------------+--------------------+---------------------+----------------------+-----------------------+
; Name                  ; TxState.Stop_State ; TxState.Parity_State ; TxState.Data_State ; TxState.Start_State ; TxState.TxIdle_State ; TxState.TxReset_State ;
+-----------------------+--------------------+----------------------+--------------------+---------------------+----------------------+-----------------------+
; TxState.TxReset_State ; 0                  ; 0                    ; 0                  ; 0                   ; 0                    ; 0                     ;
; TxState.TxIdle_State  ; 0                  ; 0                    ; 0                  ; 0                   ; 1                    ; 1                     ;
; TxState.Start_State   ; 0                  ; 0                    ; 0                  ; 1                   ; 0                    ; 1                     ;
; TxState.Data_State    ; 0                  ; 0                    ; 1                  ; 0                   ; 0                    ; 1                     ;
; TxState.Parity_State  ; 0                  ; 1                    ; 0                  ; 0                   ; 0                    ; 1                     ;
; TxState.Stop_State    ; 1                  ; 0                    ; 0                  ; 0                   ; 0                    ; 1                     ;
+-----------------------+--------------------+----------------------+--------------------+---------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |wb_cyclone_cpu68|wb_ram:dram|State                              ;
+--------------+--------------+-------------+------------+------------+------------+
; Name         ; State.WrtEnd ; State.Write ; State.Read ; State.Addr ; State.Idle ;
+--------------+--------------+-------------+------------+------------+------------+
; State.Idle   ; 0            ; 0           ; 0          ; 0          ; 0          ;
; State.Addr   ; 0            ; 0           ; 0          ; 1          ; 1          ;
; State.Read   ; 0            ; 0           ; 1          ; 0          ; 1          ;
; State.Write  ; 0            ; 1           ; 0          ; 0          ; 1          ;
; State.WrtEnd ; 1            ; 0           ; 0          ; 0          ; 1          ;
+--------------+--------------+-------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; Name                    ; state.vect_hi_state ; state.vect_lo_state ; state.pshx_hi_state ; state.pshx_lo_state ; state.pulx_hi_state ; state.pulx_lo_state ; state.pshb_state ; state.pulb_state ; state.psha_state ; state.pula_state ; state.rti_pch_state ; state.rti_pcl_state ; state.rti_ixh_state ; state.rti_ixl_state ; state.rti_accb_state ; state.rti_acca_state ; state.rti_cc_state ; state.rti_state ; state.int_mask_state ; state.int_wai_state ; state.int_accb_state ; state.int_acca_state ; state.int_cc_state ; state.int_ixh_state ; state.int_ixl_state ; state.int_pch_state ; state.int_pcl_state ; state.rts_lo_state ; state.rts_hi_state ; state.bsr1_state ; state.bsr_state ; state.branch_state ; state.jsr1_state ; state.jsr_state ; state.jmp_state ; state.mul7_state ; state.mul6_state ; state.mul5_state ; state.mul4_state ; state.mul3_state ; state.mul2_state ; state.mul1_state ; state.mul0_state ; state.muld_state ; state.mulea_state ; state.mul_state ; state.error_state ; state.halt_state ; state.execute_state ; state.write16_state ; state.write8_state ; state.immediate16_state ; state.read16_state ; state.read8_state ; state.indexed_state ; state.extended_state ; state.decode_state ; state.fetch_state ; state.reset_state ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; state.reset_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 0                 ;
; state.fetch_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 1                 ; 1                 ;
; state.decode_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 1                  ; 0                 ; 1                 ;
; state.extended_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 1                    ; 0                  ; 0                 ; 1                 ;
; state.indexed_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 1                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read8_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 1                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read16_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 1                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.immediate16_state ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 1                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write8_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 1                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write16_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 1                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.execute_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 1                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.halt_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 1                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.error_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 1                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mulea_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.muld_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul0_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul2_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul3_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul4_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul5_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul6_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul7_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jmp_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.branch_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 1                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 1               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_hi_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_lo_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_wai_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 1                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_mask_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 1                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 1               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pula_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.psha_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_lo_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_hi_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_lo_state     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_hi_state     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_lo_state     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_hi_state     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; wb_acia:uart0|miniUART:my_uart|StatReg[2,3] ; Stuck at GND due to stuck port data_in ;
; wb_cpu01:cpu|cpu01:cpu0|nmi_req             ; Stuck at GND due to stuck port data_in ;
; wb_cpu01:cpu|cpu01:cpu0|nmi_ack             ; Stuck at GND due to stuck port data_in ;
; wb_cpu01:cpu|cpu01:cpu0|iv[2]               ; Stuck at VCC due to stuck port data_in ;
; wb_ram:dram|ics                             ; Merged with wb_ram:dram|ibe[0]         ;
; wb_cpu01:cpu|cpu01:cpu0|state.halt_state    ; Lost fanout                            ;
; wb_cpu01:cpu|cpu01:cpu0|state.error_state   ; Stuck at GND due to stuck port data_in ;
; wb_ram:dram|State.Addr                      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9       ;                                        ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+---------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                         ;
+---------------------------------+---------------------------+----------------------------------------------------------------+
; wb_cpu01:cpu|cpu01:cpu0|nmi_req ; Stuck at GND              ; wb_cpu01:cpu|cpu01:cpu0|nmi_ack, wb_cpu01:cpu|cpu01:cpu0|iv[2] ;
;                                 ; due to stuck port data_in ;                                                                ;
+---------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 414   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 70    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 280   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|tmpTRegE             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_lpm_rom:rom|nadr[3]                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_lpm_ram:bram|nadr[6]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|TBuff[6]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |wb_cyclone_cpu68|\clkgen:clkcntr[2]                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|ClkUnit:ClkDiv|\DivClk:Count[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|ClkUnit:ClkDiv|\DivClk:Count[6]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|TxParity             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|Load                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|RxUnit:RxDev|DataOut[6]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|CtrlReg[5]                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|ClkUnit:ClkDiv|\DivClk16:Cnt16[4] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|accb[6]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|xreg[0]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|xreg[8]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|md[15]                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|md[6]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|acca[0]                                  ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|TReg[3]              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|RxUnit:RxDev|RxState[3]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|RxUnit:RxDev|ShtReg[1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev|TxState              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|alu_ctrl.alu_adc                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|alu_ctrl.alu_clv                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|state                                    ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|state                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|state                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector10                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector49                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector28                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector38                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|state                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |wb_cyclone_cpu68|wb_acia:uart0|miniUART:my_uart|RxUnit:RxDev|CntIni               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector13                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector142                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector155                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector52                               ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector20                               ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector169                              ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |wb_cyclone_cpu68|wb_cpu01:cpu|cpu01:cpu0|Selector174                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block|altsyncram_la01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram|altsyncram:ram_block|altsyncram_lk71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_lpm_rom:rom ;
+----------------+--------------+-----------------------------+
; Parameter Name ; Value        ; Type                        ;
+----------------+--------------+-----------------------------+
; lpm_width      ; 8            ; Signed Integer              ;
; lpm_widthad    ; 11           ; Signed Integer              ;
; lpm_file       ; cpu01mon.hex ; String                      ;
; lpm_family     ; CYCLONE      ; String                      ;
+----------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_lpm_rom:rom|LPM_ROM:rom0 ;
+------------------------+--------------+----------------------------------+
; Parameter Name         ; Value        ; Type                             ;
+------------------------+--------------+----------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                   ;
; LPM_WIDTHAD            ; 11           ; Signed Integer                   ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                   ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                          ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                          ;
; LPM_FILE               ; cpu01mon.hex ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                   ;
+------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_lpm_ram:bram ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; lpm_width      ; 8       ; Signed Integer                    ;
; lpm_widthad    ; 7       ; Signed Integer                    ;
; lpm_family     ; CYCLONE ; String                            ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram ;
+------------------------+--------------+--------------------------------------------+
; Parameter Name         ; Value        ; Type                                       ;
+------------------------+--------------+--------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                             ;
; LPM_WIDTHAD            ; 7            ; Signed Integer                             ;
; LPM_NUMWORDS           ; 0            ; Signed Integer                             ;
; LPM_INDATA             ; REGISTERED   ; Untyped                                    ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                    ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped                                    ;
; LPM_FILE               ; UNUSED       ; Untyped                                    ;
; USE_EAB                ; ON           ; Untyped                                    ;
; DEVICE_FAMILY          ; Cyclone II   ; Untyped                                    ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                             ;
+------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_ram:dram ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; ram_width      ; 8     ; Signed Integer                  ;
; ram_widthad    ; 15    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; port_width     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; port_width     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; port_width     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_ioport:pio0|ioport:portx3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; port_width     ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_acia:uart0"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rtsn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctsn ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_cpu01:cpu|cpu01:cpu0"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; test_alu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_cc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "wb_cpu01:cpu"  ;
+---------+-------+----------+--------------+
; Port    ; Type  ; Severity ; Details      ;
+---------+-------+----------+--------------+
; halt_i  ; Input ; Info     ; Stuck at GND ;
; irq_icf ; Input ; Info     ; Stuck at GND ;
; irq_ocf ; Input ; Info     ; Stuck at GND ;
; irq_tof ; Input ; Info     ; Stuck at GND ;
; irq_sci ; Input ; Info     ; Stuck at GND ;
; nmi_i   ; Input ; Info     ; Stuck at GND ;
+---------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jan 12 09:27:42 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off System6801 -c wb_cyclone_cpu68
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 3 design units, including 1 entities, in source file cyclone_devkit/wb_cyclone_cpu68.vhd
    Info (12022): Found design unit 1: my_local_pkg
    Info (12022): Found design unit 2: wb_cyclone_cpu68-bhv_wb_cyclone_cpu68
    Info (12023): Found entity 1: wb_cyclone_cpu68
Info (12021): Found 2 design units, including 1 entities, in source file roms/wb_rom.vhd
    Info (12022): Found design unit 1: wb_rom-bhv_wb_rom
    Info (12023): Found entity 1: wb_rom
Info (12021): Found 2 design units, including 1 entities, in source file roms/wb_lpm_rom.vhd
    Info (12022): Found design unit 1: wb_lpm_rom-bhv_wb_lpm_rom
    Info (12023): Found entity 1: wb_lpm_rom
Info (12021): Found 2 design units, including 1 entities, in source file rams/wb_ram.vhd
    Info (12022): Found design unit 1: wb_ram-bhv_wb_ram
    Info (12023): Found entity 1: wb_ram
Info (12021): Found 2 design units, including 1 entities, in source file rams/wb_lpm_ram.vhd
    Info (12022): Found design unit 1: wb_lpm_ram-bhv_wb_lpm_ram
    Info (12023): Found entity 1: wb_lpm_ram
Info (12021): Found 2 design units, including 1 entities, in source file miniuart/acia/wb_acia.vhd
    Info (12022): Found design unit 1: wb_acia-bhv_wb_acia
    Info (12023): Found entity 1: wb_acia
Info (12021): Found 2 design units, including 1 entities, in source file miniuart/acia/txunit.vhd
    Info (12022): Found design unit 1: TxUnit-Behaviour
    Info (12023): Found entity 1: TxUnit
Info (12021): Found 2 design units, including 1 entities, in source file miniuart/acia/rxunit.vhd
    Info (12022): Found design unit 1: RxUnit-Behaviour
    Info (12023): Found entity 1: RxUnit
Info (12021): Found 2 design units, including 1 entities, in source file miniuart/acia/miniuart.vhd
    Info (12022): Found design unit 1: miniUART-uart
    Info (12023): Found entity 1: miniUART
Info (12021): Found 2 design units, including 1 entities, in source file miniuart/acia/clkunit.vhd
    Info (12022): Found design unit 1: ClkUnit-Behaviour
    Info (12023): Found entity 1: ClkUnit
Info (12021): Found 2 design units, including 1 entities, in source file ioport/wb_ioport.vhd
    Info (12022): Found design unit 1: wb_ioport-bhv_wb_ioport
    Info (12023): Found entity 1: wb_ioport
Info (12021): Found 2 design units, including 1 entities, in source file ioport/ioport.vhd
    Info (12022): Found design unit 1: ioport-ioport_arch
    Info (12023): Found entity 1: ioport
Info (12021): Found 2 design units, including 1 entities, in source file cpu01/wb_cpu01.vhd
    Info (12022): Found design unit 1: wb_cpu01-bhv_wb_cpu01
    Info (12023): Found entity 1: wb_cpu01
Info (12021): Found 2 design units, including 1 entities, in source file cpu01/cpu01.vhd
    Info (12022): Found design unit 1: cpu01-CPU_ARCH
    Info (12023): Found entity 1: cpu01
Info (12127): Elaborating entity "wb_cyclone_cpu68" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at wb_cyclone_cpu68.vhd(341): object "RTSn" assigned a value but never read
Warning (10492): VHDL Process Statement warning at wb_cyclone_cpu68.vhd(620): signal "nReset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "FSE_A[1..0]" at wb_cyclone_cpu68.vhd(81)
Info (12128): Elaborating entity "wb_cpu01" for hierarchy "wb_cpu01:cpu"
Warning (10036): Verilog HDL or VHDL warning at wb_cpu01.vhd(88): object "test_alu" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at wb_cpu01.vhd(89): object "test_cc" assigned a value but never read
Info (12128): Elaborating entity "cpu01" for hierarchy "wb_cpu01:cpu|cpu01:cpu0"
Info (12128): Elaborating entity "wb_lpm_rom" for hierarchy "wb_lpm_rom:rom"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "wb_lpm_rom:rom|LPM_ROM:rom0"
Info (12130): Elaborated megafunction instantiation "wb_lpm_rom:rom|LPM_ROM:rom0"
Info (12133): Instantiated megafunction "wb_lpm_rom:rom|LPM_ROM:rom0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
    Info (12134): Parameter "LPM_NUMWORDS" = "0"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "cpu01mon.hex"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ROM"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "CYCLONE"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altrom" for hierarchy "wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom"
Info (12131): Elaborated megafunction instantiation "wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom", which is child of megafunction instantiation "wb_lpm_rom:rom|LPM_ROM:rom0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "wb_lpm_rom:rom|LPM_ROM:rom0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_la01.tdf
    Info (12023): Found entity 1: altsyncram_la01
Info (12128): Elaborating entity "altsyncram_la01" for hierarchy "wb_lpm_rom:rom|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block|altsyncram_la01:auto_generated"
Warning (113007): Byte addressed memory initialization file "cpu01mon.hex" was read in the word-addressed format
Warning (113015): Width of data items in "cpu01mon.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10
    Warning (113009): Data at line (1) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (2) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (3) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (4) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (5) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (6) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (7) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (8) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (9) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (10) of memory initialization file "cpu01mon.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info (12128): Elaborating entity "wb_lpm_ram" for hierarchy "wb_lpm_ram:bram"
Info (12128): Elaborating entity "LPM_RAM_DQ" for hierarchy "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram"
Info (12130): Elaborated megafunction instantiation "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram"
Info (12133): Instantiated megafunction "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "7"
    Info (12134): Parameter "LPM_NUMWORDS" = "0"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_FILE" = "UNUSED"
    Info (12134): Parameter "LPM_TYPE" = "LPM_RAM_DQ"
    Info (12134): Parameter "USE_EAB" = "ON"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "CYCLONE"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "altram" for hierarchy "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram"
Warning (287001): Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info (12131): Elaborated megafunction instantiation "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram", which is child of megafunction instantiation "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram|altsyncram:ram_block"
Info (12131): Elaborated megafunction instantiation "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lk71.tdf
    Info (12023): Found entity 1: altsyncram_lk71
Info (12128): Elaborating entity "altsyncram_lk71" for hierarchy "wb_lpm_ram:bram|LPM_RAM_DQ:\gen:0:ram|altram:sram|altsyncram:ram_block|altsyncram_lk71:auto_generated"
Info (12128): Elaborating entity "wb_ram" for hierarchy "wb_ram:dram"
Warning (10036): Verilog HDL or VHDL warning at wb_ram.vhd(64): object "ioe" assigned a value but never read
Info (12128): Elaborating entity "wb_ioport" for hierarchy "wb_ioport:pio0"
Info (12128): Elaborating entity "ioport" for hierarchy "wb_ioport:pio0|ioport:portx0"
Info (12128): Elaborating entity "wb_acia" for hierarchy "wb_acia:uart0"
Info (12128): Elaborating entity "miniUART" for hierarchy "wb_acia:uart0|miniUART:my_uart"
Info (12128): Elaborating entity "ClkUnit" for hierarchy "wb_acia:uart0|miniUART:my_uart|ClkUnit:ClkDiv"
Info (12128): Elaborating entity "TxUnit" for hierarchy "wb_acia:uart0|miniUART:my_uart|TxUnit:TxDev"
Info (12128): Elaborating entity "RxUnit" for hierarchy "wb_acia:uart0|miniUART:my_uart|RxUnit:RxDev"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "wb_lpm_rom:rom|lpm_rom:rom0|otri[0]" feeding internal logic into a wire
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "PROTO2_IO[39]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PROTO2_IO[0]" has no driver
    Warning (13040): Bidir "PROTO2_IO[1]" has no driver
    Warning (13040): Bidir "PROTO2_IO[2]" has no driver
    Warning (13040): Bidir "PROTO2_IO[3]" has no driver
    Warning (13040): Bidir "PROTO2_IO[4]" has no driver
    Warning (13040): Bidir "PROTO2_IO[5]" has no driver
    Warning (13040): Bidir "PROTO2_IO[6]" has no driver
    Warning (13040): Bidir "PROTO2_IO[7]" has no driver
    Warning (13040): Bidir "PROTO2_IO[8]" has no driver
    Warning (13040): Bidir "PROTO2_IO[9]" has no driver
    Warning (13040): Bidir "PROTO2_IO[10]" has no driver
    Warning (13040): Bidir "PROTO2_IO[11]" has no driver
    Warning (13040): Bidir "PROTO2_IO[12]" has no driver
    Warning (13040): Bidir "PROTO2_IO[13]" has no driver
    Warning (13040): Bidir "PROTO2_IO[14]" has no driver
    Warning (13040): Bidir "PROTO2_IO[15]" has no driver
    Warning (13040): Bidir "PROTO2_IO[16]" has no driver
    Warning (13040): Bidir "PROTO2_IO[17]" has no driver
    Warning (13040): Bidir "PROTO2_IO[18]" has no driver
    Warning (13040): Bidir "PROTO2_IO[19]" has no driver
    Warning (13040): Bidir "PROTO2_IO[20]" has no driver
    Warning (13040): Bidir "PROTO2_IO[21]" has no driver
    Warning (13040): Bidir "PROTO2_IO[22]" has no driver
    Warning (13040): Bidir "PROTO2_IO[23]" has no driver
    Warning (13040): Bidir "PROTO2_IO[24]" has no driver
    Warning (13040): Bidir "PROTO2_IO[25]" has no driver
    Warning (13040): Bidir "PROTO2_IO[26]" has no driver
    Warning (13040): Bidir "PROTO2_IO[27]" has no driver
    Warning (13040): Bidir "PROTO2_IO[28]" has no driver
    Warning (13040): Bidir "PROTO2_IO[29]" has no driver
    Warning (13040): Bidir "PROTO2_IO[30]" has no driver
    Warning (13040): Bidir "PROTO2_IO[31]" has no driver
    Warning (13040): Bidir "PROTO2_IO[32]" has no driver
    Warning (13040): Bidir "PROTO2_IO[33]" has no driver
    Warning (13040): Bidir "PROTO2_IO[34]" has no driver
    Warning (13040): Bidir "PROTO2_IO[35]" has no driver
    Warning (13040): Bidir "PROTO2_IO[36]" has no driver
    Warning (13040): Bidir "PROTO2_IO[37]" has no driver
    Warning (13040): Bidir "PROTO2_IO[38]" has no driver
    Warning (13040): Bidir "PROTO2_IO[40]" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[0]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[0]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[0]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[1]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[1]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[1]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[2]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[2]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[2]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[3]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[3]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[3]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[4]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[4]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[4]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[5]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[5]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[5]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[6]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[6]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[6]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ram:dram|ram_dat[7]" to the node "DAT_I" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx0|port_io[7]" to the node "wb_ioport:pio0|ioport:portx0|data_out" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "wb_ioport:pio0|ioport:portx1|port_io[7]" to the node "wb_ioport:pio0|ioport:portx1|data_out" into an OR gate
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "PROTO2_IO[39]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FSE_A[0]" is stuck at GND
    Warning (13410): Pin "FSE_A[1]" is stuck at GND
    Warning (13410): Pin "FSE_A[17]" is stuck at GND
    Warning (13410): Pin "FSE_A[18]" is stuck at GND
    Warning (13410): Pin "FSE_A[19]" is stuck at GND
    Warning (13410): Pin "FSE_A[20]" is stuck at GND
    Warning (13410): Pin "FSE_A[21]" is stuck at GND
    Warning (13410): Pin "FSE_A[22]" is stuck at GND
    Warning (13410): Pin "SRAM_BE_N[1]" is stuck at VCC
    Warning (13410): Pin "SRAM_BE_N[2]" is stuck at VCC
    Warning (13410): Pin "SRAM_BE_N[3]" is stuck at VCC
    Warning (13410): Pin "TXD[2]" is stuck at VCC
    Warning (13410): Pin "RTS[1]" is stuck at VCC
    Warning (13410): Pin "FLASH_CS_N" is stuck at VCC
    Warning (13410): Pin "FLASH_OE_N" is stuck at VCC
    Warning (13410): Pin "FLASH_RW_N" is stuck at VCC
    Warning (13410): Pin "ENET_BE_N[0]" is stuck at VCC
    Warning (13410): Pin "ENET_BE_N[1]" is stuck at VCC
    Warning (13410): Pin "ENET_BE_N[2]" is stuck at VCC
    Warning (13410): Pin "ENET_BE_N[3]" is stuck at VCC
    Warning (13410): Pin "ENET_ADS_N" is stuck at VCC
    Warning (13410): Pin "ENET_AEN" is stuck at VCC
    Warning (13410): Pin "ENET_CYCLE_N" is stuck at VCC
    Warning (13410): Pin "ENET_DATACS_N" is stuck at VCC
    Warning (13410): Pin "ENET_IOR_N" is stuck at VCC
    Warning (13410): Pin "ENET_IOW_N" is stuck at VCC
    Warning (13410): Pin "ENET_LDEV_N" is stuck at VCC
    Warning (13410): Pin "ENET_W_R_N" is stuck at VCC
    Warning (13410): Pin "DTR[1]" is stuck at VCC
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RXD[2]"
    Warning (15610): No output dependent on input pin "CTS[1]"
    Warning (15610): No output dependent on input pin "FLASH_RY_BY_N"
    Warning (15610): No output dependent on input pin "ENET_LCLK"
    Warning (15610): No output dependent on input pin "RI[1]"
    Warning (15610): No output dependent on input pin "DCD[1]"
    Warning (15610): No output dependent on input pin "DSR[1]"
Info (21057): Implemented 1777 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 49 output pins
    Info (21060): Implemented 105 bidirectional pins
    Info (21061): Implemented 1597 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Thu Jan 12 09:27:53 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


