{"Marziyeh Nourian": [["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Xiang Wang": [["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Xiaodong Yu": [["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Wu-chun Feng": [["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017], ["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Michela Becchi": [["Demystifying automata processing: GPUs, FPGAs or Micron's AP?", ["Marziyeh Nourian", "Xiang Wang", "Xiaodong Yu", "Wu-chun Feng", "Michela Becchi"], "https://doi.org/10.1145/3079079.3079100", "ics", 2017]], "Junqiao Qiu": [["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Zhijia Zhao": [["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Bo Wu": [["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Abhinav Vishnu": [["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Shuaiwen Leon Song": [["Enabling scalability-sensitive speculative parallelization for FSM computations", ["Junqiao Qiu", "Zhijia Zhao", "Bo Wu", "Abhinav Vishnu", "Shuaiwen Leon Song"], "https://doi.org/10.1145/3079079.3079082", "ics", 2017]], "Nikhil Hegde": [["SPIRIT: a framework for creating distributed recursive tree applications", ["Nikhil Hegde", "Jianqiao Liu", "Milind Kulkarni"], "https://doi.org/10.1145/3079079.3079095", "ics", 2017]], "Jianqiao Liu": [["SPIRIT: a framework for creating distributed recursive tree applications", ["Nikhil Hegde", "Jianqiao Liu", "Milind Kulkarni"], "https://doi.org/10.1145/3079079.3079095", "ics", 2017]], "Milind Kulkarni": [["SPIRIT: a framework for creating distributed recursive tree applications", ["Nikhil Hegde", "Jianqiao Liu", "Milind Kulkarni"], "https://doi.org/10.1145/3079079.3079095", "ics", 2017]], "Elaheh Sadredini": [["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Reza Rahimi": [["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Ke Wang": [["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Kevin Skadron": [["Frequent subtree mining on the automata processor: challenges and opportunities", ["Elaheh Sadredini", "Reza Rahimi", "Ke Wang", "Kevin Skadron"], "https://doi.org/10.1145/3079079.3079084", "ics", 2017]], "Ahmad Abdelfattah": [["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Azzam Haidar": [["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Stanimire Tomov": [["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Jack J. Dongarra": [["Novel HPC techniques to batch execution of many variable size BLAS computations on GPUs", ["Ahmad Abdelfattah", "Azzam Haidar", "Stanimire Tomov", "Jack J. Dongarra"], "https://doi.org/10.1145/3079079.3079103", "ics", 2017]], "Kyung Hoon Kim": [["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Rahul Boyapati": [["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Jiayi Huang": [["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Yuho Jin": [["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Ki Hwan Yum": [["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Eun Jung Kim": [["Packet coalescing exploiting data redundancy in GPGPU architectures", ["Kyung Hoon Kim", "Rahul Boyapati", "Jiayi Huang", "Yuho Jin", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/3079079.3079088", "ics", 2017]], "Andreas Derler": [["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017]], "Rhaleb Zayer": [["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017], ["Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU", ["Markus Steinberger", "Rhaleb Zayer", "Hans-Peter Seidel"], "https://doi.org/10.1145/3079079.3079086", "ics", 2017]], "Hans-Peter Seidel": [["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017], ["Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU", ["Markus Steinberger", "Rhaleb Zayer", "Hans-Peter Seidel"], "https://doi.org/10.1145/3079079.3079086", "ics", 2017]], "Markus Steinberger": [["Dynamic scheduling for efficient hierarchical sparse matrix operations on the GPU", ["Andreas Derler", "Rhaleb Zayer", "Hans-Peter Seidel", "Markus Steinberger"], "https://doi.org/10.1145/3079079.3079085", "ics", 2017], ["Globally homogeneous, locally adaptive sparse matrix-vector multiplication on the GPU", ["Markus Steinberger", "Rhaleb Zayer", "Hans-Peter Seidel"], "https://doi.org/10.1145/3079079.3079086", "ics", 2017]], "Aleksandar Zlateski": [["Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs", ["Aleksandar Zlateski", "H. Sebastian Seung"], "https://doi.org/10.1145/3079079.3079081", "ics", 2017]], "H. Sebastian Seung": [["Compile-time optimized and statically scheduled N-D convnet primitives for multi-core and many-core (Xeon Phi) CPUs", ["Aleksandar Zlateski", "H. Sebastian Seung"], "https://doi.org/10.1145/3079079.3079081", "ics", 2017]], "Ehsan Totoni": [["HPAT: high performance analytics with scripting ease-of-use", ["Ehsan Totoni", "Todd A. Anderson", "Tatiana Shpeisman"], "https://doi.org/10.1145/3079079.3079099", "ics", 2017]], "Todd A. Anderson": [["HPAT: high performance analytics with scripting ease-of-use", ["Ehsan Totoni", "Todd A. Anderson", "Tatiana Shpeisman"], "https://doi.org/10.1145/3079079.3079099", "ics", 2017]], "Tatiana Shpeisman": [["HPAT: high performance analytics with scripting ease-of-use", ["Ehsan Totoni", "Todd A. Anderson", "Tatiana Shpeisman"], "https://doi.org/10.1145/3079079.3079099", "ics", 2017]], "Diogo Nunes Sampaio": [["Simplification and runtime resolution of data dependence constraints for loop transformations", ["Diogo Nunes Sampaio", "Louis-Noel Pouchet", "Fabrice Rastello"], "https://doi.org/10.1145/3079079.3079098", "ics", 2017]], "Louis-Noel Pouchet": [["Simplification and runtime resolution of data dependence constraints for loop transformations", ["Diogo Nunes Sampaio", "Louis-Noel Pouchet", "Fabrice Rastello"], "https://doi.org/10.1145/3079079.3079098", "ics", 2017]], "Fabrice Rastello": [["Simplification and runtime resolution of data dependence constraints for loop transformations", ["Diogo Nunes Sampaio", "Louis-Noel Pouchet", "Fabrice Rastello"], "https://doi.org/10.1145/3079079.3079098", "ics", 2017]], "Suyash Gupta": [["Optimizing recursive task parallel programs", ["Suyash Gupta", "Rahul Shrivastava", "V. Krishna Nandivada"], "https://doi.org/10.1145/3079079.3079102", "ics", 2017]], "Rahul Shrivastava": [["Optimizing recursive task parallel programs", ["Suyash Gupta", "Rahul Shrivastava", "V. Krishna Nandivada"], "https://doi.org/10.1145/3079079.3079102", "ics", 2017]], "V. Krishna Nandivada": [["Optimizing recursive task parallel programs", ["Suyash Gupta", "Rahul Shrivastava", "V. Krishna Nandivada"], "https://doi.org/10.1145/3079079.3079102", "ics", 2017]], "Kaixi Hou": [["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Weifeng Liu": [["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Hao Wang": [["Fast segmented sort on GPUs", ["Kaixi Hou", "Weifeng Liu", "Hao Wang", "Wu-chun Feng"], "https://doi.org/10.1145/3079079.3079105", "ics", 2017]], "Rakshith Kunchum": [["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Ankur Chaudhry": [["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Aravind Sukumaran-Rajam": [["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Qingpeng Niu": [["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Israt Nisa": [["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "P. Sadayappan": [["On improving performance of sparse matrix-matrix multiplication on GPUs", ["Rakshith Kunchum", "Ankur Chaudhry", "Aravind Sukumaran-Rajam", "Qingpeng Niu", "Israt Nisa", "P. Sadayappan"], "https://doi.org/10.1145/3079079.3079106", "ics", 2017]], "Ke-ren Zhou": [["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Guangming Tan": [["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Xiuxia Zhang": [["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Chaowei Wang": [["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Ninghui Sun": [["A performance analysis framework for exploiting GPU microarchitectural capability", ["Ke-ren Zhou", "Guangming Tan", "Xiuxia Zhang", "Chaowei Wang", "Ninghui Sun"], "https://doi.org/10.1145/3079079.3079083", "ics", 2017]], "Jiawen Sun": [["GraphGrind: addressing load imbalance of graph partitioning", ["Jiawen Sun", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/3079079.3079097", "ics", 2017]], "Hans Vandierendonck": [["GraphGrind: addressing load imbalance of graph partitioning", ["Jiawen Sun", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/3079079.3079097", "ics", 2017]], "Dimitrios S. Nikolopoulos": [["GraphGrind: addressing load imbalance of graph partitioning", ["Jiawen Sun", "Hans Vandierendonck", "Dimitrios S. Nikolopoulos"], "https://doi.org/10.1145/3079079.3079097", "ics", 2017]], "Juan J. Galvez": [["Automatic topology mapping of diverse large-scale parallel applications", ["Juan J. Galvez", "Nikhil Jain", "Laxmikant V. Kale"], "https://doi.org/10.1145/3079079.3079104", "ics", 2017]], "Nikhil Jain": [["Automatic topology mapping of diverse large-scale parallel applications", ["Juan J. Galvez", "Nikhil Jain", "Laxmikant V. Kale"], "https://doi.org/10.1145/3079079.3079104", "ics", 2017]], "Laxmikant V. Kale": [["Automatic topology mapping of diverse large-scale parallel applications", ["Juan J. Galvez", "Nikhil Jain", "Laxmikant V. Kale"], "https://doi.org/10.1145/3079079.3079104", "ics", 2017]], "Seongdae Yu": [["Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems", ["Seongdae Yu", "Seongbeom Park", "Woongki Baek"], "https://doi.org/10.1145/3079079.3079092", "ics", 2017]], "Seongbeom Park": [["Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems", ["Seongdae Yu", "Seongbeom Park", "Woongki Baek"], "https://doi.org/10.1145/3079079.3079092", "ics", 2017]], "Woongki Baek": [["Design and implementation of bandwidth-aware memory placement and migration policies for heterogeneous memory systems", ["Seongdae Yu", "Seongbeom Park", "Woongki Baek"], "https://doi.org/10.1145/3079079.3079092", "ics", 2017]], "Xi-Yue Xiang": [["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Wentao Shi": [["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Saugata Ghose": [["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Lu Peng": [["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Onur Mutlu": [["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "Nian-Feng Tzeng": [["Carpool: a bufferless on-chip network supporting adaptive multicast and hotspot alleviation", ["Xi-Yue Xiang", "Wentao Shi", "Saugata Ghose", "Lu Peng", "Onur Mutlu", "Nian-Feng Tzeng"], "https://doi.org/10.1145/3079079.3079090", "ics", 2017]], "J. Ruben Titos Gil": [["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Antonio Flores": [["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Ricardo Fernandez Pascual": [["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Alberto Ros": [["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Manuel E. Acacio": [["Way-combining directory: an adaptive and scalable low-cost coherence directory", ["J. Ruben Titos Gil", "Antonio Flores", "Ricardo Fernandez Pascual", "Alberto Ros", "Manuel E. Acacio"], "https://doi.org/10.1145/3079079.3079096", "ics", 2017]], "Sicong Zhuang": [["Iteration-fusing conjugate gradient", ["Sicong Zhuang", "Marc Casas"], "https://doi.org/10.1145/3079079.3079091", "ics", 2017]], "Marc Casas": [["Iteration-fusing conjugate gradient", ["Sicong Zhuang", "Marc Casas"], "https://doi.org/10.1145/3079079.3079091", "ics", 2017], ["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Antonio J. Pena": [["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Vicenc Beltran": [["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Carsten Clauss": [["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Thomas Moschny": [["Supporting automatic recovery in offloaded distributed programming models through MPI-3 techniques", ["Antonio J. Pena", "Vicenc Beltran", "Carsten Clauss", "Thomas Moschny"], "https://doi.org/10.1145/3079079.3079093", "ics", 2017]], "Aurangzeb": [["HiPA: history-based piecewise approximation for functions", ["Aurangzeb", "Rudolf Eigenmann"], "https://doi.org/10.1145/3079079.3079107", "ics", 2017]], "Rudolf Eigenmann": [["HiPA: history-based piecewise approximation for functions", ["Aurangzeb", "Rudolf Eigenmann"], "https://doi.org/10.1145/3079079.3079107", "ics", 2017]], "Peng Jiang": [["Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation", ["Peng Jiang", "Gagan Agrawal"], "https://doi.org/10.1145/3079079.3079080", "ics", 2017]], "Gagan Agrawal": [["Efficient SIMD and MIMD parallelization of hash-based aggregation by conflict mitigation", ["Peng Jiang", "Gagan Agrawal"], "https://doi.org/10.1145/3079079.3079080", "ics", 2017]], "Joao P. L. de Carvalho": [["Revisiting phased transactional memory", ["Joao P. L. de Carvalho", "Guido Araujo", "Alexandro Baldassin"], "https://doi.org/10.1145/3079079.3079094", "ics", 2017]], "Guido Araujo": [["Revisiting phased transactional memory", ["Joao P. L. de Carvalho", "Guido Araujo", "Alexandro Baldassin"], "https://doi.org/10.1145/3079079.3079094", "ics", 2017]], "Alexandro Baldassin": [["Revisiting phased transactional memory", ["Joao P. L. de Carvalho", "Guido Araujo", "Alexandro Baldassin"], "https://doi.org/10.1145/3079079.3079094", "ics", 2017]], "Haikun Liu": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Yujie Chen": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Xiaofei Liao": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Hai Jin": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017], ["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Bingsheng He": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Long Zheng": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Rentong Guo": [["Hardware/software cooperative caching for hybrid DRAM/NVM memory architectures", ["Haikun Liu", "Yujie Chen", "Xiaofei Liao", "Hai Jin", "Bingsheng He", "Long Zheng", "Rentong Guo"], "https://doi.org/10.1145/3079079.3079089", "ics", 2017]], "Xuanhua Shi": [["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Ming Li": [["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Wei Liu": [["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Chen Yu": [["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Yong Chen": [["SSDUP: a traffic-aware ssd burst buffer for HPC systems", ["Xuanhua Shi", "Ming Li", "Wei Liu", "Hai Jin", "Chen Yu", "Yong Chen"], "https://doi.org/10.1145/3079079.3079087", "ics", 2017]], "Cristobal Ortega": [["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Miquel Moreto": [["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Ramon Bertran": [["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Alper Buyuktosunoglu": [["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Alexandre E. Eichenberger": [["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]], "Pradip Bose": [["libPRISM: an intelligent adaptation of prefetch and SMT levels", ["Cristobal Ortega", "Miquel Moreto", "Marc Casas", "Ramon Bertran", "Alper Buyuktosunoglu", "Alexandre E. Eichenberger", "Pradip Bose"], "https://doi.org/10.1145/3079079.3079101", "ics", 2017]]}