INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DemoTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Input_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Led2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Led2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/Output_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Begin_End
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScriptMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UARTTransmitter
INFO: [VRFC 10-311] analyzing module UARTReceiver
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sources_1/new/clock_frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OWEN/Undergraduate/2Autumn/DigitalLogic/Project/HDL_Framework/GenshinKitchen.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
