$date
	Wed Jan 28 22:09:59 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 2 $ op [1:0] $end
$scope module dut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 2 ' op [1:0] $end
$var reg 4 ( y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 (
b0 '
b10 &
b11 %
b0 $
b10 #
b11 "
b101 !
$end
#10000
b110 !
b110 (
b1 $
b1 '
b1 #
b1 &
b111 "
b111 %
#20000
b1 !
b1 (
b10 $
b10 '
b11 #
b11 &
b101 "
b101 %
#30000
b1111 !
b1111 (
b11 $
b11 '
b110 #
b110 &
b1001 "
b1001 %
#40000
