Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 12 19:04:23 2020
| Host         : LAPTOP-7SLKK6BV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_gige_timing_summary_routed.rpt -pb top_gige_timing_summary_routed.pb -rpx top_gige_timing_summary_routed.rpx -warn_on_violation
| Design       : top_gige
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.819        0.000                      0                  626        0.133        0.000                      0                  626        2.000        0.000                       0                   306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 10.000}       20.000          50.000          
  clk_out1_pll_clk_125    {0.000 4.000}        8.000           125.000         
    clk_out1_clk_125_gen  {2.000 6.000}        8.000           125.000         
    clkfbout_clk_125_gen  {0.000 4.000}        8.000           125.000         
  clkfbout_pll_clk_125    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         7.000        0.000                       0                     1  
  clk_out1_pll_clk_125          5.938        0.000                      0                   38        0.265        0.000                      0                   38        2.000        0.000                       0                    22  
    clk_out1_clk_125_gen        3.819        0.000                      0                  588        0.133        0.000                      0                  588        3.500        0.000                       0                   277  
    clkfbout_clk_125_gen                                                                                                                                                    6.408        0.000                       0                     3  
  clkfbout_pll_clk_125                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_clk_125
  To Clock:  clk_out1_pll_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.375ns (68.554%)  route 0.631ns (31.446%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.293 r  phy_rst_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.293    phy_rst_cnt_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.558 r  phy_rst_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.558    phy_rst_cnt_reg[16]_i_1_n_6
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[17]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 1.310ns (67.501%)  route 0.631ns (32.499%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.293 r  phy_rst_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.293    phy_rst_cnt_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.493 r  phy_rst_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.493    phy_rst_cnt_reg[16]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[18]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 1.291ns (67.180%)  route 0.631ns (32.820%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.293 r  phy_rst_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.293    phy_rst_cnt_reg[12]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.474 r  phy_rst_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.474    phy_rst_cnt_reg[16]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[16]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.277ns (66.939%)  route 0.631ns (33.061%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.460 r  phy_rst_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.460    phy_rst_cnt_reg[12]_i_1_n_6
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[13]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 1.272ns (66.852%)  route 0.631ns (33.148%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.455 r  phy_rst_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.455    phy_rst_cnt_reg[12]_i_1_n_4
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[15]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.455    
  -------------------------------------------------------------------
                         slack                                  6.041    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.212ns (65.773%)  route 0.631ns (34.227%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.395 r  phy_rst_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.395    phy_rst_cnt_reg[12]_i_1_n_5
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[14]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.193ns (65.416%)  route 0.631ns (34.584%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 7.104 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.195 r  phy_rst_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.195    phy_rst_cnt_reg[8]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.376 r  phy_rst_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.376    phy_rst_cnt_reg[12]_i_1_n_7
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.327     7.104    clk_125
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[12]/C
                         clock pessimism              0.418     7.523    
                         clock uncertainty           -0.085     7.438    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.059     7.497    phy_rst_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.497    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 1.179ns (65.149%)  route 0.631ns (34.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 7.105 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.362 r  phy_rst_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.362    phy_rst_cnt_reg[8]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.328     7.105    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[9]/C
                         clock pessimism              0.418     7.524    
                         clock uncertainty           -0.085     7.439    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.059     7.498    phy_rst_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 1.174ns (65.052%)  route 0.631ns (34.948%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 7.105 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.357 r  phy_rst_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.357    phy_rst_cnt_reg[8]_i_1_n_4
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.328     7.105    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[11]/C
                         clock pessimism              0.418     7.524    
                         clock uncertainty           -0.085     7.439    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.059     7.498    phy_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 phy_rst_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_pll_clk_125 rise@8.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 1.114ns (63.850%)  route 0.631ns (36.150%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 7.105 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -1.969    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.888 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.440    -0.447    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.379    -0.068 r  phy_rst_cnt_reg[3]/Q
                         net (fo=1, routed)           0.631     0.562    phy_rst_cnt_reg_n_0_[3]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.437     0.999 r  phy_rst_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.999    phy_rst_cnt_reg[0]_i_2_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.097 r  phy_rst_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.097    phy_rst_cnt_reg[4]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.297 r  phy_rst_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.297    phy_rst_cnt_reg[8]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      8.000     8.000 r  
    W19                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416     9.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     4.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     5.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     5.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.328     7.105    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[10]/C
                         clock pessimism              0.418     7.524    
                         clock uncertainty           -0.085     7.439    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.059     7.498    phy_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  6.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.499    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  phy_rst_cnt_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.240    phy_rst_cnt_reg_n_0_[2]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.129 r  phy_rst_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.129    phy_rst_cnt_reg[0]_i_2_n_5
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.868    -0.736    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[2]/C
                         clock pessimism              0.238    -0.499    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.394    phy_rst_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.500    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  phy_rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.241    phy_rst_cnt_reg_n_0_[10]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.130 r  phy_rst_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.130    phy_rst_cnt_reg[8]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.867    -0.737    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[10]/C
                         clock pessimism              0.238    -0.500    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.395    phy_rst_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.170%)  route 0.118ns (31.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.500    clk_125
    SLICE_X0Y113         FDRE                                         r  phy_rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  phy_rst_cnt_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.241    phy_rst_cnt_reg_n_0_[6]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.130 r  phy_rst_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.130    phy_rst_cnt_reg[4]_i_1_n_5
    SLICE_X0Y113         FDRE                                         r  phy_rst_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.867    -0.737    clk_125
    SLICE_X0Y113         FDRE                                         r  phy_rst_cnt_reg[6]/C
                         clock pessimism              0.238    -0.500    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.395    phy_rst_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.252ns (64.150%)  route 0.141ns (35.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.501    clk_125
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  phy_rst_cnt_reg[18]/Q
                         net (fo=3, routed)           0.141    -0.219    phy_rst_n_OBUF
    SLICE_X0Y116         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.108 r  phy_rst_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.108    phy_rst_cnt_reg[16]_i_1_n_5
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.739    clk_125
    SLICE_X0Y116         FDRE                                         r  phy_rst_cnt_reg[18]/C
                         clock pessimism              0.239    -0.501    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.105    -0.396    phy_rst_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.499    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  phy_rst_cnt_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.240    phy_rst_cnt_reg_n_0_[2]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.096 r  phy_rst_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.096    phy_rst_cnt_reg[0]_i_2_n_4
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.868    -0.736    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[3]/C
                         clock pessimism              0.238    -0.499    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.394    phy_rst_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.500    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  phy_rst_cnt_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.241    phy_rst_cnt_reg_n_0_[10]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.097 r  phy_rst_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.097    phy_rst_cnt_reg[8]_i_1_n_4
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.867    -0.737    clk_125
    SLICE_X0Y114         FDRE                                         r  phy_rst_cnt_reg[11]/C
                         clock pessimism              0.238    -0.500    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.395    phy_rst_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.285ns (70.779%)  route 0.118ns (29.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.500    clk_125
    SLICE_X0Y113         FDRE                                         r  phy_rst_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  phy_rst_cnt_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.241    phy_rst_cnt_reg_n_0_[6]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.097 r  phy_rst_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.097    phy_rst_cnt_reg[4]_i_1_n_4
    SLICE_X0Y113         FDRE                                         r  phy_rst_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.867    -0.737    clk_125
    SLICE_X0Y113         FDRE                                         r  phy_rst_cnt_reg[7]/C
                         clock pessimism              0.238    -0.500    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.395    phy_rst_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.650%)  route 0.166ns (39.350%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.499    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.358 f  phy_rst_cnt_reg[0]/Q
                         net (fo=1, routed)           0.166    -0.192    phy_rst_cnt_reg_n_0_[0]
    SLICE_X0Y112         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  phy_rst_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.147    phy_rst_cnt[0]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.077 r  phy_rst_cnt_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.077    phy_rst_cnt_reg[0]_i_2_n_7
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.868    -0.736    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[0]/C
                         clock pessimism              0.238    -0.499    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.394    phy_rst_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.251ns (58.820%)  route 0.176ns (41.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.597    -0.499    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  phy_rst_cnt_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.182    phy_rst_cnt_reg_n_0_[1]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.072 r  phy_rst_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.072    phy_rst_cnt_reg[0]_i_2_n_6
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.868    -0.736    clk_125
    SLICE_X0Y112         FDRE                                         r  phy_rst_cnt_reg[1]/C
                         clock pessimism              0.238    -0.499    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.394    phy_rst_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 phy_rst_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_rst_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_pll_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_clk_125 rise@0.000ns - clk_out1_pll_clk_125 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.251ns (58.820%)  route 0.176ns (41.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     0.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.616 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.121    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.095 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.500    clk_125
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  phy_rst_cnt_reg[13]/Q
                         net (fo=1, routed)           0.176    -0.183    phy_rst_cnt_reg_n_0_[13]
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.073 r  phy_rst_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.073    phy_rst_cnt_reg[12]_i_1_n_6
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_clk_125 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     0.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.634    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.605 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.738    clk_125
    SLICE_X0Y115         FDRE                                         r  phy_rst_cnt_reg[13]/C
                         clock pessimism              0.239    -0.500    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.105    -0.395    phy_rst_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    inst_pll_clk_125/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y115     phy_rst_cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y116     phy_rst_cnt_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y116     phy_rst_cnt_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y116     phy_rst_cnt_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y112     phy_rst_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y112     phy_rst_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X0Y112     phy_rst_cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y112     phy_rst_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y112     phy_rst_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y112     phy_rst_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y112     phy_rst_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y115     phy_rst_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[18]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y116     phy_rst_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y112     phy_rst_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y112     phy_rst_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125_gen
  To Clock:  clk_out1_clk_125_gen

Setup :            0  Failing Endpoints,  Worst Slack        3.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        4.128ns  (logic 2.335ns (56.568%)  route 1.793ns (43.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 9.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 1.514 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.402     1.514    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125     3.639 r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.084     4.723    inst_add_check_sum/rd_data[3]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.105     4.828 r  inst_add_check_sum/checksum_data[3]_i_2/O
                         net (fo=1, routed)           0.709     5.537    inst_add_check_sum/checksum_data[3]_i_2_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.642 r  inst_add_check_sum/checksum_data[3]_i_1/O
                         net (fo=1, routed)           0.000     5.642    inst_add_check_sum/checksum_data[3]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.322     9.099    inst_add_check_sum/clk_out1
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[3]/C
                         clock pessimism              0.401     9.501    
                         clock uncertainty           -0.072     9.429    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.032     9.461    inst_add_check_sum/checksum_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.461    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  3.819    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.982ns  (logic 2.335ns (58.645%)  route 1.647ns (41.355%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 1.514 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.402     1.514    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125     3.639 r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.995     4.634    inst_add_check_sum/rd_data[5]
    SLICE_X8Y122         LUT6 (Prop_lut6_I2_O)        0.105     4.739 r  inst_add_check_sum/checksum_data[5]_i_2/O
                         net (fo=1, routed)           0.652     5.391    inst_add_check_sum/checksum_data[5]_i_2_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.105     5.496 r  inst_add_check_sum/checksum_data[5]_i_1/O
                         net (fo=1, routed)           0.000     5.496    inst_add_check_sum/checksum_data[5]_i_1_n_0
    SLICE_X5Y122         FDRE                                         r  inst_add_check_sum/checksum_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.319     9.096    inst_add_check_sum/clk_out1
    SLICE_X5Y122         FDRE                                         r  inst_add_check_sum/checksum_data_reg[5]/C
                         clock pessimism              0.401     9.498    
                         clock uncertainty           -0.072     9.426    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.030     9.456    inst_add_check_sum/checksum_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.884ns  (logic 2.335ns (60.111%)  route 1.549ns (39.889%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 9.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 1.514 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.402     1.514    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.639 r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.114     4.753    inst_add_check_sum/rd_data[0]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.105     4.858 r  inst_add_check_sum/checksum_data[0]_i_2/O
                         net (fo=1, routed)           0.435     5.294    inst_add_check_sum/checksum_data[0]_i_2_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.399 r  inst_add_check_sum/checksum_data[0]_i_1/O
                         net (fo=1, routed)           0.000     5.399    inst_add_check_sum/checksum_data[0]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.322     9.099    inst_add_check_sum/clk_out1
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[0]/C
                         clock pessimism              0.401     9.501    
                         clock uncertainty           -0.072     9.429    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.033     9.462    inst_add_check_sum/checksum_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.462    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.842ns  (logic 2.335ns (60.773%)  route 1.507ns (39.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 9.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 1.514 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.402     1.514    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     3.639 r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.853     4.492    inst_add_check_sum/rd_data[2]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.105     4.597 r  inst_add_check_sum/checksum_data[2]_i_2/O
                         net (fo=1, routed)           0.654     5.251    inst_add_check_sum/checksum_data[2]_i_2_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.356 r  inst_add_check_sum/checksum_data[2]_i_1/O
                         net (fo=1, routed)           0.000     5.356    inst_add_check_sum/checksum_data[2]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.322     9.099    inst_add_check_sum/clk_out1
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[2]/C
                         clock pessimism              0.401     9.501    
                         clock uncertainty           -0.072     9.429    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.032     9.461    inst_add_check_sum/checksum_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.461    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 inst_gen_frame_ctrl/tx_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.252ns  (logic 0.920ns (28.290%)  route 2.332ns (71.710%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 9.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 1.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.438     1.551    inst_gen_frame_ctrl/CLK
    SLICE_X6Y110         FDRE                                         r  inst_gen_frame_ctrl/tx_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.433     1.984 f  inst_gen_frame_ctrl/tx_cnt_reg[6]/Q
                         net (fo=3, routed)           0.858     2.841    inst_gen_frame_ctrl/tx_cnt_reg__0[6]
    SLICE_X6Y110         LUT4 (Prop_lut4_I3_O)        0.118     2.959 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12/O
                         net (fo=1, routed)           0.374     3.333    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.264     3.597 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10/O
                         net (fo=11, routed)          0.527     4.124    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10_n_0
    SLICE_X8Y110         LUT4 (Prop_lut4_I3_O)        0.105     4.229 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_8/O
                         net (fo=1, routed)           0.573     4.803    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_8_n_0
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.292     9.069    inst_gen_frame_ctrl/CLK
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/CLKARDCLK
                         clock pessimism              0.401     9.471    
                         clock uncertainty           -0.072     9.399    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     8.909    inst_gen_frame_ctrl/tx_cnt_reg_rep
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.791ns  (logic 2.335ns (61.586%)  route 1.456ns (38.414%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 9.099 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 1.514 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.402     1.514    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125     3.639 r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.745     4.384    inst_add_check_sum/rd_data[1]
    SLICE_X8Y119         LUT6 (Prop_lut6_I2_O)        0.105     4.489 r  inst_add_check_sum/checksum_data[1]_i_2/O
                         net (fo=1, routed)           0.711     5.201    inst_add_check_sum/checksum_data[1]_i_2_n_0
    SLICE_X4Y119         LUT6 (Prop_lut6_I0_O)        0.105     5.306 r  inst_add_check_sum/checksum_data[1]_i_1/O
                         net (fo=1, routed)           0.000     5.306    inst_add_check_sum/checksum_data[1]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.322     9.099    inst_add_check_sum/clk_out1
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[1]/C
                         clock pessimism              0.401     9.501    
                         clock uncertainty           -0.072     9.429    
    SLICE_X4Y119         FDRE (Setup_fdre_C_D)        0.030     9.459    inst_add_check_sum/checksum_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 inst_gen_frame_ctrl/tx_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.205ns  (logic 0.920ns (28.704%)  route 2.285ns (71.296%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 9.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 1.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.438     1.551    inst_gen_frame_ctrl/CLK
    SLICE_X6Y110         FDRE                                         r  inst_gen_frame_ctrl/tx_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.433     1.984 f  inst_gen_frame_ctrl/tx_cnt_reg[6]/Q
                         net (fo=3, routed)           0.858     2.841    inst_gen_frame_ctrl/tx_cnt_reg__0[6]
    SLICE_X6Y110         LUT4 (Prop_lut4_I3_O)        0.118     2.959 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12/O
                         net (fo=1, routed)           0.374     3.333    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.264     3.597 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10/O
                         net (fo=11, routed)          0.477     4.074    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10_n_0
    SLICE_X8Y110         LUT3 (Prop_lut3_I2_O)        0.105     4.179 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_9/O
                         net (fo=1, routed)           0.577     4.756    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_9_n_0
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.292     9.069    inst_gen_frame_ctrl/CLK
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/CLKARDCLK
                         clock pessimism              0.401     9.471    
                         clock uncertainty           -0.072     9.399    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490     8.909    inst_gen_frame_ctrl/tx_cnt_reg_rep
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 inst_gen_frame_ctrl/tx_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.156ns  (logic 0.920ns (29.155%)  route 2.236ns (70.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 9.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 1.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.438     1.551    inst_gen_frame_ctrl/CLK
    SLICE_X6Y110         FDRE                                         r  inst_gen_frame_ctrl/tx_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.433     1.984 f  inst_gen_frame_ctrl/tx_cnt_reg[6]/Q
                         net (fo=3, routed)           0.858     2.841    inst_gen_frame_ctrl/tx_cnt_reg__0[6]
    SLICE_X6Y110         LUT4 (Prop_lut4_I3_O)        0.118     2.959 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12/O
                         net (fo=1, routed)           0.374     3.333    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.264     3.597 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10/O
                         net (fo=11, routed)          0.531     4.128    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10_n_0
    SLICE_X8Y110         LUT5 (Prop_lut5_I4_O)        0.105     4.233 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_7/O
                         net (fo=1, routed)           0.473     4.706    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_7_n_0
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.292     9.069    inst_gen_frame_ctrl/CLK
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/CLKARDCLK
                         clock pessimism              0.401     9.471    
                         clock uncertainty           -0.072     9.399    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490     8.909    inst_gen_frame_ctrl/tx_cnt_reg_rep
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.735ns  (logic 2.335ns (62.510%)  route 1.400ns (37.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 9.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.486ns = ( 1.514 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.402     1.514    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y46         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125     3.639 r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           0.753     4.392    inst_add_check_sum/rd_data[4]
    SLICE_X4Y120         LUT6 (Prop_lut6_I2_O)        0.105     4.497 r  inst_add_check_sum/checksum_data[4]_i_2/O
                         net (fo=1, routed)           0.648     5.145    inst_add_check_sum/checksum_data[4]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I0_O)        0.105     5.250 r  inst_add_check_sum/checksum_data[4]_i_1/O
                         net (fo=1, routed)           0.000     5.250    inst_add_check_sum/checksum_data[4]_i_1_n_0
    SLICE_X4Y121         FDRE                                         r  inst_add_check_sum/checksum_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.319     9.096    inst_add_check_sum/clk_out1
    SLICE_X4Y121         FDRE                                         r  inst_add_check_sum/checksum_data_reg[4]/C
                         clock pessimism              0.401     9.498    
                         clock uncertainty           -0.072     9.426    
    SLICE_X4Y121         FDRE (Setup_fdre_C_D)        0.030     9.456    inst_add_check_sum/checksum_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.456    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 inst_gen_frame_ctrl/tx_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125_gen rise@10.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        3.113ns  (logic 0.920ns (29.551%)  route 2.193ns (70.449%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 9.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.449ns = ( 1.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.483     3.483 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     4.548    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -1.409 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     0.031    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.549     1.661    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344    -1.682 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     0.031    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.112 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.438     1.551    inst_gen_frame_ctrl/CLK
    SLICE_X6Y110         FDRE                                         r  inst_gen_frame_ctrl/tx_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.433     1.984 f  inst_gen_frame_ctrl/tx_cnt_reg[6]/Q
                         net (fo=3, routed)           0.858     2.841    inst_gen_frame_ctrl/tx_cnt_reg__0[6]
    SLICE_X6Y110         LUT4 (Prop_lut4_I3_O)        0.118     2.959 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12/O
                         net (fo=1, routed)           0.374     3.333    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_12_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.264     3.597 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10/O
                         net (fo=11, routed)          0.300     3.897    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_10_n_0
    SLICE_X7Y110         LUT6 (Prop_lut6_I5_O)        0.105     4.002 r  inst_gen_frame_ctrl/tx_cnt_reg_rep_i_4/O
                         net (fo=1, routed)           0.662     4.664    inst_gen_frame_ctrl/tx_cnt_reg_rep_i_4_n_0
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                     10.000    10.000 r  
    W19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.416    11.416 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.420    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.327 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.700    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          1.439     9.216    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149     6.067 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633     7.700    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.777 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         1.292     9.069    inst_gen_frame_ctrl/CLK
    RAMB18_X0Y44         RAMB18E1                                     r  inst_gen_frame_ctrl/tx_cnt_reg_rep/CLKARDCLK
                         clock pessimism              0.401     9.471    
                         clock uncertainty           -0.072     9.399    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     8.909    inst_gen_frame_ctrl/tx_cnt_reg_rep
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  4.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_add_check_sum/rd_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/rd_en_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.257 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.503ns = ( 1.497 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.593     1.497    inst_add_check_sum/clk_out1
    SLICE_X5Y117         FDRE                                         r  inst_add_check_sum/rd_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  inst_add_check_sum/rd_en_reg/Q
                         net (fo=12, routed)          0.067     1.705    inst_add_check_sum/rd_en
    SLICE_X5Y117         FDRE                                         r  inst_add_check_sum/rd_en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.861     1.257    inst_add_check_sum/clk_out1
    SLICE_X5Y117         FDRE                                         r  inst_add_check_sum/rd_en_r_reg/C
                         clock pessimism              0.241     1.497    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.075     1.572    inst_add_check_sum/rd_en_r_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inst_add_check_sum/udp_checksum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/checksum_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 1.255 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.505ns = ( 1.495 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.591     1.495    inst_add_check_sum/clk_out1
    SLICE_X5Y119         FDRE                                         r  inst_add_check_sum/udp_checksum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  inst_add_check_sum/udp_checksum_reg[11]/Q
                         net (fo=1, routed)           0.056     1.693    inst_add_check_sum/udp_checksum[11]
    SLICE_X4Y119         LUT6 (Prop_lut6_I4_O)        0.045     1.738 r  inst_add_check_sum/checksum_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.738    inst_add_check_sum/checksum_data[3]_i_1_n_0
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.859     1.255    inst_add_check_sum/clk_out1
    SLICE_X4Y119         FDRE                                         r  inst_add_check_sum/checksum_data_reg[3]/C
                         clock pessimism              0.254     1.508    
    SLICE_X4Y119         FDRE (Hold_fdre_C_D)         0.092     1.600    inst_add_check_sum/checksum_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 inst_crc32_d8_send_02/crc32_value_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_crc32_d8_send_02/crc32_value_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns = ( 1.253 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.508ns = ( 1.492 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.588     1.492    inst_crc32_d8_send_02/CLK
    SLICE_X1Y123         FDSE                                         r  inst_crc32_d8_send_02/crc32_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDSE (Prop_fdse_C_Q)         0.141     1.633 r  inst_crc32_d8_send_02/crc32_value_reg[3]/Q
                         net (fo=1, routed)           0.101     1.734    inst_crc32_d8_send_02/p_18_in
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  inst_crc32_d8_send_02/crc32_value[11]_i_1/O
                         net (fo=1, routed)           0.000     1.779    inst_crc32_d8_send_02/crc32_value[11]_i_1_n_0
    SLICE_X2Y123         FDSE                                         r  inst_crc32_d8_send_02/crc32_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.857     1.253    inst_crc32_d8_send_02/CLK
    SLICE_X2Y123         FDSE                                         r  inst_crc32_d8_send_02/crc32_value_reg[11]/C
                         clock pessimism              0.253     1.505    
    SLICE_X2Y123         FDSE (Hold_fdse_C_D)         0.120     1.625    inst_crc32_d8_send_02/crc32_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 inst_add_check_sum/tx_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.246%)  route 0.194ns (56.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 1.268 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 1.470 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.566     1.470    inst_add_check_sum/clk_out1
    SLICE_X8Y116         FDRE                                         r  inst_add_check_sum/tx_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  inst_add_check_sum/tx_cnt_reg[4]/Q
                         net (fo=9, routed)           0.194     1.813    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.873     1.268    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255     1.523    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.653    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_add_check_sum/tx_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.122%)  route 0.235ns (58.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 1.268 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.530ns = ( 1.470 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.566     1.470    inst_add_check_sum/clk_out1
    SLICE_X8Y116         FDRE                                         r  inst_add_check_sum/tx_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_add_check_sum/tx_cnt_reg[5]/Q
                         net (fo=6, routed)           0.235     1.869    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.873     1.268    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255     1.523    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.706    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_add_check_sum/checksum_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_crc32_d8_send_02/din_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.498%)  route 0.128ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 1.256 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 1.493 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.493    inst_add_check_sum/clk_out1
    SLICE_X4Y121         FDRE                                         r  inst_add_check_sum/checksum_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y121         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  inst_add_check_sum/checksum_data_reg[6]/Q
                         net (fo=2, routed)           0.128     1.762    inst_crc32_d8_send_02/D[6]
    SLICE_X1Y121         FDRE                                         r  inst_crc32_d8_send_02/din_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.860     1.256    inst_crc32_d8_send_02/CLK
    SLICE_X1Y121         FDRE                                         r  inst_crc32_d8_send_02/din_t_reg[6]/C
                         clock pessimism              0.276     1.531    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.066     1.597    inst_crc32_d8_send_02/din_t_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 inst_add_check_sum/tx_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 1.268 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 1.471 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.471    inst_add_check_sum/clk_out1
    SLICE_X8Y115         FDRE                                         r  inst_add_check_sum/tx_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  inst_add_check_sum/tx_cnt_reg[7]/Q
                         net (fo=4, routed)           0.237     1.872    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.873     1.268    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255     1.523    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.706    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_add_check_sum/tx_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.757%)  route 0.238ns (59.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns = ( 1.268 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns = ( 1.471 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.567     1.471    inst_add_check_sum/clk_out1
    SLICE_X8Y115         FDRE                                         r  inst_add_check_sum/tx_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  inst_add_check_sum/tx_cnt_reg[2]/Q
                         net (fo=8, routed)           0.238     1.874    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.873     1.268    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y46         RAMB18E1                                     r  inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.255     1.523    
    RAMB18_X0Y46         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.706    inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inst_crc32_d8_send_02/din_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_crc32_d8_send_02/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 1.256 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.506ns = ( 1.494 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.590     1.494    inst_crc32_d8_send_02/CLK
    SLICE_X1Y121         FDRE                                         r  inst_crc32_d8_send_02/din_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  inst_crc32_d8_send_02/din_t_reg[0]/Q
                         net (fo=1, routed)           0.092     1.728    inst_crc32_d8_send_02/din_t[0]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.045     1.773 r  inst_crc32_d8_send_02/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    inst_crc32_d8_send_02/dout[0]_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  inst_crc32_d8_send_02/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.860     1.256    inst_crc32_d8_send_02/CLK
    SLICE_X0Y121         FDRE                                         r  inst_crc32_d8_send_02/dout_reg[0]/C
                         clock pessimism              0.252     1.507    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091     1.598    inst_crc32_d8_send_02/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_add_check_sum/checksum_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            inst_crc32_d8_send_02/din_t_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125_gen  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125_gen rise@2.000ns - clk_out1_clk_125_gen rise@2.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns = ( 1.252 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.507ns = ( 1.493 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.319     2.319 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     2.759    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375     0.384 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     0.879    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.622     1.527    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.231 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.879    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.905 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.589     1.493    inst_add_check_sum/clk_out1
    SLICE_X5Y122         FDRE                                         r  inst_add_check_sum/checksum_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  inst_add_check_sum/checksum_data_reg[5]/Q
                         net (fo=2, routed)           0.120     1.754    inst_crc32_d8_send_02/D[5]
    SLICE_X4Y122         FDRE                                         r  inst_crc32_d8_send_02/din_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125_gen rise edge)
                                                      2.000     2.000 r  
    W19                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    inst_pll_clk_125/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.508     2.508 r  inst_pll_clk_125/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     2.988    inst_pll_clk_125/inst/clk_in1_pll_clk_125
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.173 r  inst_pll_clk_125/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     0.366    inst_pll_clk_125/inst/clk_out1_pll_clk_125
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_pll_clk_125/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896     1.291    inst_clk_125_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.334 r  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     0.366    inst_clk_125_gen/inst/clk_out1_clk_125_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.395 r  inst_clk_125_gen/inst/clkout1_buf/O
                         net (fo=275, routed)         0.856     1.252    inst_crc32_d8_send_02/CLK
    SLICE_X4Y122         FDRE                                         r  inst_crc32_d8_send_02/din_t_reg[5]/C
                         clock pessimism              0.255     1.506    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.070     1.576    inst_crc32_d8_send_02/din_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_125_gen
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y44     inst_gen_frame_ctrl/tx_cnt_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y46     inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y46     inst_add_check_sum/inst_bram_wr8x256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    inst_clk_125_gen/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y124    inst_oddr_ctrl/ODDR_inst_clk/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y118    inst_oddr_ctrl/ODDR_inst_ctrl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y119    inst_oddr_ctrl/genblk1[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y117    inst_oddr_ctrl/genblk1[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y122    inst_oddr_ctrl/genblk1[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y121    inst_oddr_ctrl/genblk1[3].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y119     inst_add_check_sum/ip_sum_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y119     inst_add_check_sum/ip_sum_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y119     inst_add_check_sum/ip_sum_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y119     inst_add_check_sum/ip_sum_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y121     inst_crc32_d8_send_02/crc32_value_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X3Y121     inst_crc32_d8_send_02/crc32_value_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X0Y121     inst_crc32_d8_send_02/dout_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y110     inst_gen_frame_ctrl/tx_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y110     inst_gen_frame_ctrl/tx_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y110     inst_gen_frame_ctrl/tx_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y118     inst_add_check_sum/ip_sum_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y118     inst_add_check_sum/ip_sum_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y118     inst_add_check_sum/ip_sum_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y118     inst_add_check_sum/ip_sum_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y117     inst_add_check_sum/shift_udp_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y117     inst_add_check_sum/shift_udp_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y117     inst_add_check_sum/shift_udp_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y117     inst_add_check_sum/udp_checksum_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y124     inst_crc32_d8_send_02/crc32_value_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X2Y124     inst_crc32_d8_send_02/crc32_value_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_125_gen
  To Clock:  clkfbout_clk_125_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_125_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_clk_125_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         8.000       6.408      BUFGCTRL_X0Y2    inst_clk_125_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  inst_clk_125_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_clk_125
  To Clock:  clkfbout_pll_clk_125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_clk_125
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll_clk_125/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    inst_pll_clk_125/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  inst_pll_clk_125/inst/mmcm_adv_inst/CLKFBOUT



