;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @0, @2
	SPL <127, 106
	SUB @221, 160
	SUB @221, 160
	SUB @121, 106
	MOV -1, <-320
	DJN 370, #31
	JMZ -7, @-20
	SUB @-127, 100
	CMP 121, 0
	SUB @-1, <20
	JMN 210, 30
	JMP <121, 106
	SUB @121, 106
	SUB #12, @200
	SUB 1, <-401
	SLT 310, @31
	MOV -1, <-20
	SUB 10, 0
	SUB @121, 103
	SUB 10, 0
	MOV -7, <-20
	MOV -1, <-20
	SLT 310, @31
	SLT 310, @31
	MOV -1, <-20
	SUB 1, 0
	SPL <121, 106
	SUB @127, 106
	SUB @121, 103
	SUB 0, @0
	SUB @121, 103
	SUB 0, @0
	SLT -1, <-20
	ADD 22, @16
	ADD 22, @16
	ADD 22, @16
	SUB @121, 103
	SUB 1, 0
	JMN 210, 30
	SPL 0, -2
	JMN 210, 30
	SPL 0, -2
	SPL 0, -2
	SUB 1, <-1
	SPL 0, -2
