
twocolorR8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006248  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08006358  08006358  00016358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064fc  080064fc  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080064fc  080064fc  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080064fc  080064fc  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064fc  080064fc  000164fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006500  08006500  00016500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a30  20000010  08006514  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002a40  08006514  00022a40  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e26  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003802  00000000  00000000  00038e5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  0003c668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001540  00000000  00000000  0003dd00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001970d  00000000  00000000  0003f240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001860e  00000000  00000000  0005894d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095402  00000000  00000000  00070f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010635d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d84  00000000  00000000  001063b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08006340 	.word	0x08006340

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08006340 	.word	0x08006340

08000150 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000154:	4a1c      	ldr	r2, [pc, #112]	; (80001c8 <MX_FREERTOS_Init+0x78>)
 8000156:	2100      	movs	r1, #0
 8000158:	481c      	ldr	r0, [pc, #112]	; (80001cc <MX_FREERTOS_Init+0x7c>)
 800015a:	f003 fc45 	bl	80039e8 <osThreadNew>
 800015e:	4603      	mov	r3, r0
 8000160:	4a1b      	ldr	r2, [pc, #108]	; (80001d0 <MX_FREERTOS_Init+0x80>)
 8000162:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000164:	4a1b      	ldr	r2, [pc, #108]	; (80001d4 <MX_FREERTOS_Init+0x84>)
 8000166:	2100      	movs	r1, #0
 8000168:	481b      	ldr	r0, [pc, #108]	; (80001d8 <MX_FREERTOS_Init+0x88>)
 800016a:	f003 fc3d 	bl	80039e8 <osThreadNew>
 800016e:	4603      	mov	r3, r0
 8000170:	4a1a      	ldr	r2, [pc, #104]	; (80001dc <MX_FREERTOS_Init+0x8c>)
 8000172:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8000174:	4a1a      	ldr	r2, [pc, #104]	; (80001e0 <MX_FREERTOS_Init+0x90>)
 8000176:	2100      	movs	r1, #0
 8000178:	481a      	ldr	r0, [pc, #104]	; (80001e4 <MX_FREERTOS_Init+0x94>)
 800017a:	f003 fc35 	bl	80039e8 <osThreadNew>
 800017e:	4603      	mov	r3, r0
 8000180:	4a19      	ldr	r2, [pc, #100]	; (80001e8 <MX_FREERTOS_Init+0x98>)
 8000182:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 8000184:	4a19      	ldr	r2, [pc, #100]	; (80001ec <MX_FREERTOS_Init+0x9c>)
 8000186:	2100      	movs	r1, #0
 8000188:	4819      	ldr	r0, [pc, #100]	; (80001f0 <MX_FREERTOS_Init+0xa0>)
 800018a:	f003 fc2d 	bl	80039e8 <osThreadNew>
 800018e:	4603      	mov	r3, r0
 8000190:	4a18      	ldr	r2, [pc, #96]	; (80001f4 <MX_FREERTOS_Init+0xa4>)
 8000192:	6013      	str	r3, [r2, #0]

  /* creation of myTask05 */
  myTask05Handle = osThreadNew(StartTask05, NULL, &myTask05_attributes);
 8000194:	4a18      	ldr	r2, [pc, #96]	; (80001f8 <MX_FREERTOS_Init+0xa8>)
 8000196:	2100      	movs	r1, #0
 8000198:	4818      	ldr	r0, [pc, #96]	; (80001fc <MX_FREERTOS_Init+0xac>)
 800019a:	f003 fc25 	bl	80039e8 <osThreadNew>
 800019e:	4603      	mov	r3, r0
 80001a0:	4a17      	ldr	r2, [pc, #92]	; (8000200 <MX_FREERTOS_Init+0xb0>)
 80001a2:	6013      	str	r3, [r2, #0]

  /* creation of myTask06 */
  myTask06Handle = osThreadNew(StartTask06, NULL, &myTask06_attributes);
 80001a4:	4a17      	ldr	r2, [pc, #92]	; (8000204 <MX_FREERTOS_Init+0xb4>)
 80001a6:	2100      	movs	r1, #0
 80001a8:	4817      	ldr	r0, [pc, #92]	; (8000208 <MX_FREERTOS_Init+0xb8>)
 80001aa:	f003 fc1d 	bl	80039e8 <osThreadNew>
 80001ae:	4603      	mov	r3, r0
 80001b0:	4a16      	ldr	r2, [pc, #88]	; (800020c <MX_FREERTOS_Init+0xbc>)
 80001b2:	6013      	str	r3, [r2, #0]

  /* creation of myTask07 */
  myTask07Handle = osThreadNew(StartTask07, NULL, &myTask07_attributes);
 80001b4:	4a16      	ldr	r2, [pc, #88]	; (8000210 <MX_FREERTOS_Init+0xc0>)
 80001b6:	2100      	movs	r1, #0
 80001b8:	4816      	ldr	r0, [pc, #88]	; (8000214 <MX_FREERTOS_Init+0xc4>)
 80001ba:	f003 fc15 	bl	80039e8 <osThreadNew>
 80001be:	4603      	mov	r3, r0
 80001c0:	4a15      	ldr	r2, [pc, #84]	; (8000218 <MX_FREERTOS_Init+0xc8>)
 80001c2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80001c4:	bf00      	nop
 80001c6:	bd80      	pop	{r7, pc}
 80001c8:	080063d4 	.word	0x080063d4
 80001cc:	0800021d 	.word	0x0800021d
 80001d0:	2000002c 	.word	0x2000002c
 80001d4:	080063f8 	.word	0x080063f8
 80001d8:	0800022d 	.word	0x0800022d
 80001dc:	20000030 	.word	0x20000030
 80001e0:	0800641c 	.word	0x0800641c
 80001e4:	08000261 	.word	0x08000261
 80001e8:	20000034 	.word	0x20000034
 80001ec:	08006440 	.word	0x08006440
 80001f0:	08000295 	.word	0x08000295
 80001f4:	20000038 	.word	0x20000038
 80001f8:	08006464 	.word	0x08006464
 80001fc:	080002c9 	.word	0x080002c9
 8000200:	2000003c 	.word	0x2000003c
 8000204:	08006488 	.word	0x08006488
 8000208:	080002fd 	.word	0x080002fd
 800020c:	20000040 	.word	0x20000040
 8000210:	080064ac 	.word	0x080064ac
 8000214:	08000331 	.word	0x08000331
 8000218:	20000044 	.word	0x20000044

0800021c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000224:	2001      	movs	r0, #1
 8000226:	f003 fc89 	bl	8003b3c <osDelay>
 800022a:	e7fb      	b.n	8000224 <StartDefaultTask+0x8>

0800022c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
__weak void StartTask02(void *argument)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
 8000232:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000234:	2001      	movs	r0, #1
 8000236:	f003 fc81 	bl	8003b3c <osDelay>
    if(led4 == 1){
 800023a:	4b08      	ldr	r3, [pc, #32]	; (800025c <StartTask02+0x30>)
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	2b01      	cmp	r3, #1
 8000240:	d1f8      	bne.n	8000234 <StartTask02+0x8>
		yellowOn4();
 8000242:	f000 f935 	bl	80004b0 <yellowOn4>
		for_delay_us(10000);
 8000246:	f242 7010 	movw	r0, #10000	; 0x2710
 800024a:	f000 fad5 	bl	80007f8 <for_delay_us>
		yellowOff4();
 800024e:	f000 f93f 	bl	80004d0 <yellowOff4>
		for_delay_us(10000);
 8000252:	f242 7010 	movw	r0, #10000	; 0x2710
 8000256:	f000 facf 	bl	80007f8 <for_delay_us>
    osDelay(1);
 800025a:	e7eb      	b.n	8000234 <StartTask02+0x8>
 800025c:	2000004b 	.word	0x2000004b

08000260 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
__weak void StartTask03(void *argument)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b082      	sub	sp, #8
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000268:	2001      	movs	r0, #1
 800026a:	f003 fc67 	bl	8003b3c <osDelay>
    if(led2 == 1){
 800026e:	4b08      	ldr	r3, [pc, #32]	; (8000290 <StartTask03+0x30>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b01      	cmp	r3, #1
 8000274:	d1f8      	bne.n	8000268 <StartTask03+0x8>
		yellowOn2();
 8000276:	f000 f8b5 	bl	80003e4 <yellowOn2>
		for_delay_us(10000);
 800027a:	f242 7010 	movw	r0, #10000	; 0x2710
 800027e:	f000 fabb 	bl	80007f8 <for_delay_us>
		yellowOff2();
 8000282:	f000 f8c1 	bl	8000408 <yellowOff2>
		for_delay_us(10000);
 8000286:	f242 7010 	movw	r0, #10000	; 0x2710
 800028a:	f000 fab5 	bl	80007f8 <for_delay_us>
    osDelay(1);
 800028e:	e7eb      	b.n	8000268 <StartTask03+0x8>
 8000290:	20000049 	.word	0x20000049

08000294 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
__weak void StartTask04(void *argument)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800029c:	2001      	movs	r0, #1
 800029e:	f003 fc4d 	bl	8003b3c <osDelay>
    if(led3 == 1){
 80002a2:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <StartTask04+0x30>)
 80002a4:	781b      	ldrb	r3, [r3, #0]
 80002a6:	2b01      	cmp	r3, #1
 80002a8:	d1f8      	bne.n	800029c <StartTask04+0x8>
		yellowOn3();
 80002aa:	f000 f8d1 	bl	8000450 <yellowOn3>
		for_delay_us(10000);
 80002ae:	f242 7010 	movw	r0, #10000	; 0x2710
 80002b2:	f000 faa1 	bl	80007f8 <for_delay_us>
		yellowOff3();
 80002b6:	f000 f8db 	bl	8000470 <yellowOff3>
		for_delay_us(10000);
 80002ba:	f242 7010 	movw	r0, #10000	; 0x2710
 80002be:	f000 fa9b 	bl	80007f8 <for_delay_us>
    osDelay(1);
 80002c2:	e7eb      	b.n	800029c <StartTask04+0x8>
 80002c4:	2000004a 	.word	0x2000004a

080002c8 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
__weak void StartTask05(void *argument)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80002d0:	2001      	movs	r0, #1
 80002d2:	f003 fc33 	bl	8003b3c <osDelay>
    if(led7 == 1){
 80002d6:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <StartTask05+0x30>)
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	2b01      	cmp	r3, #1
 80002dc:	d1f8      	bne.n	80002d0 <StartTask05+0x8>
		yellowOn7();
 80002de:	f000 f97d 	bl	80005dc <yellowOn7>
		for_delay_us(10000);
 80002e2:	f242 7010 	movw	r0, #10000	; 0x2710
 80002e6:	f000 fa87 	bl	80007f8 <for_delay_us>
		yellowOff7();
 80002ea:	f000 f989 	bl	8000600 <yellowOff7>
		for_delay_us(10000);
 80002ee:	f242 7010 	movw	r0, #10000	; 0x2710
 80002f2:	f000 fa81 	bl	80007f8 <for_delay_us>
    osDelay(1);
 80002f6:	e7eb      	b.n	80002d0 <StartTask05+0x8>
 80002f8:	2000004e 	.word	0x2000004e

080002fc <StartTask06>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask06 */
__weak void StartTask06(void *argument)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b082      	sub	sp, #8
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask06 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000304:	2001      	movs	r0, #1
 8000306:	f003 fc19 	bl	8003b3c <osDelay>
    if(led5 == 1){
 800030a:	4b08      	ldr	r3, [pc, #32]	; (800032c <StartTask06+0x30>)
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	2b01      	cmp	r3, #1
 8000310:	d1f8      	bne.n	8000304 <StartTask06+0x8>
		yellowOn5();
 8000312:	f000 f8fd 	bl	8000510 <yellowOn5>
		for_delay_us(10000);
 8000316:	f242 7010 	movw	r0, #10000	; 0x2710
 800031a:	f000 fa6d 	bl	80007f8 <for_delay_us>
		yellowOff5();
 800031e:	f000 f907 	bl	8000530 <yellowOff5>
		for_delay_us(10000);
 8000322:	f242 7010 	movw	r0, #10000	; 0x2710
 8000326:	f000 fa67 	bl	80007f8 <for_delay_us>
    osDelay(1);
 800032a:	e7eb      	b.n	8000304 <StartTask06+0x8>
 800032c:	2000004c 	.word	0x2000004c

08000330 <StartTask07>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask07 */
__weak void StartTask07(void *argument)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b082      	sub	sp, #8
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask07 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000338:	2001      	movs	r0, #1
 800033a:	f003 fbff 	bl	8003b3c <osDelay>
    if(led6 == 1){
 800033e:	4b08      	ldr	r3, [pc, #32]	; (8000360 <StartTask07+0x30>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	2b01      	cmp	r3, #1
 8000344:	d1f8      	bne.n	8000338 <StartTask07+0x8>
		yellowOn6();
 8000346:	f000 f913 	bl	8000570 <yellowOn6>
		for_delay_us(10000);
 800034a:	f242 7010 	movw	r0, #10000	; 0x2710
 800034e:	f000 fa53 	bl	80007f8 <for_delay_us>
		yellowOff6();
 8000352:	f000 f91f 	bl	8000594 <yellowOff6>
		for_delay_us(10000);
 8000356:	f242 7010 	movw	r0, #10000	; 0x2710
 800035a:	f000 fa4d 	bl	80007f8 <for_delay_us>
    osDelay(1);
 800035e:	e7eb      	b.n	8000338 <StartTask07+0x8>
 8000360:	2000004d 	.word	0x2000004d

08000364 <yellowOn1>:

/*----------------------------------------------------------------------------*/
/* Configure GPIO                                                             */
/*----------------------------------------------------------------------------*/
/* USER CODE BEGIN 1 */
void yellowOn1(){
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 8000368:	2201      	movs	r2, #1
 800036a:	2102      	movs	r1, #2
 800036c:	4804      	ldr	r0, [pc, #16]	; (8000380 <yellowOn1+0x1c>)
 800036e:	f001 fab6 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 8000372:	2201      	movs	r2, #1
 8000374:	2101      	movs	r1, #1
 8000376:	4802      	ldr	r0, [pc, #8]	; (8000380 <yellowOn1+0x1c>)
 8000378:	f001 fab1 	bl	80018de <HAL_GPIO_WritePin>

}
 800037c:	bf00      	nop
 800037e:	bd80      	pop	{r7, pc}
 8000380:	40011000 	.word	0x40011000

08000384 <yellowOff1>:
void yellowOff1(){
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 8000388:	2200      	movs	r2, #0
 800038a:	2101      	movs	r1, #1
 800038c:	4804      	ldr	r0, [pc, #16]	; (80003a0 <yellowOff1+0x1c>)
 800038e:	f001 faa6 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 8000392:	2200      	movs	r2, #0
 8000394:	2102      	movs	r1, #2
 8000396:	4802      	ldr	r0, [pc, #8]	; (80003a0 <yellowOff1+0x1c>)
 8000398:	f001 faa1 	bl	80018de <HAL_GPIO_WritePin>
}
 800039c:	bf00      	nop
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	40011000 	.word	0x40011000

080003a4 <red1>:
void red1(){
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
 80003a8:	2201      	movs	r2, #1
 80003aa:	2102      	movs	r1, #2
 80003ac:	4804      	ldr	r0, [pc, #16]	; (80003c0 <red1+0x1c>)
 80003ae:	f001 fa96 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);
 80003b2:	2200      	movs	r2, #0
 80003b4:	2101      	movs	r1, #1
 80003b6:	4802      	ldr	r0, [pc, #8]	; (80003c0 <red1+0x1c>)
 80003b8:	f001 fa91 	bl	80018de <HAL_GPIO_WritePin>
}
 80003bc:	bf00      	nop
 80003be:	bd80      	pop	{r7, pc}
 80003c0:	40011000 	.word	0x40011000

080003c4 <green1>:
void green1(){
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);
 80003c8:	2200      	movs	r2, #0
 80003ca:	2102      	movs	r1, #2
 80003cc:	4804      	ldr	r0, [pc, #16]	; (80003e0 <green1+0x1c>)
 80003ce:	f001 fa86 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
 80003d2:	2201      	movs	r2, #1
 80003d4:	2101      	movs	r1, #1
 80003d6:	4802      	ldr	r0, [pc, #8]	; (80003e0 <green1+0x1c>)
 80003d8:	f001 fa81 	bl	80018de <HAL_GPIO_WritePin>
}
 80003dc:	bf00      	nop
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	40011000 	.word	0x40011000

080003e4 <yellowOn2>:
void yellowOn2(){
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, SET);
 80003e8:	2201      	movs	r2, #1
 80003ea:	2101      	movs	r1, #1
 80003ec:	4804      	ldr	r0, [pc, #16]	; (8000400 <yellowOn2+0x1c>)
 80003ee:	f001 fa76 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
 80003f2:	2201      	movs	r2, #1
 80003f4:	2108      	movs	r1, #8
 80003f6:	4803      	ldr	r0, [pc, #12]	; (8000404 <yellowOn2+0x20>)
 80003f8:	f001 fa71 	bl	80018de <HAL_GPIO_WritePin>

}
 80003fc:	bf00      	nop
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	40010800 	.word	0x40010800
 8000404:	40011000 	.word	0x40011000

08000408 <yellowOff2>:
void yellowOff2(){
 8000408:	b580      	push	{r7, lr}
 800040a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	2108      	movs	r1, #8
 8000410:	4804      	ldr	r0, [pc, #16]	; (8000424 <yellowOff2+0x1c>)
 8000412:	f001 fa64 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, RESET);
 8000416:	2200      	movs	r2, #0
 8000418:	2101      	movs	r1, #1
 800041a:	4803      	ldr	r0, [pc, #12]	; (8000428 <yellowOff2+0x20>)
 800041c:	f001 fa5f 	bl	80018de <HAL_GPIO_WritePin>
}
 8000420:	bf00      	nop
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40011000 	.word	0x40011000
 8000428:	40010800 	.word	0x40010800

0800042c <red2>:
void red2(){
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, SET);
 8000430:	2201      	movs	r2, #1
 8000432:	2101      	movs	r1, #1
 8000434:	4804      	ldr	r0, [pc, #16]	; (8000448 <red2+0x1c>)
 8000436:	f001 fa52 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, RESET);
 800043a:	2200      	movs	r2, #0
 800043c:	2108      	movs	r1, #8
 800043e:	4803      	ldr	r0, [pc, #12]	; (800044c <red2+0x20>)
 8000440:	f001 fa4d 	bl	80018de <HAL_GPIO_WritePin>
}
 8000444:	bf00      	nop
 8000446:	bd80      	pop	{r7, pc}
 8000448:	40010800 	.word	0x40010800
 800044c:	40011000 	.word	0x40011000

08000450 <yellowOn3>:
void green2(){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, RESET);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
}
void yellowOn3(){
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, SET);
 8000454:	2201      	movs	r2, #1
 8000456:	2108      	movs	r1, #8
 8000458:	4804      	ldr	r0, [pc, #16]	; (800046c <yellowOn3+0x1c>)
 800045a:	f001 fa40 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 800045e:	2201      	movs	r2, #1
 8000460:	2104      	movs	r1, #4
 8000462:	4802      	ldr	r0, [pc, #8]	; (800046c <yellowOn3+0x1c>)
 8000464:	f001 fa3b 	bl	80018de <HAL_GPIO_WritePin>
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40010800 	.word	0x40010800

08000470 <yellowOff3>:
void yellowOff3(){
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	2104      	movs	r1, #4
 8000478:	4804      	ldr	r0, [pc, #16]	; (800048c <yellowOff3+0x1c>)
 800047a:	f001 fa30 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2108      	movs	r1, #8
 8000482:	4802      	ldr	r0, [pc, #8]	; (800048c <yellowOff3+0x1c>)
 8000484:	f001 fa2b 	bl	80018de <HAL_GPIO_WritePin>
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40010800 	.word	0x40010800

08000490 <red3>:
void red3(){
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2108      	movs	r1, #8
 8000498:	4804      	ldr	r0, [pc, #16]	; (80004ac <red3+0x1c>)
 800049a:	f001 fa20 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2104      	movs	r1, #4
 80004a2:	4802      	ldr	r0, [pc, #8]	; (80004ac <red3+0x1c>)
 80004a4:	f001 fa1b 	bl	80018de <HAL_GPIO_WritePin>
}
 80004a8:	bf00      	nop
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	40010800 	.word	0x40010800

080004b0 <yellowOn4>:
void green3(){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, RESET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
}
void yellowOn4(){
 80004b0:	b580      	push	{r7, lr}
 80004b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, SET);
 80004b4:	2201      	movs	r2, #1
 80004b6:	2140      	movs	r1, #64	; 0x40
 80004b8:	4804      	ldr	r0, [pc, #16]	; (80004cc <yellowOn4+0x1c>)
 80004ba:	f001 fa10 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2120      	movs	r1, #32
 80004c2:	4802      	ldr	r0, [pc, #8]	; (80004cc <yellowOn4+0x1c>)
 80004c4:	f001 fa0b 	bl	80018de <HAL_GPIO_WritePin>
}
 80004c8:	bf00      	nop
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	40010800 	.word	0x40010800

080004d0 <yellowOff4>:
void yellowOff4(){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	2120      	movs	r1, #32
 80004d8:	4804      	ldr	r0, [pc, #16]	; (80004ec <yellowOff4+0x1c>)
 80004da:	f001 fa00 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	2140      	movs	r1, #64	; 0x40
 80004e2:	4802      	ldr	r0, [pc, #8]	; (80004ec <yellowOff4+0x1c>)
 80004e4:	f001 f9fb 	bl	80018de <HAL_GPIO_WritePin>
}
 80004e8:	bf00      	nop
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	40010800 	.word	0x40010800

080004f0 <red4>:
void red4(){
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, SET);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2140      	movs	r1, #64	; 0x40
 80004f8:	4804      	ldr	r0, [pc, #16]	; (800050c <red4+0x1c>)
 80004fa:	f001 f9f0 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2120      	movs	r1, #32
 8000502:	4802      	ldr	r0, [pc, #8]	; (800050c <red4+0x1c>)
 8000504:	f001 f9eb 	bl	80018de <HAL_GPIO_WritePin>
}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	40010800 	.word	0x40010800

08000510 <yellowOn5>:
void green4(){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
}
void yellowOn5(){
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 8000514:	2201      	movs	r2, #1
 8000516:	2120      	movs	r1, #32
 8000518:	4804      	ldr	r0, [pc, #16]	; (800052c <yellowOn5+0x1c>)
 800051a:	f001 f9e0 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
 800051e:	2201      	movs	r2, #1
 8000520:	2110      	movs	r1, #16
 8000522:	4802      	ldr	r0, [pc, #8]	; (800052c <yellowOn5+0x1c>)
 8000524:	f001 f9db 	bl	80018de <HAL_GPIO_WritePin>
}
 8000528:	bf00      	nop
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40011000 	.word	0x40011000

08000530 <yellowOff5>:
void yellowOff5(){
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 8000534:	2200      	movs	r2, #0
 8000536:	2110      	movs	r1, #16
 8000538:	4804      	ldr	r0, [pc, #16]	; (800054c <yellowOff5+0x1c>)
 800053a:	f001 f9d0 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
 800053e:	2200      	movs	r2, #0
 8000540:	2120      	movs	r1, #32
 8000542:	4802      	ldr	r0, [pc, #8]	; (800054c <yellowOff5+0x1c>)
 8000544:	f001 f9cb 	bl	80018de <HAL_GPIO_WritePin>
}
 8000548:	bf00      	nop
 800054a:	bd80      	pop	{r7, pc}
 800054c:	40011000 	.word	0x40011000

08000550 <red5>:
void red5(){
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, SET);
 8000554:	2201      	movs	r2, #1
 8000556:	2120      	movs	r1, #32
 8000558:	4804      	ldr	r0, [pc, #16]	; (800056c <red5+0x1c>)
 800055a:	f001 f9c0 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2110      	movs	r1, #16
 8000562:	4802      	ldr	r0, [pc, #8]	; (800056c <red5+0x1c>)
 8000564:	f001 f9bb 	bl	80018de <HAL_GPIO_WritePin>
}
 8000568:	bf00      	nop
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40011000 	.word	0x40011000

08000570 <yellowOn6>:
void green5(){
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
}
void yellowOn6(){
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 8000574:	2201      	movs	r2, #1
 8000576:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800057a:	4805      	ldr	r0, [pc, #20]	; (8000590 <yellowOn6+0x20>)
 800057c:	f001 f9af 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
 8000580:	2201      	movs	r2, #1
 8000582:	2102      	movs	r1, #2
 8000584:	4802      	ldr	r0, [pc, #8]	; (8000590 <yellowOn6+0x20>)
 8000586:	f001 f9aa 	bl	80018de <HAL_GPIO_WritePin>
}
 800058a:	bf00      	nop
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40010c00 	.word	0x40010c00

08000594 <yellowOff6>:
void yellowOff6(){
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2102      	movs	r1, #2
 800059c:	4805      	ldr	r0, [pc, #20]	; (80005b4 <yellowOff6+0x20>)
 800059e:	f001 f99e 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
 80005a2:	2200      	movs	r2, #0
 80005a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005a8:	4802      	ldr	r0, [pc, #8]	; (80005b4 <yellowOff6+0x20>)
 80005aa:	f001 f998 	bl	80018de <HAL_GPIO_WritePin>
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40010c00 	.word	0x40010c00

080005b8 <red6>:
void red6(){
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005c2:	4805      	ldr	r0, [pc, #20]	; (80005d8 <red6+0x20>)
 80005c4:	f001 f98b 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, RESET);
 80005c8:	2200      	movs	r2, #0
 80005ca:	2102      	movs	r1, #2
 80005cc:	4802      	ldr	r0, [pc, #8]	; (80005d8 <red6+0x20>)
 80005ce:	f001 f986 	bl	80018de <HAL_GPIO_WritePin>
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40010c00 	.word	0x40010c00

080005dc <yellowOn7>:
void green6(){
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
}
void yellowOn7(){
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 80005e0:	2201      	movs	r2, #1
 80005e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005e6:	4805      	ldr	r0, [pc, #20]	; (80005fc <yellowOn7+0x20>)
 80005e8:	f001 f979 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005f2:	4802      	ldr	r0, [pc, #8]	; (80005fc <yellowOn7+0x20>)
 80005f4:	f001 f973 	bl	80018de <HAL_GPIO_WritePin>

}
 80005f8:	bf00      	nop
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40010c00 	.word	0x40010c00

08000600 <yellowOff7>:
void yellowOff7(){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800060a:	4805      	ldr	r0, [pc, #20]	; (8000620 <yellowOff7+0x20>)
 800060c:	f001 f967 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000616:	4802      	ldr	r0, [pc, #8]	; (8000620 <yellowOff7+0x20>)
 8000618:	f001 f961 	bl	80018de <HAL_GPIO_WritePin>
}
 800061c:	bf00      	nop
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40010c00 	.word	0x40010c00

08000624 <red7>:
void red7(){
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 8000628:	2201      	movs	r2, #1
 800062a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062e:	4805      	ldr	r0, [pc, #20]	; (8000644 <red7+0x20>)
 8000630:	f001 f955 	bl	80018de <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, RESET);
 8000634:	2200      	movs	r2, #0
 8000636:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800063a:	4802      	ldr	r0, [pc, #8]	; (8000644 <red7+0x20>)
 800063c:	f001 f94f 	bl	80018de <HAL_GPIO_WritePin>
}
 8000640:	bf00      	nop
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40010c00 	.word	0x40010c00

08000648 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064e:	f107 0310 	add.w	r3, r7, #16
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065c:	4b61      	ldr	r3, [pc, #388]	; (80007e4 <MX_GPIO_Init+0x19c>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	4a60      	ldr	r2, [pc, #384]	; (80007e4 <MX_GPIO_Init+0x19c>)
 8000662:	f043 0310 	orr.w	r3, r3, #16
 8000666:	6193      	str	r3, [r2, #24]
 8000668:	4b5e      	ldr	r3, [pc, #376]	; (80007e4 <MX_GPIO_Init+0x19c>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f003 0310 	and.w	r3, r3, #16
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000674:	4b5b      	ldr	r3, [pc, #364]	; (80007e4 <MX_GPIO_Init+0x19c>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a5a      	ldr	r2, [pc, #360]	; (80007e4 <MX_GPIO_Init+0x19c>)
 800067a:	f043 0320 	orr.w	r3, r3, #32
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b58      	ldr	r3, [pc, #352]	; (80007e4 <MX_GPIO_Init+0x19c>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f003 0320 	and.w	r3, r3, #32
 8000688:	60bb      	str	r3, [r7, #8]
 800068a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800068c:	4b55      	ldr	r3, [pc, #340]	; (80007e4 <MX_GPIO_Init+0x19c>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a54      	ldr	r2, [pc, #336]	; (80007e4 <MX_GPIO_Init+0x19c>)
 8000692:	f043 0304 	orr.w	r3, r3, #4
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b52      	ldr	r3, [pc, #328]	; (80007e4 <MX_GPIO_Init+0x19c>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f003 0304 	and.w	r3, r3, #4
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a4:	4b4f      	ldr	r3, [pc, #316]	; (80007e4 <MX_GPIO_Init+0x19c>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	4a4e      	ldr	r2, [pc, #312]	; (80007e4 <MX_GPIO_Init+0x19c>)
 80006aa:	f043 0308 	orr.w	r3, r3, #8
 80006ae:	6193      	str	r3, [r2, #24]
 80006b0:	4b4c      	ldr	r3, [pc, #304]	; (80007e4 <MX_GPIO_Init+0x19c>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	f003 0308 	and.w	r3, r3, #8
 80006b8:	603b      	str	r3, [r7, #0]
 80006ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80006bc:	2200      	movs	r2, #0
 80006be:	213b      	movs	r1, #59	; 0x3b
 80006c0:	4849      	ldr	r0, [pc, #292]	; (80007e8 <MX_GPIO_Init+0x1a0>)
 80006c2:	f001 f90c 	bl	80018de <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 80006c6:	2200      	movs	r2, #0
 80006c8:	216d      	movs	r1, #109	; 0x6d
 80006ca:	4848      	ldr	r0, [pc, #288]	; (80007ec <MX_GPIO_Init+0x1a4>)
 80006cc:	f001 f907 	bl	80018de <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f243 4102 	movw	r1, #13314	; 0x3402
 80006d6:	4846      	ldr	r0, [pc, #280]	; (80007f0 <MX_GPIO_Init+0x1a8>)
 80006d8:	f001 f901 	bl	80018de <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC3 PC4
                           PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 80006dc:	233b      	movs	r3, #59	; 0x3b
 80006de:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e0:	2301      	movs	r3, #1
 80006e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e8:	2302      	movs	r3, #2
 80006ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ec:	f107 0310 	add.w	r3, r7, #16
 80006f0:	4619      	mov	r1, r3
 80006f2:	483d      	ldr	r0, [pc, #244]	; (80007e8 <MX_GPIO_Init+0x1a0>)
 80006f4:	f000 ff58 	bl	80015a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = D1_Pin;
 80006f8:	2304      	movs	r3, #4
 80006fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80006fc:	4b3d      	ldr	r3, [pc, #244]	; (80007f4 <MX_GPIO_Init+0x1ac>)
 80006fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000700:	2302      	movs	r3, #2
 8000702:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(D1_GPIO_Port, &GPIO_InitStruct);
 8000704:	f107 0310 	add.w	r3, r7, #16
 8000708:	4619      	mov	r1, r3
 800070a:	4837      	ldr	r0, [pc, #220]	; (80007e8 <MX_GPIO_Init+0x1a0>)
 800070c:	f000 ff4c 	bl	80015a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 PA3 PA5
                           PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
 8000710:	236d      	movs	r3, #109	; 0x6d
 8000712:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	2301      	movs	r3, #1
 8000716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071c:	2302      	movs	r3, #2
 800071e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	4619      	mov	r1, r3
 8000726:	4831      	ldr	r0, [pc, #196]	; (80007ec <MX_GPIO_Init+0x1a4>)
 8000728:	f000 ff3e 	bl	80015a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = D2_Pin|D3_Pin|D4_Pin;
 800072c:	2392      	movs	r3, #146	; 0x92
 800072e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000730:	4b30      	ldr	r3, [pc, #192]	; (80007f4 <MX_GPIO_Init+0x1ac>)
 8000732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000734:	2302      	movs	r3, #2
 8000736:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	f107 0310 	add.w	r3, r7, #16
 800073c:	4619      	mov	r1, r3
 800073e:	482b      	ldr	r0, [pc, #172]	; (80007ec <MX_GPIO_Init+0x1a4>)
 8000740:	f000 ff32 	bl	80015a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = D5_Pin|D6_Pin|D7_Pin;
 8000744:	f644 0301 	movw	r3, #18433	; 0x4801
 8000748:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <MX_GPIO_Init+0x1ac>)
 800074c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800074e:	2302      	movs	r3, #2
 8000750:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000752:	f107 0310 	add.w	r3, r7, #16
 8000756:	4619      	mov	r1, r3
 8000758:	4825      	ldr	r0, [pc, #148]	; (80007f0 <MX_GPIO_Init+0x1a8>)
 800075a:	f000 ff25 	bl	80015a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB10 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_13;
 800075e:	f243 4302 	movw	r3, #13314	; 0x3402
 8000762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2302      	movs	r3, #2
 800076e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	4619      	mov	r1, r3
 8000776:	481e      	ldr	r0, [pc, #120]	; (80007f0 <MX_GPIO_Init+0x1a8>)
 8000778:	f000 ff16 	bl	80015a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2105      	movs	r1, #5
 8000780:	2006      	movs	r0, #6
 8000782:	f000 fe28 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000786:	2006      	movs	r0, #6
 8000788:	f000 fe41 	bl	800140e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 800078c:	2200      	movs	r2, #0
 800078e:	2105      	movs	r1, #5
 8000790:	2007      	movs	r0, #7
 8000792:	f000 fe20 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000796:	2007      	movs	r0, #7
 8000798:	f000 fe39 	bl	800140e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800079c:	2200      	movs	r2, #0
 800079e:	2105      	movs	r1, #5
 80007a0:	2008      	movs	r0, #8
 80007a2:	f000 fe18 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80007a6:	2008      	movs	r0, #8
 80007a8:	f000 fe31 	bl	800140e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2105      	movs	r1, #5
 80007b0:	200a      	movs	r0, #10
 80007b2:	f000 fe10 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80007b6:	200a      	movs	r0, #10
 80007b8:	f000 fe29 	bl	800140e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80007bc:	2200      	movs	r2, #0
 80007be:	2105      	movs	r1, #5
 80007c0:	2017      	movs	r0, #23
 80007c2:	f000 fe08 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80007c6:	2017      	movs	r0, #23
 80007c8:	f000 fe21 	bl	800140e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2105      	movs	r1, #5
 80007d0:	2028      	movs	r0, #40	; 0x28
 80007d2:	f000 fe00 	bl	80013d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007d6:	2028      	movs	r0, #40	; 0x28
 80007d8:	f000 fe19 	bl	800140e <HAL_NVIC_EnableIRQ>

}
 80007dc:	bf00      	nop
 80007de:	3720      	adds	r7, #32
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40011000 	.word	0x40011000
 80007ec:	40010800 	.word	0x40010800
 80007f0:	40010c00 	.word	0x40010c00
 80007f4:	10310000 	.word	0x10310000

080007f8 <for_delay_us>:

/* USER CODE BEGIN 2 */
void for_delay_us(uint32_t nus)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b085      	sub	sp, #20
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	uint32_t Delay = nus * 72/4;
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	4613      	mov	r3, r2
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	4413      	add	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	089b      	lsrs	r3, r3, #2
 800080c:	60fb      	str	r3, [r7, #12]
do{__NOP();}while (Delay --);
 800080e:	bf00      	nop
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	1e5a      	subs	r2, r3, #1
 8000814:	60fa      	str	r2, [r7, #12]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d1f9      	bne.n	800080e <for_delay_us+0x16>
}
 800081a:	bf00      	nop
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	bc80      	pop	{r7}
 8000824:	4770      	bx	lr
	...

08000828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082c:	f000 fc9a 	bl	8001164 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000830:	f000 f82a 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000834:	f7ff ff08 	bl	8000648 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000838:	f000 faea 	bl	8000e10 <MX_USART1_UART_Init>
  MX_USART3_Init();
 800083c:	f000 fb12 	bl	8000e64 <MX_USART3_Init>
  MX_TIM3_Init();
 8000840:	f000 f9da 	bl	8000bf8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  E_USART_INIT(&huart1);
 8000844:	480f      	ldr	r0, [pc, #60]	; (8000884 <main+0x5c>)
 8000846:	f000 fbed 	bl	8001024 <E_USART_INIT>

  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
  red1();
 800084a:	f7ff fdab 	bl	80003a4 <red1>
  green1();
 800084e:	f7ff fdb9 	bl	80003c4 <green1>
  yellowOn1();
 8000852:	f7ff fd87 	bl	8000364 <yellowOn1>
  yellowOff1();
 8000856:	f7ff fd95 	bl	8000384 <yellowOff1>
  yellowOn1();
 800085a:	f7ff fd83 	bl	8000364 <yellowOn1>
  yellowOn2();
 800085e:	f7ff fdc1 	bl	80003e4 <yellowOn2>
  yellowOn3();
 8000862:	f7ff fdf5 	bl	8000450 <yellowOn3>
  yellowOn4();
 8000866:	f7ff fe23 	bl	80004b0 <yellowOn4>
  yellowOn5();
 800086a:	f7ff fe51 	bl	8000510 <yellowOn5>
  yellowOn6();
 800086e:	f7ff fe7f 	bl	8000570 <yellowOn6>
  yellowOn7();
 8000872:	f7ff feb3 	bl	80005dc <yellowOn7>
  //ledInit();
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000876:	f003 f851 	bl	800391c <osKernelInitialize>
  MX_FREERTOS_Init();
 800087a:	f7ff fc69 	bl	8000150 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800087e:	f003 f87f 	bl	8003980 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000882:	e7fe      	b.n	8000882 <main+0x5a>
 8000884:	200004b0 	.word	0x200004b0

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b090      	sub	sp, #64	; 0x40
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 0318 	add.w	r3, r7, #24
 8000892:	2228      	movs	r2, #40	; 0x28
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f005 fd4a 	bl	8006330 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
 80008a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008aa:	2301      	movs	r3, #1
 80008ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008b8:	2301      	movs	r3, #1
 80008ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008bc:	2302      	movs	r3, #2
 80008be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80008c6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80008ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008cc:	f107 0318 	add.w	r3, r7, #24
 80008d0:	4618      	mov	r0, r3
 80008d2:	f001 f835 	bl	8001940 <HAL_RCC_OscConfig>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80008dc:	f000 f8e2 	bl	8000aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e0:	230f      	movs	r3, #15
 80008e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e4:	2302      	movs	r3, #2
 80008e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	2102      	movs	r1, #2
 80008fa:	4618      	mov	r0, r3
 80008fc:	f001 faa2 	bl	8001e44 <HAL_RCC_ClockConfig>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000906:	f000 f8cd 	bl	8000aa4 <Error_Handler>
  }
}
 800090a:	bf00      	nop
 800090c:	3740      	adds	r7, #64	; 0x40
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//外部中断回调函数
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	; 0x28
 8000918:	af00      	add	r7, sp, #0
 800091a:	4603      	mov	r3, r0
 800091c:	80fb      	strh	r3, [r7, #6]
	for_delay_us(10000);
 800091e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000922:	f7ff ff69 	bl	80007f8 <for_delay_us>
//led1
	if(GPIO_Pin == D1_Pin){
 8000926:	88fb      	ldrh	r3, [r7, #6]
 8000928:	2b04      	cmp	r3, #4
 800092a:	d113      	bne.n	8000954 <HAL_GPIO_EXTI_Callback+0x40>
	  	  uint8_t TxDataon[2]= {0x01, 0xDD};
 800092c:	f64d 5301 	movw	r3, #56577	; 0xdd01
 8000930:	84bb      	strh	r3, [r7, #36]	; 0x24
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 8000932:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000936:	230a      	movs	r3, #10
 8000938:	2202      	movs	r2, #2
 800093a:	484f      	ldr	r0, [pc, #316]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 800093c:	f002 f88c 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) == 1){
 8000940:	2104      	movs	r1, #4
 8000942:	484e      	ldr	r0, [pc, #312]	; (8000a7c <HAL_GPIO_EXTI_Callback+0x168>)
 8000944:	f000 ffb4 	bl	80018b0 <HAL_GPIO_ReadPin>
 8000948:	4603      	mov	r3, r0
 800094a:	2b01      	cmp	r3, #1
 800094c:	d102      	bne.n	8000954 <HAL_GPIO_EXTI_Callback+0x40>
			for_delay_us(10000);
			yellowOff1();
			for_delay_us(30000);
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, SET);
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, RESET);*/
			led1 = 1;
 800094e:	4b4c      	ldr	r3, [pc, #304]	; (8000a80 <HAL_GPIO_EXTI_Callback+0x16c>)
 8000950:	2201      	movs	r2, #1
 8000952:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, SET);
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, RESET);*/
		}
	}
//led2
	if(GPIO_Pin == D2_Pin){
 8000954:	88fb      	ldrh	r3, [r7, #6]
 8000956:	2b02      	cmp	r3, #2
 8000958:	d113      	bne.n	8000982 <HAL_GPIO_EXTI_Callback+0x6e>
	  	  uint8_t TxDataon[2]= {0x06, 0xDD};
 800095a:	f64d 5306 	movw	r3, #56582	; 0xdd06
 800095e:	843b      	strh	r3, [r7, #32]
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 8000960:	f107 0120 	add.w	r1, r7, #32
 8000964:	230a      	movs	r3, #10
 8000966:	2202      	movs	r2, #2
 8000968:	4843      	ldr	r0, [pc, #268]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 800096a:	f002 f875 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1){
 800096e:	2102      	movs	r1, #2
 8000970:	4844      	ldr	r0, [pc, #272]	; (8000a84 <HAL_GPIO_EXTI_Callback+0x170>)
 8000972:	f000 ff9d 	bl	80018b0 <HAL_GPIO_ReadPin>
 8000976:	4603      	mov	r3, r0
 8000978:	2b01      	cmp	r3, #1
 800097a:	d102      	bne.n	8000982 <HAL_GPIO_EXTI_Callback+0x6e>
			yellowOn2();
			for_delay_us(10000);
			yellowOff2();
			for_delay_us(10000);
			}*/
			led2 = 1;
 800097c:	4b42      	ldr	r3, [pc, #264]	; (8000a88 <HAL_GPIO_EXTI_Callback+0x174>)
 800097e:	2201      	movs	r2, #1
 8000980:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, SET);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, RESET);*/
		}
	}
//led3
	if(GPIO_Pin == D3_Pin){
 8000982:	88fb      	ldrh	r3, [r7, #6]
 8000984:	2b10      	cmp	r3, #16
 8000986:	d113      	bne.n	80009b0 <HAL_GPIO_EXTI_Callback+0x9c>
	  	  uint8_t TxDataon[2]= {0x05, 0xDD};
 8000988:	f64d 5305 	movw	r3, #56581	; 0xdd05
 800098c:	83bb      	strh	r3, [r7, #28]
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 800098e:	f107 011c 	add.w	r1, r7, #28
 8000992:	230a      	movs	r3, #10
 8000994:	2202      	movs	r2, #2
 8000996:	4838      	ldr	r0, [pc, #224]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 8000998:	f002 f85e 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1){
 800099c:	2110      	movs	r1, #16
 800099e:	4839      	ldr	r0, [pc, #228]	; (8000a84 <HAL_GPIO_EXTI_Callback+0x170>)
 80009a0:	f000 ff86 	bl	80018b0 <HAL_GPIO_ReadPin>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d102      	bne.n	80009b0 <HAL_GPIO_EXTI_Callback+0x9c>
        led3 = 1;
 80009aa:	4b38      	ldr	r3, [pc, #224]	; (8000a8c <HAL_GPIO_EXTI_Callback+0x178>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]
			//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
			//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, RESET);
		}
	}
//led4
	if(GPIO_Pin == D4_Pin){
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	2b80      	cmp	r3, #128	; 0x80
 80009b4:	d113      	bne.n	80009de <HAL_GPIO_EXTI_Callback+0xca>
	  	  uint8_t TxDataon[2]= {0x04, 0xDD};
 80009b6:	f64d 5304 	movw	r3, #56580	; 0xdd04
 80009ba:	833b      	strh	r3, [r7, #24]
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 80009bc:	f107 0118 	add.w	r1, r7, #24
 80009c0:	230a      	movs	r3, #10
 80009c2:	2202      	movs	r2, #2
 80009c4:	482c      	ldr	r0, [pc, #176]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 80009c6:	f002 f847 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1){
 80009ca:	2180      	movs	r1, #128	; 0x80
 80009cc:	482d      	ldr	r0, [pc, #180]	; (8000a84 <HAL_GPIO_EXTI_Callback+0x170>)
 80009ce:	f000 ff6f 	bl	80018b0 <HAL_GPIO_ReadPin>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d102      	bne.n	80009de <HAL_GPIO_EXTI_Callback+0xca>
         led4 = 1;
 80009d8:	4b2d      	ldr	r3, [pc, #180]	; (8000a90 <HAL_GPIO_EXTI_Callback+0x17c>)
 80009da:	2201      	movs	r2, #1
 80009dc:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, SET);
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, RESET);*/
		}
	}
//led5
	if(GPIO_Pin == D5_Pin){
 80009de:	88fb      	ldrh	r3, [r7, #6]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d113      	bne.n	8000a0c <HAL_GPIO_EXTI_Callback+0xf8>
	  	  uint8_t TxDataon[2]= {0x03, 0xDD};
 80009e4:	f64d 5303 	movw	r3, #56579	; 0xdd03
 80009e8:	82bb      	strh	r3, [r7, #20]
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 80009ea:	f107 0114 	add.w	r1, r7, #20
 80009ee:	230a      	movs	r3, #10
 80009f0:	2202      	movs	r2, #2
 80009f2:	4821      	ldr	r0, [pc, #132]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 80009f4:	f002 f830 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == 1){
 80009f8:	2101      	movs	r1, #1
 80009fa:	4826      	ldr	r0, [pc, #152]	; (8000a94 <HAL_GPIO_EXTI_Callback+0x180>)
 80009fc:	f000 ff58 	bl	80018b0 <HAL_GPIO_ReadPin>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d102      	bne.n	8000a0c <HAL_GPIO_EXTI_Callback+0xf8>
             led5 = 1;
 8000a06:	4b24      	ldr	r3, [pc, #144]	; (8000a98 <HAL_GPIO_EXTI_Callback+0x184>)
 8000a08:	2201      	movs	r2, #1
 8000a0a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, SET);
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, RESET);*/
		}
	}
//led6
	if(GPIO_Pin == D6_Pin){
 8000a0c:	88fb      	ldrh	r3, [r7, #6]
 8000a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000a12:	d114      	bne.n	8000a3e <HAL_GPIO_EXTI_Callback+0x12a>
	  	  uint8_t TxDataon[2]= {0x02, 0xDD};
 8000a14:	f64d 5302 	movw	r3, #56578	; 0xdd02
 8000a18:	823b      	strh	r3, [r7, #16]
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 8000a1a:	f107 0110 	add.w	r1, r7, #16
 8000a1e:	230a      	movs	r3, #10
 8000a20:	2202      	movs	r2, #2
 8000a22:	4815      	ldr	r0, [pc, #84]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 8000a24:	f002 f818 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == 1){
 8000a28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a2c:	4819      	ldr	r0, [pc, #100]	; (8000a94 <HAL_GPIO_EXTI_Callback+0x180>)
 8000a2e:	f000 ff3f 	bl	80018b0 <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d102      	bne.n	8000a3e <HAL_GPIO_EXTI_Callback+0x12a>
        led6 = 1;
 8000a38:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <HAL_GPIO_EXTI_Callback+0x188>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, SET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, RESET);*/
		}
	}
//led7
	if(GPIO_Pin == D7_Pin){
 8000a3e:	88fb      	ldrh	r3, [r7, #6]
 8000a40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000a44:	d114      	bne.n	8000a70 <HAL_GPIO_EXTI_Callback+0x15c>
	  	  uint8_t TxDataon[2]= {0x01, 0xDD};
 8000a46:	f64d 5301 	movw	r3, #56577	; 0xdd01
 8000a4a:	81bb      	strh	r3, [r7, #12]
	  	  HAL_UART_Transmit(&huart1,TxDataon,2,10);
 8000a4c:	f107 010c 	add.w	r1, r7, #12
 8000a50:	230a      	movs	r3, #10
 8000a52:	2202      	movs	r2, #2
 8000a54:	4808      	ldr	r0, [pc, #32]	; (8000a78 <HAL_GPIO_EXTI_Callback+0x164>)
 8000a56:	f001 ffff 	bl	8002a58 <HAL_UART_Transmit>
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == 1){
 8000a5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a5e:	480d      	ldr	r0, [pc, #52]	; (8000a94 <HAL_GPIO_EXTI_Callback+0x180>)
 8000a60:	f000 ff26 	bl	80018b0 <HAL_GPIO_ReadPin>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b01      	cmp	r3, #1
 8000a68:	d102      	bne.n	8000a70 <HAL_GPIO_EXTI_Callback+0x15c>
        led7 = 1;
 8000a6a:	4b0d      	ldr	r3, [pc, #52]	; (8000aa0 <HAL_GPIO_EXTI_Callback+0x18c>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);*/
		}
	}
	//_HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin_2);//中断清理，防止影响下次按�?????????????????????????????

}
 8000a70:	bf00      	nop
 8000a72:	3728      	adds	r7, #40	; 0x28
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	200004b0 	.word	0x200004b0
 8000a7c:	40011000 	.word	0x40011000
 8000a80:	20000048 	.word	0x20000048
 8000a84:	40010800 	.word	0x40010800
 8000a88:	20000049 	.word	0x20000049
 8000a8c:	2000004a 	.word	0x2000004a
 8000a90:	2000004b 	.word	0x2000004b
 8000a94:	40010c00 	.word	0x40010c00
 8000a98:	2000004c 	.word	0x2000004c
 8000a9c:	2000004d 	.word	0x2000004d
 8000aa0:	2000004e 	.word	0x2000004e

08000aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa8:	b672      	cpsid	i
}
 8000aaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aac:	e7fe      	b.n	8000aac <Error_Handler+0x8>
	...

08000ab0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ab6:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <HAL_MspInit+0x68>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	4a17      	ldr	r2, [pc, #92]	; (8000b18 <HAL_MspInit+0x68>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6193      	str	r3, [r2, #24]
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <HAL_MspInit+0x68>)
 8000ac4:	699b      	ldr	r3, [r3, #24]
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <HAL_MspInit+0x68>)
 8000ad0:	69db      	ldr	r3, [r3, #28]
 8000ad2:	4a11      	ldr	r2, [pc, #68]	; (8000b18 <HAL_MspInit+0x68>)
 8000ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad8:	61d3      	str	r3, [r2, #28]
 8000ada:	4b0f      	ldr	r3, [pc, #60]	; (8000b18 <HAL_MspInit+0x68>)
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	210f      	movs	r1, #15
 8000aea:	f06f 0001 	mvn.w	r0, #1
 8000aee:	f000 fc72 	bl	80013d6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <HAL_MspInit+0x6c>)
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000b06:	60fb      	str	r3, [r7, #12]
 8000b08:	4a04      	ldr	r2, [pc, #16]	; (8000b1c <HAL_MspInit+0x6c>)
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010000 	.word	0x40010000

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <NMI_Handler+0x4>

08000b26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <HardFault_Handler+0x4>

08000b2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <MemManage_Handler+0x4>

08000b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <BusFault_Handler+0x4>

08000b38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b3c:	e7fe      	b.n	8000b3c <UsageFault_Handler+0x4>

08000b3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b42:	bf00      	nop
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr

08000b4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b4e:	f000 fb4f 	bl	80011f0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b52:	f004 fbff 	bl	8005354 <xTaskGetSchedulerState>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b01      	cmp	r3, #1
 8000b5a:	d001      	beq.n	8000b60 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b5c:	f005 f95c 	bl	8005e18 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D5_Pin);
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f000 fed1 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D2_Pin);
 8000b76:	2002      	movs	r0, #2
 8000b78:	f000 feca 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D1_Pin);
 8000b84:	2004      	movs	r0, #4
 8000b86:	f000 fec3 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D3_Pin);
 8000b92:	2010      	movs	r0, #16
 8000b94:	f000 febc 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000b98:	bf00      	nop
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D4_Pin);
 8000ba0:	2080      	movs	r0, #128	; 0x80
 8000ba2:	f000 feb5 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000bb0:	4802      	ldr	r0, [pc, #8]	; (8000bbc <TIM3_IRQHandler+0x10>)
 8000bb2:	f001 fba5 	bl	8002300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000050 	.word	0x20000050

08000bc0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000bc4:	4802      	ldr	r0, [pc, #8]	; (8000bd0 <USART1_IRQHandler+0x10>)
 8000bc6:	f001 ffef 	bl	8002ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200004b0 	.word	0x200004b0

08000bd4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D6_Pin);
 8000bd8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000bdc:	f000 fe98 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(D7_Pin);
 8000be0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000be4:	f000 fe94 	bl	8001910 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}

08000bec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr

08000bf8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bfe:	f107 0308 	add.w	r3, r7, #8
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
 8000c06:	605a      	str	r2, [r3, #4]
 8000c08:	609a      	str	r2, [r3, #8]
 8000c0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c0c:	463b      	mov	r3, r7
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000c14:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c16:	4a1e      	ldr	r2, [pc, #120]	; (8000c90 <MX_TIM3_Init+0x98>)
 8000c18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c1c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000c20:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c22:	4b1a      	ldr	r3, [pc, #104]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8000c28:	4b18      	ldr	r3, [pc, #96]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c2a:	2231      	movs	r2, #49	; 0x31
 8000c2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2e:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c34:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c36:	2280      	movs	r2, #128	; 0x80
 8000c38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c3a:	4814      	ldr	r0, [pc, #80]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c3c:	f001 fa90 	bl	8002160 <HAL_TIM_Base_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000c46:	f7ff ff2d 	bl	8000aa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c50:	f107 0308 	add.w	r3, r7, #8
 8000c54:	4619      	mov	r1, r3
 8000c56:	480d      	ldr	r0, [pc, #52]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c58:	f001 fc5a 	bl	8002510 <HAL_TIM_ConfigClockSource>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000c62:	f7ff ff1f 	bl	8000aa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c66:	2300      	movs	r3, #0
 8000c68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c6e:	463b      	mov	r3, r7
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	; (8000c8c <MX_TIM3_Init+0x94>)
 8000c74:	f001 fe30 	bl	80028d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000c7e:	f7ff ff11 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	3718      	adds	r7, #24
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000050 	.word	0x20000050
 8000c90:	40000400 	.word	0x40000400

08000c94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a0d      	ldr	r2, [pc, #52]	; (8000cd8 <HAL_TIM_Base_MspInit+0x44>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d113      	bne.n	8000cce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	; (8000cdc <HAL_TIM_Base_MspInit+0x48>)
 8000ca8:	69db      	ldr	r3, [r3, #28]
 8000caa:	4a0c      	ldr	r2, [pc, #48]	; (8000cdc <HAL_TIM_Base_MspInit+0x48>)
 8000cac:	f043 0302 	orr.w	r3, r3, #2
 8000cb0:	61d3      	str	r3, [r2, #28]
 8000cb2:	4b0a      	ldr	r3, [pc, #40]	; (8000cdc <HAL_TIM_Base_MspInit+0x48>)
 8000cb4:	69db      	ldr	r3, [r3, #28]
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2105      	movs	r1, #5
 8000cc2:	201d      	movs	r0, #29
 8000cc4:	f000 fb87 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000cc8:	201d      	movs	r0, #29
 8000cca:	f000 fba0 	bl	800140e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000cce:	bf00      	nop
 8000cd0:	3710      	adds	r7, #16
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40000400 	.word	0x40000400
 8000cdc:	40021000 	.word	0x40021000

08000ce0 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
	if(htim == &htim3)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	4a3f      	ldr	r2, [pc, #252]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d175      	bne.n	8000ddc <HAL_TIM_PeriodElapsedCallback+0xfc>
	{
		__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);	//产生中断证明超过4ms没有接收到数据了，一帧接收完�???
 8000cf0:	4b3d      	ldr	r3, [pc, #244]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f06f 0201 	mvn.w	r2, #1
 8000cf8:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Stop_IT(&htim3);		//中断之后停止定时器，�???启在下一次接收到数据�???�???
 8000cfa:	483b      	ldr	r0, [pc, #236]	; (8000de8 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000cfc:	f001 fad2 	bl	80022a4 <HAL_TIM_Base_Stop_IT>
		uart1.rx_size = uart1.rx_buf_cnt;	//将接收到数据数量赋�??
 8000d00:	4b3a      	ldr	r3, [pc, #232]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d02:	889a      	ldrh	r2, [r3, #4]
 8000d04:	4b39      	ldr	r3, [pc, #228]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d06:	80da      	strh	r2, [r3, #6]
		uart1.rx_buf_cnt = 0;				//清零
 8000d08:	4b38      	ldr	r3, [pc, #224]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	809a      	strh	r2, [r3, #4]
		uart1.rx_flag = 1;					//接收完成，置1
 8000d0e:	4b37      	ldr	r3, [pc, #220]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	721a      	strb	r2, [r3, #8]
		  if(uart1_rx_buf[0] >= 0xC1 && uart1_rx_buf[0] <= 0xC7){
 8000d14:	4b36      	ldr	r3, [pc, #216]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2bc0      	cmp	r3, #192	; 0xc0
 8000d1a:	d95f      	bls.n	8000ddc <HAL_TIM_PeriodElapsedCallback+0xfc>
 8000d1c:	4b34      	ldr	r3, [pc, #208]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2bc7      	cmp	r3, #199	; 0xc7
 8000d22:	d85b      	bhi.n	8000ddc <HAL_TIM_PeriodElapsedCallback+0xfc>
				  switch (uart1_rx_buf[0]){
 8000d24:	4b32      	ldr	r3, [pc, #200]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	3bc1      	subs	r3, #193	; 0xc1
 8000d2a:	2b06      	cmp	r3, #6
 8000d2c:	d857      	bhi.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
 8000d2e:	a201      	add	r2, pc, #4	; (adr r2, 8000d34 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d34:	08000d51 	.word	0x08000d51
 8000d38:	08000d65 	.word	0x08000d65
 8000d3c:	08000d79 	.word	0x08000d79
 8000d40:	08000d8d 	.word	0x08000d8d
 8000d44:	08000da1 	.word	0x08000da1
 8000d48:	08000db5 	.word	0x08000db5
 8000d4c:	08000dc9 	.word	0x08000dc9
				  case 0xC1:red7();
 8000d50:	f7ff fc68 	bl	8000624 <red7>
				  led7 = 3;
 8000d54:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8000d56:	2203      	movs	r2, #3
 8000d58:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000d5a:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d5e:	f7ff fd4b 	bl	80007f8 <for_delay_us>
				  break;
 8000d62:	e03c      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  case 0xC2:red6();
 8000d64:	f7ff fc28 	bl	80005b8 <red6>
				  led6 = 3;
 8000d68:	4b23      	ldr	r3, [pc, #140]	; (8000df8 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000d6e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d72:	f7ff fd41 	bl	80007f8 <for_delay_us>
				  break;
 8000d76:	e032      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  case 0xC3:red5();
 8000d78:	f7ff fbea 	bl	8000550 <red5>
				  led5 = 3;
 8000d7c:	4b1f      	ldr	r3, [pc, #124]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8000d7e:	2203      	movs	r2, #3
 8000d80:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000d82:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d86:	f7ff fd37 	bl	80007f8 <for_delay_us>
				  break;
 8000d8a:	e028      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  case 0xC4:red4();
 8000d8c:	f7ff fbb0 	bl	80004f0 <red4>
				  led4 = 3;
 8000d90:	4b1b      	ldr	r3, [pc, #108]	; (8000e00 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8000d92:	2203      	movs	r2, #3
 8000d94:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000d96:	f242 7010 	movw	r0, #10000	; 0x2710
 8000d9a:	f7ff fd2d 	bl	80007f8 <for_delay_us>
				  break;
 8000d9e:	e01e      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  case 0xC5:red3();
 8000da0:	f7ff fb76 	bl	8000490 <red3>
				  led3 = 3;
 8000da4:	4b17      	ldr	r3, [pc, #92]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8000da6:	2203      	movs	r2, #3
 8000da8:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000daa:	f242 7010 	movw	r0, #10000	; 0x2710
 8000dae:	f7ff fd23 	bl	80007f8 <for_delay_us>
				  break;
 8000db2:	e014      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  case 0xC6:red2();
 8000db4:	f7ff fb3a 	bl	800042c <red2>
				  led2 = 3;
 8000db8:	4b13      	ldr	r3, [pc, #76]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8000dba:	2203      	movs	r2, #3
 8000dbc:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000dbe:	f242 7010 	movw	r0, #10000	; 0x2710
 8000dc2:	f7ff fd19 	bl	80007f8 <for_delay_us>
				  break;
 8000dc6:	e00a      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  case 0xC7:red1();
 8000dc8:	f7ff faec 	bl	80003a4 <red1>
				  led1 = 3;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	; (8000e0c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8000dce:	2203      	movs	r2, #3
 8000dd0:	701a      	strb	r2, [r3, #0]
				  for_delay_us(10000);
 8000dd2:	f242 7010 	movw	r0, #10000	; 0x2710
 8000dd6:	f7ff fd0f 	bl	80007f8 <for_delay_us>
				  break;
 8000dda:	e000      	b.n	8000dde <HAL_TIM_PeriodElapsedCallback+0xfe>
				  }
				  //uart1.rx_flag = 0;
			 }
 8000ddc:	bf00      	nop
	}

}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000050 	.word	0x20000050
 8000dec:	20000498 	.word	0x20000498
 8000df0:	20000098 	.word	0x20000098
 8000df4:	2000004e 	.word	0x2000004e
 8000df8:	2000004d 	.word	0x2000004d
 8000dfc:	2000004c 	.word	0x2000004c
 8000e00:	2000004b 	.word	0x2000004b
 8000e04:	2000004a 	.word	0x2000004a
 8000e08:	20000049 	.word	0x20000049
 8000e0c:	20000048 	.word	0x20000048

08000e10 <MX_USART1_UART_Init>:
USART_HandleTypeDef husart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e14:	4b11      	ldr	r3, [pc, #68]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e16:	4a12      	ldr	r2, [pc, #72]	; (8000e60 <MX_USART1_UART_Init+0x50>)
 8000e18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e1a:	4b10      	ldr	r3, [pc, #64]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e22:	4b0e      	ldr	r3, [pc, #56]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e28:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e2e:	4b0b      	ldr	r3, [pc, #44]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e34:	4b09      	ldr	r3, [pc, #36]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e36:	220c      	movs	r2, #12
 8000e38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e3a:	4b08      	ldr	r3, [pc, #32]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e46:	4805      	ldr	r0, [pc, #20]	; (8000e5c <MX_USART1_UART_Init+0x4c>)
 8000e48:	f001 fdb6 	bl	80029b8 <HAL_UART_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e52:	f7ff fe27 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200004b0 	.word	0x200004b0
 8000e60:	40013800 	.word	0x40013800

08000e64 <MX_USART3_Init>:
/* USART3 init function */
void MX_USART3_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e6a:	4a13      	ldr	r2, [pc, #76]	; (8000eb8 <MX_USART3_Init+0x54>)
 8000e6c:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 115200;
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e74:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8000e76:	4b0f      	ldr	r3, [pc, #60]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8000e7c:	4b0d      	ldr	r3, [pc, #52]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8000e82:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX_RX;
 8000e88:	4b0a      	ldr	r3, [pc, #40]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e8a:	220c      	movs	r2, #12
 8000e8c:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_LOW;
 8000e8e:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_1EDGE;
 8000e94:	4b07      	ldr	r3, [pc, #28]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8000ea0:	4804      	ldr	r0, [pc, #16]	; (8000eb4 <MX_USART3_Init+0x50>)
 8000ea2:	f002 fc01 	bl	80036a8 <HAL_USART_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_USART3_Init+0x4c>
  {
    Error_Handler();
 8000eac:	f7ff fdfa 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	200004f8 	.word	0x200004f8
 8000eb8:	40004800 	.word	0x40004800

08000ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 0310 	add.w	r3, r7, #16
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a20      	ldr	r2, [pc, #128]	; (8000f58 <HAL_UART_MspInit+0x9c>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d139      	bne.n	8000f50 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000edc:	4b1f      	ldr	r3, [pc, #124]	; (8000f5c <HAL_UART_MspInit+0xa0>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	4a1e      	ldr	r2, [pc, #120]	; (8000f5c <HAL_UART_MspInit+0xa0>)
 8000ee2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ee6:	6193      	str	r3, [r2, #24]
 8000ee8:	4b1c      	ldr	r3, [pc, #112]	; (8000f5c <HAL_UART_MspInit+0xa0>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef4:	4b19      	ldr	r3, [pc, #100]	; (8000f5c <HAL_UART_MspInit+0xa0>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	4a18      	ldr	r2, [pc, #96]	; (8000f5c <HAL_UART_MspInit+0xa0>)
 8000efa:	f043 0304 	orr.w	r3, r3, #4
 8000efe:	6193      	str	r3, [r2, #24]
 8000f00:	4b16      	ldr	r3, [pc, #88]	; (8000f5c <HAL_UART_MspInit+0xa0>)
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	f003 0304 	and.w	r3, r3, #4
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f12:	2302      	movs	r3, #2
 8000f14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f16:	2303      	movs	r3, #3
 8000f18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1a:	f107 0310 	add.w	r3, r7, #16
 8000f1e:	4619      	mov	r1, r3
 8000f20:	480f      	ldr	r0, [pc, #60]	; (8000f60 <HAL_UART_MspInit+0xa4>)
 8000f22:	f000 fb41 	bl	80015a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f34:	f107 0310 	add.w	r3, r7, #16
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4809      	ldr	r0, [pc, #36]	; (8000f60 <HAL_UART_MspInit+0xa4>)
 8000f3c:	f000 fb34 	bl	80015a8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2100      	movs	r1, #0
 8000f44:	2025      	movs	r0, #37	; 0x25
 8000f46:	f000 fa46 	bl	80013d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f4a:	2025      	movs	r0, #37	; 0x25
 8000f4c:	f000 fa5f 	bl	800140e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f50:	bf00      	nop
 8000f52:	3720      	adds	r7, #32
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	40013800 	.word	0x40013800
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	40010800 	.word	0x40010800

08000f64 <HAL_USART_MspInit>:

void HAL_USART_MspInit(USART_HandleTypeDef* usartHandle)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b08a      	sub	sp, #40	; 0x28
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 0314 	add.w	r3, r7, #20
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
  if(usartHandle->Instance==USART3)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a25      	ldr	r2, [pc, #148]	; (8001014 <HAL_USART_MspInit+0xb0>)
 8000f80:	4293      	cmp	r3, r2
 8000f82:	d143      	bne.n	800100c <HAL_USART_MspInit+0xa8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f84:	4b24      	ldr	r3, [pc, #144]	; (8001018 <HAL_USART_MspInit+0xb4>)
 8000f86:	69db      	ldr	r3, [r3, #28]
 8000f88:	4a23      	ldr	r2, [pc, #140]	; (8001018 <HAL_USART_MspInit+0xb4>)
 8000f8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f8e:	61d3      	str	r3, [r2, #28]
 8000f90:	4b21      	ldr	r3, [pc, #132]	; (8001018 <HAL_USART_MspInit+0xb4>)
 8000f92:	69db      	ldr	r3, [r3, #28]
 8000f94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9c:	4b1e      	ldr	r3, [pc, #120]	; (8001018 <HAL_USART_MspInit+0xb4>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	4a1d      	ldr	r2, [pc, #116]	; (8001018 <HAL_USART_MspInit+0xb4>)
 8000fa2:	f043 0310 	orr.w	r3, r3, #16
 8000fa6:	6193      	str	r3, [r2, #24]
 8000fa8:	4b1b      	ldr	r3, [pc, #108]	; (8001018 <HAL_USART_MspInit+0xb4>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	f003 0310 	and.w	r3, r3, #16
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    PC12     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000fb4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fc2:	f107 0314 	add.w	r3, r7, #20
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4814      	ldr	r0, [pc, #80]	; (800101c <HAL_USART_MspInit+0xb8>)
 8000fca:	f000 faed 	bl	80015a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fdc:	f107 0314 	add.w	r3, r7, #20
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	480e      	ldr	r0, [pc, #56]	; (800101c <HAL_USART_MspInit+0xb8>)
 8000fe4:	f000 fae0 	bl	80015a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8000fe8:	4b0d      	ldr	r3, [pc, #52]	; (8001020 <HAL_USART_MspInit+0xbc>)
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000ff4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8000ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001000:	f043 0310 	orr.w	r3, r3, #16
 8001004:	627b      	str	r3, [r7, #36]	; 0x24
 8001006:	4a06      	ldr	r2, [pc, #24]	; (8001020 <HAL_USART_MspInit+0xbc>)
 8001008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800100a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800100c:	bf00      	nop
 800100e:	3728      	adds	r7, #40	; 0x28
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40004800 	.word	0x40004800
 8001018:	40021000 	.word	0x40021000
 800101c:	40011000 	.word	0x40011000
 8001020:	40010000 	.word	0x40010000

08001024 <E_USART_INIT>:
  }
}

/* USER CODE BEGIN 1 */
void E_USART_INIT(UART_HandleTypeDef *huart)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a10      	ldr	r2, [pc, #64]	; (8001074 <E_USART_INIT+0x50>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d11a      	bne.n	800106c <E_USART_INIT+0x48>
	{
		uart1.rx_buf = uart1_rx_buf;	//接收数据变量初始??
 8001036:	4b10      	ldr	r3, [pc, #64]	; (8001078 <E_USART_INIT+0x54>)
 8001038:	4a10      	ldr	r2, [pc, #64]	; (800107c <E_USART_INIT+0x58>)
 800103a:	601a      	str	r2, [r3, #0]
		uart1.rx_buf_cnt = 0;
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <E_USART_INIT+0x54>)
 800103e:	2200      	movs	r2, #0
 8001040:	809a      	strh	r2, [r3, #4]
		uart1.rx_size = 0;
 8001042:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <E_USART_INIT+0x54>)
 8001044:	2200      	movs	r2, #0
 8001046:	80da      	strh	r2, [r3, #6]
		uart1.rx_flag = 0;
 8001048:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <E_USART_INIT+0x54>)
 800104a:	2200      	movs	r2, #0
 800104c:	721a      	strb	r2, [r3, #8]

		uart1.tx_buf = uart1_rx_buf;	//发�?�数据变量初始化
 800104e:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <E_USART_INIT+0x54>)
 8001050:	4a0a      	ldr	r2, [pc, #40]	; (800107c <E_USART_INIT+0x58>)
 8001052:	60da      	str	r2, [r3, #12]
		uart1.tx_buf_cnt = UART1_TXSIZE;
 8001054:	4b08      	ldr	r3, [pc, #32]	; (8001078 <E_USART_INIT+0x54>)
 8001056:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800105a:	821a      	strh	r2, [r3, #16]
		uart1.tx_size = 0;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <E_USART_INIT+0x54>)
 800105e:	2200      	movs	r2, #0
 8001060:	825a      	strh	r2, [r3, #18]

		HAL_UART_Receive_IT(huart, (uint8_t *)&bRxBuffer, 1);	//??启接收中??
 8001062:	2201      	movs	r2, #1
 8001064:	4906      	ldr	r1, [pc, #24]	; (8001080 <E_USART_INIT+0x5c>)
 8001066:	6878      	ldr	r0, [r7, #4]
 8001068:	f001 fd79 	bl	8002b5e <HAL_UART_Receive_IT>
	}
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40013800 	.word	0x40013800
 8001078:	20000498 	.word	0x20000498
 800107c:	20000098 	.word	0x20000098
 8001080:	200004ac 	.word	0x200004ac

08001084 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a1c      	ldr	r2, [pc, #112]	; (8001104 <HAL_UART_RxCpltCallback+0x80>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d132      	bne.n	80010fc <HAL_UART_RxCpltCallback+0x78>
	{
		if(uart1.rx_buf_cnt >= UART1_RXSIZE-1)	//接收数据量超限，错误
 8001096:	4b1c      	ldr	r3, [pc, #112]	; (8001108 <HAL_UART_RxCpltCallback+0x84>)
 8001098:	889b      	ldrh	r3, [r3, #4]
 800109a:	f240 32fe 	movw	r2, #1022	; 0x3fe
 800109e:	4293      	cmp	r3, r2
 80010a0:	d911      	bls.n	80010c6 <HAL_UART_RxCpltCallback+0x42>
		{
			uart1.rx_buf_cnt = 0;
 80010a2:	4b19      	ldr	r3, [pc, #100]	; (8001108 <HAL_UART_RxCpltCallback+0x84>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	809a      	strh	r2, [r3, #4]
			memset(uart1.rx_buf, 0x00, sizeof(&uart1.rx_buf));
 80010a8:	4b17      	ldr	r3, [pc, #92]	; (8001108 <HAL_UART_RxCpltCallback+0x84>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2204      	movs	r2, #4
 80010ae:	2100      	movs	r1, #0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f005 f93d 	bl	8006330 <memset>
			HAL_UART_Transmit(huart, (uint8_t *)"DATA OVERFLOW", 10, 0xFFFF);
 80010b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010ba:	220a      	movs	r2, #10
 80010bc:	4913      	ldr	r1, [pc, #76]	; (800110c <HAL_UART_RxCpltCallback+0x88>)
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f001 fcca 	bl	8002a58 <HAL_UART_Transmit>
 80010c4:	e015      	b.n	80010f2 <HAL_UART_RxCpltCallback+0x6e>
		}
		else									//接收正常
		{
			uart1.rx_buf[uart1.rx_buf_cnt++] = bRxBuffer;	//接收数据存储到rx_buf
 80010c6:	4b10      	ldr	r3, [pc, #64]	; (8001108 <HAL_UART_RxCpltCallback+0x84>)
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <HAL_UART_RxCpltCallback+0x84>)
 80010cc:	889b      	ldrh	r3, [r3, #4]
 80010ce:	1c59      	adds	r1, r3, #1
 80010d0:	b288      	uxth	r0, r1
 80010d2:	490d      	ldr	r1, [pc, #52]	; (8001108 <HAL_UART_RxCpltCallback+0x84>)
 80010d4:	8088      	strh	r0, [r1, #4]
 80010d6:	4413      	add	r3, r2
 80010d8:	4a0d      	ldr	r2, [pc, #52]	; (8001110 <HAL_UART_RxCpltCallback+0x8c>)
 80010da:	7812      	ldrb	r2, [r2, #0]
 80010dc:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim3);
 80010de:	480d      	ldr	r0, [pc, #52]	; (8001114 <HAL_UART_RxCpltCallback+0x90>)
 80010e0:	f001 f8e0 	bl	80022a4 <HAL_TIM_Base_Stop_IT>
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 80010e4:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <HAL_UART_RxCpltCallback+0x90>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start_IT(&htim3);		//将定时器2的计数�?�清零后重新计数
 80010ec:	4809      	ldr	r0, [pc, #36]	; (8001114 <HAL_UART_RxCpltCallback+0x90>)
 80010ee:	f001 f887 	bl	8002200 <HAL_TIM_Base_Start_IT>
		}
		HAL_UART_Receive_IT(huart, (uint8_t *)&bRxBuffer,1);
 80010f2:	2201      	movs	r2, #1
 80010f4:	4906      	ldr	r1, [pc, #24]	; (8001110 <HAL_UART_RxCpltCallback+0x8c>)
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f001 fd31 	bl	8002b5e <HAL_UART_Receive_IT>
	}
}
 80010fc:	bf00      	nop
 80010fe:	3708      	adds	r7, #8
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40013800 	.word	0x40013800
 8001108:	20000498 	.word	0x20000498
 800110c:	080063ac 	.word	0x080063ac
 8001110:	200004ac 	.word	0x200004ac
 8001114:	20000050 	.word	0x20000050

08001118 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001118:	f7ff fd68 	bl	8000bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800111c:	480b      	ldr	r0, [pc, #44]	; (800114c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800111e:	490c      	ldr	r1, [pc, #48]	; (8001150 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001120:	4a0c      	ldr	r2, [pc, #48]	; (8001154 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001122:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001124:	e002      	b.n	800112c <LoopCopyDataInit>

08001126 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001126:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001128:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800112a:	3304      	adds	r3, #4

0800112c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800112c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800112e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001130:	d3f9      	bcc.n	8001126 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001132:	4a09      	ldr	r2, [pc, #36]	; (8001158 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001134:	4c09      	ldr	r4, [pc, #36]	; (800115c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001138:	e001      	b.n	800113e <LoopFillZerobss>

0800113a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800113a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800113c:	3204      	adds	r2, #4

0800113e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800113e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001140:	d3fb      	bcc.n	800113a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001142:	f005 f8c3 	bl	80062cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001146:	f7ff fb6f 	bl	8000828 <main>
  bx lr
 800114a:	4770      	bx	lr
  ldr r0, =_sdata
 800114c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001150:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001154:	08006504 	.word	0x08006504
  ldr r2, =_sbss
 8001158:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 800115c:	20002a40 	.word	0x20002a40

08001160 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001160:	e7fe      	b.n	8001160 <ADC1_2_IRQHandler>
	...

08001164 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <HAL_Init+0x28>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a07      	ldr	r2, [pc, #28]	; (800118c <HAL_Init+0x28>)
 800116e:	f043 0310 	orr.w	r3, r3, #16
 8001172:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 f923 	bl	80013c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800117a:	200f      	movs	r0, #15
 800117c:	f000 f808 	bl	8001190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001180:	f7ff fc96 	bl	8000ab0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40022000 	.word	0x40022000

08001190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001198:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <HAL_InitTick+0x54>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <HAL_InitTick+0x58>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f93b 	bl	800142a <HAL_SYSTICK_Config>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00e      	b.n	80011dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	d80a      	bhi.n	80011da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011c4:	2200      	movs	r2, #0
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f000 f903 	bl	80013d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011d0:	4a06      	ldr	r2, [pc, #24]	; (80011ec <HAL_InitTick+0x5c>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011d6:	2300      	movs	r3, #0
 80011d8:	e000      	b.n	80011dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000008 	.word	0x20000008
 80011ec:	20000004 	.word	0x20000004

080011f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011f4:	4b05      	ldr	r3, [pc, #20]	; (800120c <HAL_IncTick+0x1c>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b05      	ldr	r3, [pc, #20]	; (8001210 <HAL_IncTick+0x20>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	4a03      	ldr	r2, [pc, #12]	; (8001210 <HAL_IncTick+0x20>)
 8001202:	6013      	str	r3, [r2, #0]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	20000008 	.word	0x20000008
 8001210:	2000053c 	.word	0x2000053c

08001214 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  return uwTick;
 8001218:	4b02      	ldr	r3, [pc, #8]	; (8001224 <HAL_GetTick+0x10>)
 800121a:	681b      	ldr	r3, [r3, #0]
}
 800121c:	4618      	mov	r0, r3
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	2000053c 	.word	0x2000053c

08001228 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <__NVIC_SetPriorityGrouping+0x44>)
 800123a:	68db      	ldr	r3, [r3, #12]
 800123c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001244:	4013      	ands	r3, r2
 8001246:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001250:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001254:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001258:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800125a:	4a04      	ldr	r2, [pc, #16]	; (800126c <__NVIC_SetPriorityGrouping+0x44>)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	60d3      	str	r3, [r2, #12]
}
 8001260:	bf00      	nop
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	e000ed00 	.word	0xe000ed00

08001270 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001274:	4b04      	ldr	r3, [pc, #16]	; (8001288 <__NVIC_GetPriorityGrouping+0x18>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	0a1b      	lsrs	r3, r3, #8
 800127a:	f003 0307 	and.w	r3, r3, #7
}
 800127e:	4618      	mov	r0, r3
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800129a:	2b00      	cmp	r3, #0
 800129c:	db0b      	blt.n	80012b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	f003 021f 	and.w	r2, r3, #31
 80012a4:	4906      	ldr	r1, [pc, #24]	; (80012c0 <__NVIC_EnableIRQ+0x34>)
 80012a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012aa:	095b      	lsrs	r3, r3, #5
 80012ac:	2001      	movs	r0, #1
 80012ae:	fa00 f202 	lsl.w	r2, r0, r2
 80012b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012b6:	bf00      	nop
 80012b8:	370c      	adds	r7, #12
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	e000e100 	.word	0xe000e100

080012c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db0a      	blt.n	80012ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	490c      	ldr	r1, [pc, #48]	; (8001310 <__NVIC_SetPriority+0x4c>)
 80012de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012e2:	0112      	lsls	r2, r2, #4
 80012e4:	b2d2      	uxtb	r2, r2
 80012e6:	440b      	add	r3, r1
 80012e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012ec:	e00a      	b.n	8001304 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4908      	ldr	r1, [pc, #32]	; (8001314 <__NVIC_SetPriority+0x50>)
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	f003 030f 	and.w	r3, r3, #15
 80012fa:	3b04      	subs	r3, #4
 80012fc:	0112      	lsls	r2, r2, #4
 80012fe:	b2d2      	uxtb	r2, r2
 8001300:	440b      	add	r3, r1
 8001302:	761a      	strb	r2, [r3, #24]
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	e000e100 	.word	0xe000e100
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001318:	b480      	push	{r7}
 800131a:	b089      	sub	sp, #36	; 0x24
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f003 0307 	and.w	r3, r3, #7
 800132a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	f1c3 0307 	rsb	r3, r3, #7
 8001332:	2b04      	cmp	r3, #4
 8001334:	bf28      	it	cs
 8001336:	2304      	movcs	r3, #4
 8001338:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	3304      	adds	r3, #4
 800133e:	2b06      	cmp	r3, #6
 8001340:	d902      	bls.n	8001348 <NVIC_EncodePriority+0x30>
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	3b03      	subs	r3, #3
 8001346:	e000      	b.n	800134a <NVIC_EncodePriority+0x32>
 8001348:	2300      	movs	r3, #0
 800134a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800134c:	f04f 32ff 	mov.w	r2, #4294967295
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	43da      	mvns	r2, r3
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	401a      	ands	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001360:	f04f 31ff 	mov.w	r1, #4294967295
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	fa01 f303 	lsl.w	r3, r1, r3
 800136a:	43d9      	mvns	r1, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001370:	4313      	orrs	r3, r2
         );
}
 8001372:	4618      	mov	r0, r3
 8001374:	3724      	adds	r7, #36	; 0x24
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3b01      	subs	r3, #1
 8001388:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800138c:	d301      	bcc.n	8001392 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800138e:	2301      	movs	r3, #1
 8001390:	e00f      	b.n	80013b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001392:	4a0a      	ldr	r2, [pc, #40]	; (80013bc <SysTick_Config+0x40>)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	3b01      	subs	r3, #1
 8001398:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800139a:	210f      	movs	r1, #15
 800139c:	f04f 30ff 	mov.w	r0, #4294967295
 80013a0:	f7ff ff90 	bl	80012c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <SysTick_Config+0x40>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013aa:	4b04      	ldr	r3, [pc, #16]	; (80013bc <SysTick_Config+0x40>)
 80013ac:	2207      	movs	r2, #7
 80013ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	e000e010 	.word	0xe000e010

080013c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff2d 	bl	8001228 <__NVIC_SetPriorityGrouping>
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	4603      	mov	r3, r0
 80013de:	60b9      	str	r1, [r7, #8]
 80013e0:	607a      	str	r2, [r7, #4]
 80013e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013e8:	f7ff ff42 	bl	8001270 <__NVIC_GetPriorityGrouping>
 80013ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	68b9      	ldr	r1, [r7, #8]
 80013f2:	6978      	ldr	r0, [r7, #20]
 80013f4:	f7ff ff90 	bl	8001318 <NVIC_EncodePriority>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fe:	4611      	mov	r1, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ff5f 	bl	80012c4 <__NVIC_SetPriority>
}
 8001406:	bf00      	nop
 8001408:	3718      	adds	r7, #24
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	4603      	mov	r3, r0
 8001416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff35 	bl	800128c <__NVIC_EnableIRQ>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ffa2 	bl	800137c <SysTick_Config>
 8001438:	4603      	mov	r3, r0
}
 800143a:	4618      	mov	r0, r3
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}

08001442 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001442:	b480      	push	{r7}
 8001444:	b085      	sub	sp, #20
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800144a:	2300      	movs	r3, #0
 800144c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d008      	beq.n	800146c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2204      	movs	r2, #4
 800145e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e020      	b.n	80014ae <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 020e 	bic.w	r2, r2, #14
 800147a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f022 0201 	bic.w	r2, r2, #1
 800148a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001494:	2101      	movs	r1, #1
 8001496:	fa01 f202 	lsl.w	r2, r1, r2
 800149a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3714      	adds	r7, #20
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014c0:	2300      	movs	r3, #0
 80014c2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d005      	beq.n	80014dc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2204      	movs	r2, #4
 80014d4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	73fb      	strb	r3, [r7, #15]
 80014da:	e051      	b.n	8001580 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f022 020e 	bic.w	r2, r2, #14
 80014ea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f022 0201 	bic.w	r2, r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a22      	ldr	r2, [pc, #136]	; (800158c <HAL_DMA_Abort_IT+0xd4>)
 8001502:	4293      	cmp	r3, r2
 8001504:	d029      	beq.n	800155a <HAL_DMA_Abort_IT+0xa2>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a21      	ldr	r2, [pc, #132]	; (8001590 <HAL_DMA_Abort_IT+0xd8>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d022      	beq.n	8001556 <HAL_DMA_Abort_IT+0x9e>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a1f      	ldr	r2, [pc, #124]	; (8001594 <HAL_DMA_Abort_IT+0xdc>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d01a      	beq.n	8001550 <HAL_DMA_Abort_IT+0x98>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a1e      	ldr	r2, [pc, #120]	; (8001598 <HAL_DMA_Abort_IT+0xe0>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d012      	beq.n	800154a <HAL_DMA_Abort_IT+0x92>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a1c      	ldr	r2, [pc, #112]	; (800159c <HAL_DMA_Abort_IT+0xe4>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d00a      	beq.n	8001544 <HAL_DMA_Abort_IT+0x8c>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a1b      	ldr	r2, [pc, #108]	; (80015a0 <HAL_DMA_Abort_IT+0xe8>)
 8001534:	4293      	cmp	r3, r2
 8001536:	d102      	bne.n	800153e <HAL_DMA_Abort_IT+0x86>
 8001538:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800153c:	e00e      	b.n	800155c <HAL_DMA_Abort_IT+0xa4>
 800153e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001542:	e00b      	b.n	800155c <HAL_DMA_Abort_IT+0xa4>
 8001544:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001548:	e008      	b.n	800155c <HAL_DMA_Abort_IT+0xa4>
 800154a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154e:	e005      	b.n	800155c <HAL_DMA_Abort_IT+0xa4>
 8001550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001554:	e002      	b.n	800155c <HAL_DMA_Abort_IT+0xa4>
 8001556:	2310      	movs	r3, #16
 8001558:	e000      	b.n	800155c <HAL_DMA_Abort_IT+0xa4>
 800155a:	2301      	movs	r3, #1
 800155c:	4a11      	ldr	r2, [pc, #68]	; (80015a4 <HAL_DMA_Abort_IT+0xec>)
 800155e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2201      	movs	r2, #1
 8001564:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2200      	movs	r2, #0
 800156c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	4798      	blx	r3
    } 
  }
  return status;
 8001580:	7bfb      	ldrb	r3, [r7, #15]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020008 	.word	0x40020008
 8001590:	4002001c 	.word	0x4002001c
 8001594:	40020030 	.word	0x40020030
 8001598:	40020044 	.word	0x40020044
 800159c:	40020058 	.word	0x40020058
 80015a0:	4002006c 	.word	0x4002006c
 80015a4:	40020000 	.word	0x40020000

080015a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b08b      	sub	sp, #44	; 0x2c
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015b2:	2300      	movs	r3, #0
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015b6:	2300      	movs	r3, #0
 80015b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ba:	e169      	b.n	8001890 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015bc:	2201      	movs	r2, #1
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	69fa      	ldr	r2, [r7, #28]
 80015cc:	4013      	ands	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	f040 8158 	bne.w	800188a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	4a9a      	ldr	r2, [pc, #616]	; (8001848 <HAL_GPIO_Init+0x2a0>)
 80015e0:	4293      	cmp	r3, r2
 80015e2:	d05e      	beq.n	80016a2 <HAL_GPIO_Init+0xfa>
 80015e4:	4a98      	ldr	r2, [pc, #608]	; (8001848 <HAL_GPIO_Init+0x2a0>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d875      	bhi.n	80016d6 <HAL_GPIO_Init+0x12e>
 80015ea:	4a98      	ldr	r2, [pc, #608]	; (800184c <HAL_GPIO_Init+0x2a4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d058      	beq.n	80016a2 <HAL_GPIO_Init+0xfa>
 80015f0:	4a96      	ldr	r2, [pc, #600]	; (800184c <HAL_GPIO_Init+0x2a4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d86f      	bhi.n	80016d6 <HAL_GPIO_Init+0x12e>
 80015f6:	4a96      	ldr	r2, [pc, #600]	; (8001850 <HAL_GPIO_Init+0x2a8>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d052      	beq.n	80016a2 <HAL_GPIO_Init+0xfa>
 80015fc:	4a94      	ldr	r2, [pc, #592]	; (8001850 <HAL_GPIO_Init+0x2a8>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d869      	bhi.n	80016d6 <HAL_GPIO_Init+0x12e>
 8001602:	4a94      	ldr	r2, [pc, #592]	; (8001854 <HAL_GPIO_Init+0x2ac>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d04c      	beq.n	80016a2 <HAL_GPIO_Init+0xfa>
 8001608:	4a92      	ldr	r2, [pc, #584]	; (8001854 <HAL_GPIO_Init+0x2ac>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d863      	bhi.n	80016d6 <HAL_GPIO_Init+0x12e>
 800160e:	4a92      	ldr	r2, [pc, #584]	; (8001858 <HAL_GPIO_Init+0x2b0>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d046      	beq.n	80016a2 <HAL_GPIO_Init+0xfa>
 8001614:	4a90      	ldr	r2, [pc, #576]	; (8001858 <HAL_GPIO_Init+0x2b0>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d85d      	bhi.n	80016d6 <HAL_GPIO_Init+0x12e>
 800161a:	2b12      	cmp	r3, #18
 800161c:	d82a      	bhi.n	8001674 <HAL_GPIO_Init+0xcc>
 800161e:	2b12      	cmp	r3, #18
 8001620:	d859      	bhi.n	80016d6 <HAL_GPIO_Init+0x12e>
 8001622:	a201      	add	r2, pc, #4	; (adr r2, 8001628 <HAL_GPIO_Init+0x80>)
 8001624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001628:	080016a3 	.word	0x080016a3
 800162c:	0800167d 	.word	0x0800167d
 8001630:	0800168f 	.word	0x0800168f
 8001634:	080016d1 	.word	0x080016d1
 8001638:	080016d7 	.word	0x080016d7
 800163c:	080016d7 	.word	0x080016d7
 8001640:	080016d7 	.word	0x080016d7
 8001644:	080016d7 	.word	0x080016d7
 8001648:	080016d7 	.word	0x080016d7
 800164c:	080016d7 	.word	0x080016d7
 8001650:	080016d7 	.word	0x080016d7
 8001654:	080016d7 	.word	0x080016d7
 8001658:	080016d7 	.word	0x080016d7
 800165c:	080016d7 	.word	0x080016d7
 8001660:	080016d7 	.word	0x080016d7
 8001664:	080016d7 	.word	0x080016d7
 8001668:	080016d7 	.word	0x080016d7
 800166c:	08001685 	.word	0x08001685
 8001670:	08001699 	.word	0x08001699
 8001674:	4a79      	ldr	r2, [pc, #484]	; (800185c <HAL_GPIO_Init+0x2b4>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d013      	beq.n	80016a2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800167a:	e02c      	b.n	80016d6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	623b      	str	r3, [r7, #32]
          break;
 8001682:	e029      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	3304      	adds	r3, #4
 800168a:	623b      	str	r3, [r7, #32]
          break;
 800168c:	e024      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	3308      	adds	r3, #8
 8001694:	623b      	str	r3, [r7, #32]
          break;
 8001696:	e01f      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	330c      	adds	r3, #12
 800169e:	623b      	str	r3, [r7, #32]
          break;
 80016a0:	e01a      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d102      	bne.n	80016b0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016aa:	2304      	movs	r3, #4
 80016ac:	623b      	str	r3, [r7, #32]
          break;
 80016ae:	e013      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d105      	bne.n	80016c4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016b8:	2308      	movs	r3, #8
 80016ba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69fa      	ldr	r2, [r7, #28]
 80016c0:	611a      	str	r2, [r3, #16]
          break;
 80016c2:	e009      	b.n	80016d8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016c4:	2308      	movs	r3, #8
 80016c6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	69fa      	ldr	r2, [r7, #28]
 80016cc:	615a      	str	r2, [r3, #20]
          break;
 80016ce:	e003      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]
          break;
 80016d4:	e000      	b.n	80016d8 <HAL_GPIO_Init+0x130>
          break;
 80016d6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	2bff      	cmp	r3, #255	; 0xff
 80016dc:	d801      	bhi.n	80016e2 <HAL_GPIO_Init+0x13a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	e001      	b.n	80016e6 <HAL_GPIO_Init+0x13e>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	3304      	adds	r3, #4
 80016e6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80016e8:	69bb      	ldr	r3, [r7, #24]
 80016ea:	2bff      	cmp	r3, #255	; 0xff
 80016ec:	d802      	bhi.n	80016f4 <HAL_GPIO_Init+0x14c>
 80016ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	e002      	b.n	80016fa <HAL_GPIO_Init+0x152>
 80016f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016f6:	3b08      	subs	r3, #8
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	210f      	movs	r1, #15
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	fa01 f303 	lsl.w	r3, r1, r3
 8001708:	43db      	mvns	r3, r3
 800170a:	401a      	ands	r2, r3
 800170c:	6a39      	ldr	r1, [r7, #32]
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	431a      	orrs	r2, r3
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 80b1 	beq.w	800188a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001728:	4b4d      	ldr	r3, [pc, #308]	; (8001860 <HAL_GPIO_Init+0x2b8>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4a4c      	ldr	r2, [pc, #304]	; (8001860 <HAL_GPIO_Init+0x2b8>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6193      	str	r3, [r2, #24]
 8001734:	4b4a      	ldr	r3, [pc, #296]	; (8001860 <HAL_GPIO_Init+0x2b8>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	f003 0301 	and.w	r3, r3, #1
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001740:	4a48      	ldr	r2, [pc, #288]	; (8001864 <HAL_GPIO_Init+0x2bc>)
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	089b      	lsrs	r3, r3, #2
 8001746:	3302      	adds	r3, #2
 8001748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800174c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800174e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001750:	f003 0303 	and.w	r3, r3, #3
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	220f      	movs	r2, #15
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	4013      	ands	r3, r2
 8001762:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	4a40      	ldr	r2, [pc, #256]	; (8001868 <HAL_GPIO_Init+0x2c0>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d013      	beq.n	8001794 <HAL_GPIO_Init+0x1ec>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4a3f      	ldr	r2, [pc, #252]	; (800186c <HAL_GPIO_Init+0x2c4>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d00d      	beq.n	8001790 <HAL_GPIO_Init+0x1e8>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a3e      	ldr	r2, [pc, #248]	; (8001870 <HAL_GPIO_Init+0x2c8>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d007      	beq.n	800178c <HAL_GPIO_Init+0x1e4>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a3d      	ldr	r2, [pc, #244]	; (8001874 <HAL_GPIO_Init+0x2cc>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d101      	bne.n	8001788 <HAL_GPIO_Init+0x1e0>
 8001784:	2303      	movs	r3, #3
 8001786:	e006      	b.n	8001796 <HAL_GPIO_Init+0x1ee>
 8001788:	2304      	movs	r3, #4
 800178a:	e004      	b.n	8001796 <HAL_GPIO_Init+0x1ee>
 800178c:	2302      	movs	r3, #2
 800178e:	e002      	b.n	8001796 <HAL_GPIO_Init+0x1ee>
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <HAL_GPIO_Init+0x1ee>
 8001794:	2300      	movs	r3, #0
 8001796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001798:	f002 0203 	and.w	r2, r2, #3
 800179c:	0092      	lsls	r2, r2, #2
 800179e:	4093      	lsls	r3, r2
 80017a0:	68fa      	ldr	r2, [r7, #12]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017a6:	492f      	ldr	r1, [pc, #188]	; (8001864 <HAL_GPIO_Init+0x2bc>)
 80017a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017aa:	089b      	lsrs	r3, r3, #2
 80017ac:	3302      	adds	r3, #2
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d006      	beq.n	80017ce <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80017c0:	4b2d      	ldr	r3, [pc, #180]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017c2:	689a      	ldr	r2, [r3, #8]
 80017c4:	492c      	ldr	r1, [pc, #176]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	608b      	str	r3, [r1, #8]
 80017cc:	e006      	b.n	80017dc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80017ce:	4b2a      	ldr	r3, [pc, #168]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017d0:	689a      	ldr	r2, [r3, #8]
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	4928      	ldr	r1, [pc, #160]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017d8:	4013      	ands	r3, r2
 80017da:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d006      	beq.n	80017f6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017e8:	4b23      	ldr	r3, [pc, #140]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	4922      	ldr	r1, [pc, #136]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	60cb      	str	r3, [r1, #12]
 80017f4:	e006      	b.n	8001804 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017f6:	4b20      	ldr	r3, [pc, #128]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 80017f8:	68da      	ldr	r2, [r3, #12]
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	43db      	mvns	r3, r3
 80017fe:	491e      	ldr	r1, [pc, #120]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 8001800:	4013      	ands	r3, r2
 8001802:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180c:	2b00      	cmp	r3, #0
 800180e:	d006      	beq.n	800181e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001810:	4b19      	ldr	r3, [pc, #100]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	4918      	ldr	r1, [pc, #96]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	4313      	orrs	r3, r2
 800181a:	604b      	str	r3, [r1, #4]
 800181c:	e006      	b.n	800182c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800181e:	4b16      	ldr	r3, [pc, #88]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 8001820:	685a      	ldr	r2, [r3, #4]
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	43db      	mvns	r3, r3
 8001826:	4914      	ldr	r1, [pc, #80]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 8001828:	4013      	ands	r3, r2
 800182a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d021      	beq.n	800187c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	490e      	ldr	r1, [pc, #56]	; (8001878 <HAL_GPIO_Init+0x2d0>)
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	4313      	orrs	r3, r2
 8001842:	600b      	str	r3, [r1, #0]
 8001844:	e021      	b.n	800188a <HAL_GPIO_Init+0x2e2>
 8001846:	bf00      	nop
 8001848:	10320000 	.word	0x10320000
 800184c:	10310000 	.word	0x10310000
 8001850:	10220000 	.word	0x10220000
 8001854:	10210000 	.word	0x10210000
 8001858:	10120000 	.word	0x10120000
 800185c:	10110000 	.word	0x10110000
 8001860:	40021000 	.word	0x40021000
 8001864:	40010000 	.word	0x40010000
 8001868:	40010800 	.word	0x40010800
 800186c:	40010c00 	.word	0x40010c00
 8001870:	40011000 	.word	0x40011000
 8001874:	40011400 	.word	0x40011400
 8001878:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800187c:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <HAL_GPIO_Init+0x304>)
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	43db      	mvns	r3, r3
 8001884:	4909      	ldr	r1, [pc, #36]	; (80018ac <HAL_GPIO_Init+0x304>)
 8001886:	4013      	ands	r3, r2
 8001888:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800188a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188c:	3301      	adds	r3, #1
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001896:	fa22 f303 	lsr.w	r3, r2, r3
 800189a:	2b00      	cmp	r3, #0
 800189c:	f47f ae8e 	bne.w	80015bc <HAL_GPIO_Init+0x14>
  }
}
 80018a0:	bf00      	nop
 80018a2:	bf00      	nop
 80018a4:	372c      	adds	r7, #44	; 0x2c
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	40010400 	.word	0x40010400

080018b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689a      	ldr	r2, [r3, #8]
 80018c0:	887b      	ldrh	r3, [r7, #2]
 80018c2:	4013      	ands	r3, r2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018c8:	2301      	movs	r3, #1
 80018ca:	73fb      	strb	r3, [r7, #15]
 80018cc:	e001      	b.n	80018d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018ce:	2300      	movs	r3, #0
 80018d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3714      	adds	r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr

080018de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
 80018e6:	460b      	mov	r3, r1
 80018e8:	807b      	strh	r3, [r7, #2]
 80018ea:	4613      	mov	r3, r2
 80018ec:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018ee:	787b      	ldrb	r3, [r7, #1]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d003      	beq.n	80018fc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018f4:	887a      	ldrh	r2, [r7, #2]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018fa:	e003      	b.n	8001904 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018fc:	887b      	ldrh	r3, [r7, #2]
 80018fe:	041a      	lsls	r2, r3, #16
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	611a      	str	r2, [r3, #16]
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
	...

08001910 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800191a:	4b08      	ldr	r3, [pc, #32]	; (800193c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800191c:	695a      	ldr	r2, [r3, #20]
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	4013      	ands	r3, r2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d006      	beq.n	8001934 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001926:	4a05      	ldr	r2, [pc, #20]	; (800193c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001928:	88fb      	ldrh	r3, [r7, #6]
 800192a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	4618      	mov	r0, r3
 8001930:	f7fe fff0 	bl	8000914 <HAL_GPIO_EXTI_Callback>
  }
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40010400 	.word	0x40010400

08001940 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d101      	bne.n	8001952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e272      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b00      	cmp	r3, #0
 800195c:	f000 8087 	beq.w	8001a6e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001960:	4b92      	ldr	r3, [pc, #584]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f003 030c 	and.w	r3, r3, #12
 8001968:	2b04      	cmp	r3, #4
 800196a:	d00c      	beq.n	8001986 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800196c:	4b8f      	ldr	r3, [pc, #572]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 030c 	and.w	r3, r3, #12
 8001974:	2b08      	cmp	r3, #8
 8001976:	d112      	bne.n	800199e <HAL_RCC_OscConfig+0x5e>
 8001978:	4b8c      	ldr	r3, [pc, #560]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001984:	d10b      	bne.n	800199e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001986:	4b89      	ldr	r3, [pc, #548]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d06c      	beq.n	8001a6c <HAL_RCC_OscConfig+0x12c>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d168      	bne.n	8001a6c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e24c      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a6:	d106      	bne.n	80019b6 <HAL_RCC_OscConfig+0x76>
 80019a8:	4b80      	ldr	r3, [pc, #512]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a7f      	ldr	r2, [pc, #508]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e02e      	b.n	8001a14 <HAL_RCC_OscConfig+0xd4>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x98>
 80019be:	4b7b      	ldr	r3, [pc, #492]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a7a      	ldr	r2, [pc, #488]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019c8:	6013      	str	r3, [r2, #0]
 80019ca:	4b78      	ldr	r3, [pc, #480]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a77      	ldr	r2, [pc, #476]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019d4:	6013      	str	r3, [r2, #0]
 80019d6:	e01d      	b.n	8001a14 <HAL_RCC_OscConfig+0xd4>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019e0:	d10c      	bne.n	80019fc <HAL_RCC_OscConfig+0xbc>
 80019e2:	4b72      	ldr	r3, [pc, #456]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a71      	ldr	r2, [pc, #452]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	4b6f      	ldr	r3, [pc, #444]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a6e      	ldr	r2, [pc, #440]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019f8:	6013      	str	r3, [r2, #0]
 80019fa:	e00b      	b.n	8001a14 <HAL_RCC_OscConfig+0xd4>
 80019fc:	4b6b      	ldr	r3, [pc, #428]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a6a      	ldr	r2, [pc, #424]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a06:	6013      	str	r3, [r2, #0]
 8001a08:	4b68      	ldr	r3, [pc, #416]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a67      	ldr	r2, [pc, #412]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a12:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d013      	beq.n	8001a44 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1c:	f7ff fbfa 	bl	8001214 <HAL_GetTick>
 8001a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a22:	e008      	b.n	8001a36 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a24:	f7ff fbf6 	bl	8001214 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	; 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e200      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	4b5d      	ldr	r3, [pc, #372]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0f0      	beq.n	8001a24 <HAL_RCC_OscConfig+0xe4>
 8001a42:	e014      	b.n	8001a6e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a44:	f7ff fbe6 	bl	8001214 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a4c:	f7ff fbe2 	bl	8001214 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b64      	cmp	r3, #100	; 0x64
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e1ec      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5e:	4b53      	ldr	r3, [pc, #332]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d1f0      	bne.n	8001a4c <HAL_RCC_OscConfig+0x10c>
 8001a6a:	e000      	b.n	8001a6e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d063      	beq.n	8001b42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a7a:	4b4c      	ldr	r3, [pc, #304]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00b      	beq.n	8001a9e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a86:	4b49      	ldr	r3, [pc, #292]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d11c      	bne.n	8001acc <HAL_RCC_OscConfig+0x18c>
 8001a92:	4b46      	ldr	r3, [pc, #280]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d116      	bne.n	8001acc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a9e:	4b43      	ldr	r3, [pc, #268]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x176>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d001      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e1c0      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab6:	4b3d      	ldr	r3, [pc, #244]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	4939      	ldr	r1, [pc, #228]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aca:	e03a      	b.n	8001b42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	691b      	ldr	r3, [r3, #16]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d020      	beq.n	8001b16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ad4:	4b36      	ldr	r3, [pc, #216]	; (8001bb0 <HAL_RCC_OscConfig+0x270>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ada:	f7ff fb9b 	bl	8001214 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ae2:	f7ff fb97 	bl	8001214 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e1a1      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af4:	4b2d      	ldr	r3, [pc, #180]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0302 	and.w	r3, r3, #2
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b00:	4b2a      	ldr	r3, [pc, #168]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	695b      	ldr	r3, [r3, #20]
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	4927      	ldr	r1, [pc, #156]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b10:	4313      	orrs	r3, r2
 8001b12:	600b      	str	r3, [r1, #0]
 8001b14:	e015      	b.n	8001b42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b16:	4b26      	ldr	r3, [pc, #152]	; (8001bb0 <HAL_RCC_OscConfig+0x270>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1c:	f7ff fb7a 	bl	8001214 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b24:	f7ff fb76 	bl	8001214 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e180      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b36:	4b1d      	ldr	r3, [pc, #116]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d03a      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d019      	beq.n	8001b8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b56:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <HAL_RCC_OscConfig+0x274>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b5c:	f7ff fb5a 	bl	8001214 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b64:	f7ff fb56 	bl	8001214 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e160      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <HAL_RCC_OscConfig+0x26c>)
 8001b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d0f0      	beq.n	8001b64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b82:	2001      	movs	r0, #1
 8001b84:	f000 face 	bl	8002124 <RCC_Delay>
 8001b88:	e01c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	; (8001bb4 <HAL_RCC_OscConfig+0x274>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b90:	f7ff fb40 	bl	8001214 <HAL_GetTick>
 8001b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b96:	e00f      	b.n	8001bb8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b98:	f7ff fb3c 	bl	8001214 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d908      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e146      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	42420000 	.word	0x42420000
 8001bb4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb8:	4b92      	ldr	r3, [pc, #584]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1e9      	bne.n	8001b98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 0304 	and.w	r3, r3, #4
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80a6 	beq.w	8001d1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd6:	4b8b      	ldr	r3, [pc, #556]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001bd8:	69db      	ldr	r3, [r3, #28]
 8001bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d10d      	bne.n	8001bfe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001be2:	4b88      	ldr	r3, [pc, #544]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	4a87      	ldr	r2, [pc, #540]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001be8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bec:	61d3      	str	r3, [r2, #28]
 8001bee:	4b85      	ldr	r3, [pc, #532]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001bf0:	69db      	ldr	r3, [r3, #28]
 8001bf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bfe:	4b82      	ldr	r3, [pc, #520]	; (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d118      	bne.n	8001c3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c0a:	4b7f      	ldr	r3, [pc, #508]	; (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a7e      	ldr	r2, [pc, #504]	; (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c16:	f7ff fafd 	bl	8001214 <HAL_GetTick>
 8001c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c1c:	e008      	b.n	8001c30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c1e:	f7ff faf9 	bl	8001214 <HAL_GetTick>
 8001c22:	4602      	mov	r2, r0
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	2b64      	cmp	r3, #100	; 0x64
 8001c2a:	d901      	bls.n	8001c30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	e103      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c30:	4b75      	ldr	r3, [pc, #468]	; (8001e08 <HAL_RCC_OscConfig+0x4c8>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0f0      	beq.n	8001c1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d106      	bne.n	8001c52 <HAL_RCC_OscConfig+0x312>
 8001c44:	4b6f      	ldr	r3, [pc, #444]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	4a6e      	ldr	r2, [pc, #440]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	6213      	str	r3, [r2, #32]
 8001c50:	e02d      	b.n	8001cae <HAL_RCC_OscConfig+0x36e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10c      	bne.n	8001c74 <HAL_RCC_OscConfig+0x334>
 8001c5a:	4b6a      	ldr	r3, [pc, #424]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	4a69      	ldr	r2, [pc, #420]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c60:	f023 0301 	bic.w	r3, r3, #1
 8001c64:	6213      	str	r3, [r2, #32]
 8001c66:	4b67      	ldr	r3, [pc, #412]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	4a66      	ldr	r2, [pc, #408]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c6c:	f023 0304 	bic.w	r3, r3, #4
 8001c70:	6213      	str	r3, [r2, #32]
 8001c72:	e01c      	b.n	8001cae <HAL_RCC_OscConfig+0x36e>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	2b05      	cmp	r3, #5
 8001c7a:	d10c      	bne.n	8001c96 <HAL_RCC_OscConfig+0x356>
 8001c7c:	4b61      	ldr	r3, [pc, #388]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4a60      	ldr	r2, [pc, #384]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c82:	f043 0304 	orr.w	r3, r3, #4
 8001c86:	6213      	str	r3, [r2, #32]
 8001c88:	4b5e      	ldr	r3, [pc, #376]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	4a5d      	ldr	r2, [pc, #372]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c8e:	f043 0301 	orr.w	r3, r3, #1
 8001c92:	6213      	str	r3, [r2, #32]
 8001c94:	e00b      	b.n	8001cae <HAL_RCC_OscConfig+0x36e>
 8001c96:	4b5b      	ldr	r3, [pc, #364]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	6a1b      	ldr	r3, [r3, #32]
 8001c9a:	4a5a      	ldr	r2, [pc, #360]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001c9c:	f023 0301 	bic.w	r3, r3, #1
 8001ca0:	6213      	str	r3, [r2, #32]
 8001ca2:	4b58      	ldr	r3, [pc, #352]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	4a57      	ldr	r2, [pc, #348]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	f023 0304 	bic.w	r3, r3, #4
 8001cac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d015      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cb6:	f7ff faad 	bl	8001214 <HAL_GetTick>
 8001cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cbc:	e00a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbe:	f7ff faa9 	bl	8001214 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e0b1      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd4:	4b4b      	ldr	r3, [pc, #300]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001cd6:	6a1b      	ldr	r3, [r3, #32]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0ee      	beq.n	8001cbe <HAL_RCC_OscConfig+0x37e>
 8001ce0:	e014      	b.n	8001d0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ce2:	f7ff fa97 	bl	8001214 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ce8:	e00a      	b.n	8001d00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cea:	f7ff fa93 	bl	8001214 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e09b      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d00:	4b40      	ldr	r3, [pc, #256]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1ee      	bne.n	8001cea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d0c:	7dfb      	ldrb	r3, [r7, #23]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d105      	bne.n	8001d1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d12:	4b3c      	ldr	r3, [pc, #240]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a3b      	ldr	r2, [pc, #236]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f000 8087 	beq.w	8001e36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d28:	4b36      	ldr	r3, [pc, #216]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	2b08      	cmp	r3, #8
 8001d32:	d061      	beq.n	8001df8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	69db      	ldr	r3, [r3, #28]
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d146      	bne.n	8001dca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3c:	4b33      	ldr	r3, [pc, #204]	; (8001e0c <HAL_RCC_OscConfig+0x4cc>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d42:	f7ff fa67 	bl	8001214 <HAL_GetTick>
 8001d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d48:	e008      	b.n	8001d5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4a:	f7ff fa63 	bl	8001214 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d901      	bls.n	8001d5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d58:	2303      	movs	r3, #3
 8001d5a:	e06d      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5c:	4b29      	ldr	r3, [pc, #164]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f0      	bne.n	8001d4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d70:	d108      	bne.n	8001d84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d72:	4b24      	ldr	r3, [pc, #144]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	4921      	ldr	r1, [pc, #132]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d80:	4313      	orrs	r3, r2
 8001d82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d84:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a19      	ldr	r1, [r3, #32]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d94:	430b      	orrs	r3, r1
 8001d96:	491b      	ldr	r1, [pc, #108]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	; (8001e0c <HAL_RCC_OscConfig+0x4cc>)
 8001d9e:	2201      	movs	r2, #1
 8001da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001da2:	f7ff fa37 	bl	8001214 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da8:	e008      	b.n	8001dbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001daa:	f7ff fa33 	bl	8001214 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d901      	bls.n	8001dbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e03d      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dbc:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0f0      	beq.n	8001daa <HAL_RCC_OscConfig+0x46a>
 8001dc8:	e035      	b.n	8001e36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dca:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <HAL_RCC_OscConfig+0x4cc>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd0:	f7ff fa20 	bl	8001214 <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd8:	f7ff fa1c 	bl	8001214 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e026      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1f0      	bne.n	8001dd8 <HAL_RCC_OscConfig+0x498>
 8001df6:	e01e      	b.n	8001e36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	69db      	ldr	r3, [r3, #28]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d107      	bne.n	8001e10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e019      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
 8001e04:	40021000 	.word	0x40021000
 8001e08:	40007000 	.word	0x40007000
 8001e0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <HAL_RCC_OscConfig+0x500>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a1b      	ldr	r3, [r3, #32]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d106      	bne.n	8001e32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d001      	beq.n	8001e36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e000      	b.n	8001e38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000

08001e44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e0d0      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e58:	4b6a      	ldr	r3, [pc, #424]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	683a      	ldr	r2, [r7, #0]
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d910      	bls.n	8001e88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e66:	4b67      	ldr	r3, [pc, #412]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f023 0207 	bic.w	r2, r3, #7
 8001e6e:	4965      	ldr	r1, [pc, #404]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e76:	4b63      	ldr	r3, [pc, #396]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	683a      	ldr	r2, [r7, #0]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e0b8      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d020      	beq.n	8001ed6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0304 	and.w	r3, r3, #4
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d005      	beq.n	8001eac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ea0:	4b59      	ldr	r3, [pc, #356]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	4a58      	ldr	r2, [pc, #352]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001eaa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0308 	and.w	r3, r3, #8
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eb8:	4b53      	ldr	r3, [pc, #332]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	4a52      	ldr	r2, [pc, #328]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ec2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec4:	4b50      	ldr	r3, [pc, #320]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	494d      	ldr	r1, [pc, #308]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d040      	beq.n	8001f64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d107      	bne.n	8001efa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eea:	4b47      	ldr	r3, [pc, #284]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d115      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e07f      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d107      	bne.n	8001f12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f02:	4b41      	ldr	r3, [pc, #260]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d109      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e073      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f12:	4b3d      	ldr	r3, [pc, #244]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e06b      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f22:	4b39      	ldr	r3, [pc, #228]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f023 0203 	bic.w	r2, r3, #3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	4936      	ldr	r1, [pc, #216]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f34:	f7ff f96e 	bl	8001214 <HAL_GetTick>
 8001f38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f3c:	f7ff f96a 	bl	8001214 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e053      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f52:	4b2d      	ldr	r3, [pc, #180]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 020c 	and.w	r2, r3, #12
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	429a      	cmp	r2, r3
 8001f62:	d1eb      	bne.n	8001f3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f64:	4b27      	ldr	r3, [pc, #156]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d210      	bcs.n	8001f94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f72:	4b24      	ldr	r3, [pc, #144]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 0207 	bic.w	r2, r3, #7
 8001f7a:	4922      	ldr	r1, [pc, #136]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f82:	4b20      	ldr	r3, [pc, #128]	; (8002004 <HAL_RCC_ClockConfig+0x1c0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d001      	beq.n	8001f94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e032      	b.n	8001ffa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f003 0304 	and.w	r3, r3, #4
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d008      	beq.n	8001fb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa0:	4b19      	ldr	r3, [pc, #100]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	4916      	ldr	r1, [pc, #88]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f003 0308 	and.w	r3, r3, #8
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d009      	beq.n	8001fd2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fbe:	4b12      	ldr	r3, [pc, #72]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	490e      	ldr	r1, [pc, #56]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fd2:	f000 f821 	bl	8002018 <HAL_RCC_GetSysClockFreq>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_RCC_ClockConfig+0x1c4>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	091b      	lsrs	r3, r3, #4
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	490a      	ldr	r1, [pc, #40]	; (800200c <HAL_RCC_ClockConfig+0x1c8>)
 8001fe4:	5ccb      	ldrb	r3, [r1, r3]
 8001fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8001fea:	4a09      	ldr	r2, [pc, #36]	; (8002010 <HAL_RCC_ClockConfig+0x1cc>)
 8001fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001fee:	4b09      	ldr	r3, [pc, #36]	; (8002014 <HAL_RCC_ClockConfig+0x1d0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff f8cc 	bl	8001190 <HAL_InitTick>

  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40022000 	.word	0x40022000
 8002008:	40021000 	.word	0x40021000
 800200c:	080064d0 	.word	0x080064d0
 8002010:	20000000 	.word	0x20000000
 8002014:	20000004 	.word	0x20000004

08002018 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800201e:	2300      	movs	r3, #0
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	2300      	movs	r3, #0
 8002024:	60bb      	str	r3, [r7, #8]
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	2300      	movs	r3, #0
 800202c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002032:	4b1e      	ldr	r3, [pc, #120]	; (80020ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 030c 	and.w	r3, r3, #12
 800203e:	2b04      	cmp	r3, #4
 8002040:	d002      	beq.n	8002048 <HAL_RCC_GetSysClockFreq+0x30>
 8002042:	2b08      	cmp	r3, #8
 8002044:	d003      	beq.n	800204e <HAL_RCC_GetSysClockFreq+0x36>
 8002046:	e027      	b.n	8002098 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002048:	4b19      	ldr	r3, [pc, #100]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800204a:	613b      	str	r3, [r7, #16]
      break;
 800204c:	e027      	b.n	800209e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	0c9b      	lsrs	r3, r3, #18
 8002052:	f003 030f 	and.w	r3, r3, #15
 8002056:	4a17      	ldr	r2, [pc, #92]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002058:	5cd3      	ldrb	r3, [r2, r3]
 800205a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d010      	beq.n	8002088 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002066:	4b11      	ldr	r3, [pc, #68]	; (80020ac <HAL_RCC_GetSysClockFreq+0x94>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	0c5b      	lsrs	r3, r3, #17
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4a0d      	ldr	r2, [pc, #52]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800207a:	fb03 f202 	mul.w	r2, r3, r2
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	fbb2 f3f3 	udiv	r3, r2, r3
 8002084:	617b      	str	r3, [r7, #20]
 8002086:	e004      	b.n	8002092 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a0c      	ldr	r2, [pc, #48]	; (80020bc <HAL_RCC_GetSysClockFreq+0xa4>)
 800208c:	fb02 f303 	mul.w	r3, r2, r3
 8002090:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	613b      	str	r3, [r7, #16]
      break;
 8002096:	e002      	b.n	800209e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002098:	4b05      	ldr	r3, [pc, #20]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x98>)
 800209a:	613b      	str	r3, [r7, #16]
      break;
 800209c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800209e:	693b      	ldr	r3, [r7, #16]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	371c      	adds	r7, #28
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bc80      	pop	{r7}
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40021000 	.word	0x40021000
 80020b0:	007a1200 	.word	0x007a1200
 80020b4:	080064e8 	.word	0x080064e8
 80020b8:	080064f8 	.word	0x080064f8
 80020bc:	003d0900 	.word	0x003d0900

080020c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020c4:	4b02      	ldr	r3, [pc, #8]	; (80020d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80020c6:	681b      	ldr	r3, [r3, #0]
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	20000000 	.word	0x20000000

080020d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80020d8:	f7ff fff2 	bl	80020c0 <HAL_RCC_GetHCLKFreq>
 80020dc:	4602      	mov	r2, r0
 80020de:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	0a1b      	lsrs	r3, r3, #8
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	4903      	ldr	r1, [pc, #12]	; (80020f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020ea:	5ccb      	ldrb	r3, [r1, r3]
 80020ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	080064e0 	.word	0x080064e0

080020fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002100:	f7ff ffde 	bl	80020c0 <HAL_RCC_GetHCLKFreq>
 8002104:	4602      	mov	r2, r0
 8002106:	4b05      	ldr	r3, [pc, #20]	; (800211c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	0adb      	lsrs	r3, r3, #11
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	4903      	ldr	r1, [pc, #12]	; (8002120 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002112:	5ccb      	ldrb	r3, [r1, r3]
 8002114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002118:	4618      	mov	r0, r3
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000
 8002120:	080064e0 	.word	0x080064e0

08002124 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800212c:	4b0a      	ldr	r3, [pc, #40]	; (8002158 <RCC_Delay+0x34>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a0a      	ldr	r2, [pc, #40]	; (800215c <RCC_Delay+0x38>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	0a5b      	lsrs	r3, r3, #9
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	fb02 f303 	mul.w	r3, r2, r3
 800213e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002140:	bf00      	nop
  }
  while (Delay --);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	1e5a      	subs	r2, r3, #1
 8002146:	60fa      	str	r2, [r7, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1f9      	bne.n	8002140 <RCC_Delay+0x1c>
}
 800214c:	bf00      	nop
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	bc80      	pop	{r7}
 8002156:	4770      	bx	lr
 8002158:	20000000 	.word	0x20000000
 800215c:	10624dd3 	.word	0x10624dd3

08002160 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	e041      	b.n	80021f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	d106      	bne.n	800218c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7fe fd84 	bl	8000c94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2202      	movs	r2, #2
 8002190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3304      	adds	r3, #4
 800219c:	4619      	mov	r1, r3
 800219e:	4610      	mov	r0, r2
 80021a0:	f000 faa2 	bl	80026e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2201      	movs	r2, #1
 80021b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2201      	movs	r2, #1
 80021e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2201      	movs	r2, #1
 80021e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
	...

08002200 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800220e:	b2db      	uxtb	r3, r3
 8002210:	2b01      	cmp	r3, #1
 8002212:	d001      	beq.n	8002218 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e03a      	b.n	800228e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2202      	movs	r2, #2
 800221c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68da      	ldr	r2, [r3, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f042 0201 	orr.w	r2, r2, #1
 800222e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a18      	ldr	r2, [pc, #96]	; (8002298 <HAL_TIM_Base_Start_IT+0x98>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d00e      	beq.n	8002258 <HAL_TIM_Base_Start_IT+0x58>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002242:	d009      	beq.n	8002258 <HAL_TIM_Base_Start_IT+0x58>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a14      	ldr	r2, [pc, #80]	; (800229c <HAL_TIM_Base_Start_IT+0x9c>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d004      	beq.n	8002258 <HAL_TIM_Base_Start_IT+0x58>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a13      	ldr	r2, [pc, #76]	; (80022a0 <HAL_TIM_Base_Start_IT+0xa0>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d111      	bne.n	800227c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2b06      	cmp	r3, #6
 8002268:	d010      	beq.n	800228c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f042 0201 	orr.w	r2, r2, #1
 8002278:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800227a:	e007      	b.n	800228c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f042 0201 	orr.w	r2, r2, #1
 800228a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3714      	adds	r7, #20
 8002292:	46bd      	mov	sp, r7
 8002294:	bc80      	pop	{r7}
 8002296:	4770      	bx	lr
 8002298:	40012c00 	.word	0x40012c00
 800229c:	40000400 	.word	0x40000400
 80022a0:	40000800 	.word	0x40000800

080022a4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68da      	ldr	r2, [r3, #12]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f022 0201 	bic.w	r2, r2, #1
 80022ba:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6a1a      	ldr	r2, [r3, #32]
 80022c2:	f241 1311 	movw	r3, #4369	; 0x1111
 80022c6:	4013      	ands	r3, r2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10f      	bne.n	80022ec <HAL_TIM_Base_Stop_IT+0x48>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6a1a      	ldr	r2, [r3, #32]
 80022d2:	f240 4344 	movw	r3, #1092	; 0x444
 80022d6:	4013      	ands	r3, r2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d107      	bne.n	80022ec <HAL_TIM_Base_Stop_IT+0x48>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0201 	bic.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr

08002300 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b02      	cmp	r3, #2
 8002314:	d122      	bne.n	800235c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	f003 0302 	and.w	r3, r3, #2
 8002320:	2b02      	cmp	r3, #2
 8002322:	d11b      	bne.n	800235c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f06f 0202 	mvn.w	r2, #2
 800232c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f9b4 	bl	80026b0 <HAL_TIM_IC_CaptureCallback>
 8002348:	e005      	b.n	8002356 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f9a7 	bl	800269e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f9b6 	bl	80026c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b04      	cmp	r3, #4
 8002368:	d122      	bne.n	80023b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b04      	cmp	r3, #4
 8002376:	d11b      	bne.n	80023b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f06f 0204 	mvn.w	r2, #4
 8002380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2202      	movs	r2, #2
 8002386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f98a 	bl	80026b0 <HAL_TIM_IC_CaptureCallback>
 800239c:	e005      	b.n	80023aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f000 f97d 	bl	800269e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f98c 	bl	80026c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	691b      	ldr	r3, [r3, #16]
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d122      	bne.n	8002404 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f003 0308 	and.w	r3, r3, #8
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d11b      	bne.n	8002404 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f06f 0208 	mvn.w	r2, #8
 80023d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2204      	movs	r2, #4
 80023da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	f003 0303 	and.w	r3, r3, #3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f000 f960 	bl	80026b0 <HAL_TIM_IC_CaptureCallback>
 80023f0:	e005      	b.n	80023fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f953 	bl	800269e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f000 f962 	bl	80026c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b10      	cmp	r3, #16
 8002410:	d122      	bne.n	8002458 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	f003 0310 	and.w	r3, r3, #16
 800241c:	2b10      	cmp	r3, #16
 800241e:	d11b      	bne.n	8002458 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f06f 0210 	mvn.w	r2, #16
 8002428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2208      	movs	r2, #8
 800242e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800243a:	2b00      	cmp	r3, #0
 800243c:	d003      	beq.n	8002446 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f936 	bl	80026b0 <HAL_TIM_IC_CaptureCallback>
 8002444:	e005      	b.n	8002452 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f929 	bl	800269e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f000 f938 	bl	80026c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b01      	cmp	r3, #1
 8002464:	d10e      	bne.n	8002484 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d107      	bne.n	8002484 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f06f 0201 	mvn.w	r2, #1
 800247c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7fe fc2e 	bl	8000ce0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248e:	2b80      	cmp	r3, #128	; 0x80
 8002490:	d10e      	bne.n	80024b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800249c:	2b80      	cmp	r3, #128	; 0x80
 800249e:	d107      	bne.n	80024b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80024a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 fa7b 	bl	80029a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024ba:	2b40      	cmp	r3, #64	; 0x40
 80024bc:	d10e      	bne.n	80024dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024c8:	2b40      	cmp	r3, #64	; 0x40
 80024ca:	d107      	bne.n	80024dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 f8fc 	bl	80026d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	2b20      	cmp	r3, #32
 80024e8:	d10e      	bne.n	8002508 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	f003 0320 	and.w	r3, r3, #32
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	d107      	bne.n	8002508 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f06f 0220 	mvn.w	r2, #32
 8002500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 fa46 	bl	8002994 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800251a:	2300      	movs	r3, #0
 800251c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_TIM_ConfigClockSource+0x1c>
 8002528:	2302      	movs	r3, #2
 800252a:	e0b4      	b.n	8002696 <HAL_TIM_ConfigClockSource+0x186>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800254a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002552:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002564:	d03e      	beq.n	80025e4 <HAL_TIM_ConfigClockSource+0xd4>
 8002566:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800256a:	f200 8087 	bhi.w	800267c <HAL_TIM_ConfigClockSource+0x16c>
 800256e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002572:	f000 8086 	beq.w	8002682 <HAL_TIM_ConfigClockSource+0x172>
 8002576:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800257a:	d87f      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 800257c:	2b70      	cmp	r3, #112	; 0x70
 800257e:	d01a      	beq.n	80025b6 <HAL_TIM_ConfigClockSource+0xa6>
 8002580:	2b70      	cmp	r3, #112	; 0x70
 8002582:	d87b      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 8002584:	2b60      	cmp	r3, #96	; 0x60
 8002586:	d050      	beq.n	800262a <HAL_TIM_ConfigClockSource+0x11a>
 8002588:	2b60      	cmp	r3, #96	; 0x60
 800258a:	d877      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 800258c:	2b50      	cmp	r3, #80	; 0x50
 800258e:	d03c      	beq.n	800260a <HAL_TIM_ConfigClockSource+0xfa>
 8002590:	2b50      	cmp	r3, #80	; 0x50
 8002592:	d873      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 8002594:	2b40      	cmp	r3, #64	; 0x40
 8002596:	d058      	beq.n	800264a <HAL_TIM_ConfigClockSource+0x13a>
 8002598:	2b40      	cmp	r3, #64	; 0x40
 800259a:	d86f      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 800259c:	2b30      	cmp	r3, #48	; 0x30
 800259e:	d064      	beq.n	800266a <HAL_TIM_ConfigClockSource+0x15a>
 80025a0:	2b30      	cmp	r3, #48	; 0x30
 80025a2:	d86b      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 80025a4:	2b20      	cmp	r3, #32
 80025a6:	d060      	beq.n	800266a <HAL_TIM_ConfigClockSource+0x15a>
 80025a8:	2b20      	cmp	r3, #32
 80025aa:	d867      	bhi.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d05c      	beq.n	800266a <HAL_TIM_ConfigClockSource+0x15a>
 80025b0:	2b10      	cmp	r3, #16
 80025b2:	d05a      	beq.n	800266a <HAL_TIM_ConfigClockSource+0x15a>
 80025b4:	e062      	b.n	800267c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6818      	ldr	r0, [r3, #0]
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	6899      	ldr	r1, [r3, #8]
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f000 f968 	bl	800289a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	609a      	str	r2, [r3, #8]
      break;
 80025e2:	e04f      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6818      	ldr	r0, [r3, #0]
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	f000 f951 	bl	800289a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002606:	609a      	str	r2, [r3, #8]
      break;
 8002608:	e03c      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6818      	ldr	r0, [r3, #0]
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	6859      	ldr	r1, [r3, #4]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	461a      	mov	r2, r3
 8002618:	f000 f8c8 	bl	80027ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2150      	movs	r1, #80	; 0x50
 8002622:	4618      	mov	r0, r3
 8002624:	f000 f91f 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002628:	e02c      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6818      	ldr	r0, [r3, #0]
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	6859      	ldr	r1, [r3, #4]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	461a      	mov	r2, r3
 8002638:	f000 f8e6 	bl	8002808 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2160      	movs	r1, #96	; 0x60
 8002642:	4618      	mov	r0, r3
 8002644:	f000 f90f 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002648:	e01c      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6818      	ldr	r0, [r3, #0]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	6859      	ldr	r1, [r3, #4]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	461a      	mov	r2, r3
 8002658:	f000 f8a8 	bl	80027ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2140      	movs	r1, #64	; 0x40
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f8ff 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 8002668:	e00c      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4619      	mov	r1, r3
 8002674:	4610      	mov	r0, r2
 8002676:	f000 f8f6 	bl	8002866 <TIM_ITRx_SetConfig>
      break;
 800267a:	e003      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	73fb      	strb	r3, [r7, #15]
      break;
 8002680:	e000      	b.n	8002684 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002682:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800269e:	b480      	push	{r7}
 80026a0:	b083      	sub	sp, #12
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr

080026c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80026ca:	bf00      	nop
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr

080026d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
	...

080026e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4a29      	ldr	r2, [pc, #164]	; (80027a0 <TIM_Base_SetConfig+0xb8>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d00b      	beq.n	8002718 <TIM_Base_SetConfig+0x30>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002706:	d007      	beq.n	8002718 <TIM_Base_SetConfig+0x30>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a26      	ldr	r2, [pc, #152]	; (80027a4 <TIM_Base_SetConfig+0xbc>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d003      	beq.n	8002718 <TIM_Base_SetConfig+0x30>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a25      	ldr	r2, [pc, #148]	; (80027a8 <TIM_Base_SetConfig+0xc0>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d108      	bne.n	800272a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800271e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	4313      	orrs	r3, r2
 8002728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a1c      	ldr	r2, [pc, #112]	; (80027a0 <TIM_Base_SetConfig+0xb8>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d00b      	beq.n	800274a <TIM_Base_SetConfig+0x62>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002738:	d007      	beq.n	800274a <TIM_Base_SetConfig+0x62>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a19      	ldr	r2, [pc, #100]	; (80027a4 <TIM_Base_SetConfig+0xbc>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d003      	beq.n	800274a <TIM_Base_SetConfig+0x62>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a18      	ldr	r2, [pc, #96]	; (80027a8 <TIM_Base_SetConfig+0xc0>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d108      	bne.n	800275c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68db      	ldr	r3, [r3, #12]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	4313      	orrs	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	4313      	orrs	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a07      	ldr	r2, [pc, #28]	; (80027a0 <TIM_Base_SetConfig+0xb8>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d103      	bne.n	8002790 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	691a      	ldr	r2, [r3, #16]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	615a      	str	r2, [r3, #20]
}
 8002796:	bf00      	nop
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr
 80027a0:	40012c00 	.word	0x40012c00
 80027a4:	40000400 	.word	0x40000400
 80027a8:	40000800 	.word	0x40000800

080027ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b087      	sub	sp, #28
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	f023 0201 	bic.w	r2, r3, #1
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	693a      	ldr	r2, [r7, #16]
 80027de:	4313      	orrs	r3, r2
 80027e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f023 030a 	bic.w	r3, r3, #10
 80027e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	621a      	str	r2, [r3, #32]
}
 80027fe:	bf00      	nop
 8002800:	371c      	adds	r7, #28
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002808:	b480      	push	{r7}
 800280a:	b087      	sub	sp, #28
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	f023 0210 	bic.w	r2, r3, #16
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	699b      	ldr	r3, [r3, #24]
 800282a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	031b      	lsls	r3, r3, #12
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002844:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	4313      	orrs	r3, r2
 800284e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	621a      	str	r2, [r3, #32]
}
 800285c:	bf00      	nop
 800285e:	371c      	adds	r7, #28
 8002860:	46bd      	mov	sp, r7
 8002862:	bc80      	pop	{r7}
 8002864:	4770      	bx	lr

08002866 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002866:	b480      	push	{r7}
 8002868:	b085      	sub	sp, #20
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800287c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4313      	orrs	r3, r2
 8002884:	f043 0307 	orr.w	r3, r3, #7
 8002888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	609a      	str	r2, [r3, #8]
}
 8002890:	bf00      	nop
 8002892:	3714      	adds	r7, #20
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800289a:	b480      	push	{r7}
 800289c:	b087      	sub	sp, #28
 800289e:	af00      	add	r7, sp, #0
 80028a0:	60f8      	str	r0, [r7, #12]
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
 80028a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	021a      	lsls	r2, r3, #8
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	431a      	orrs	r2, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	697a      	ldr	r2, [r7, #20]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	609a      	str	r2, [r3, #8]
}
 80028ce:	bf00      	nop
 80028d0:	371c      	adds	r7, #28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028d8:	b480      	push	{r7}
 80028da:	b085      	sub	sp, #20
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d101      	bne.n	80028f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028ec:	2302      	movs	r3, #2
 80028ee:	e046      	b.n	800297e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2202      	movs	r2, #2
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002916:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	4313      	orrs	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a16      	ldr	r2, [pc, #88]	; (8002988 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d00e      	beq.n	8002952 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800293c:	d009      	beq.n	8002952 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a12      	ldr	r2, [pc, #72]	; (800298c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d004      	beq.n	8002952 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a10      	ldr	r2, [pc, #64]	; (8002990 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d10c      	bne.n	800296c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002958:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	4313      	orrs	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr
 8002988:	40012c00 	.word	0x40012c00
 800298c:	40000400 	.word	0x40000400
 8002990:	40000800 	.word	0x40000800

08002994 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr

080029a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b083      	sub	sp, #12
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e042      	b.n	8002a50 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d106      	bne.n	80029e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7fe fa6c 	bl	8000ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2224      	movs	r2, #36	; 0x24
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	f000 fdc5 	bl	800358c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	691a      	ldr	r2, [r3, #16]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002a20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2220      	movs	r2, #32
 8002a44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08a      	sub	sp, #40	; 0x28
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	603b      	str	r3, [r7, #0]
 8002a64:	4613      	mov	r3, r2
 8002a66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b20      	cmp	r3, #32
 8002a76:	d16d      	bne.n	8002b54 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d002      	beq.n	8002a84 <HAL_UART_Transmit+0x2c>
 8002a7e:	88fb      	ldrh	r3, [r7, #6]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e066      	b.n	8002b56 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2221      	movs	r2, #33	; 0x21
 8002a92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a96:	f7fe fbbd 	bl	8001214 <HAL_GetTick>
 8002a9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	88fa      	ldrh	r2, [r7, #6]
 8002aa0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	88fa      	ldrh	r2, [r7, #6]
 8002aa6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ab0:	d108      	bne.n	8002ac4 <HAL_UART_Transmit+0x6c>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	691b      	ldr	r3, [r3, #16]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d104      	bne.n	8002ac4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	61bb      	str	r3, [r7, #24]
 8002ac2:	e003      	b.n	8002acc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002acc:	e02a      	b.n	8002b24 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	9300      	str	r3, [sp, #0]
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2180      	movs	r1, #128	; 0x80
 8002ad8:	68f8      	ldr	r0, [r7, #12]
 8002ada:	f000 fb14 	bl	8003106 <UART_WaitOnFlagUntilTimeout>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e036      	b.n	8002b56 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d10b      	bne.n	8002b06 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	881b      	ldrh	r3, [r3, #0]
 8002af2:	461a      	mov	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002afc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	3302      	adds	r3, #2
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	e007      	b.n	8002b16 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	781a      	ldrb	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	3301      	adds	r3, #1
 8002b14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b1a:	b29b      	uxth	r3, r3
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	b29a      	uxth	r2, r3
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1cf      	bne.n	8002ace <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	2200      	movs	r2, #0
 8002b36:	2140      	movs	r1, #64	; 0x40
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 fae4 	bl	8003106 <UART_WaitOnFlagUntilTimeout>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e006      	b.n	8002b56 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002b50:	2300      	movs	r3, #0
 8002b52:	e000      	b.n	8002b56 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002b54:	2302      	movs	r3, #2
  }
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3720      	adds	r7, #32
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b084      	sub	sp, #16
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	60f8      	str	r0, [r7, #12]
 8002b66:	60b9      	str	r1, [r7, #8]
 8002b68:	4613      	mov	r3, r2
 8002b6a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d112      	bne.n	8002b9e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <HAL_UART_Receive_IT+0x26>
 8002b7e:	88fb      	ldrh	r3, [r7, #6]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e00b      	b.n	8002ba0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002b8e:	88fb      	ldrh	r3, [r7, #6]
 8002b90:	461a      	mov	r2, r3
 8002b92:	68b9      	ldr	r1, [r7, #8]
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	f000 fb24 	bl	80031e2 <UART_Start_Receive_IT>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	e000      	b.n	8002ba0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002b9e:	2302      	movs	r3, #2
  }
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3710      	adds	r7, #16
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b0ba      	sub	sp, #232	; 0xe8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bde:	f003 030f 	and.w	r3, r3, #15
 8002be2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002be6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d10f      	bne.n	8002c0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bf2:	f003 0320 	and.w	r3, r3, #32
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d009      	beq.n	8002c0e <HAL_UART_IRQHandler+0x66>
 8002bfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002bfe:	f003 0320 	and.w	r3, r3, #32
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 fc01 	bl	800340e <UART_Receive_IT>
      return;
 8002c0c:	e25b      	b.n	80030c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 80de 	beq.w	8002dd4 <HAL_UART_IRQHandler+0x22c>
 8002c18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d106      	bne.n	8002c32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c28:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f000 80d1 	beq.w	8002dd4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c36:	f003 0301 	and.w	r3, r3, #1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00b      	beq.n	8002c56 <HAL_UART_IRQHandler+0xae>
 8002c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d005      	beq.n	8002c56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4e:	f043 0201 	orr.w	r2, r3, #1
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00b      	beq.n	8002c7a <HAL_UART_IRQHandler+0xd2>
 8002c62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d005      	beq.n	8002c7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c72:	f043 0202 	orr.w	r2, r3, #2
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c7e:	f003 0302 	and.w	r3, r3, #2
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00b      	beq.n	8002c9e <HAL_UART_IRQHandler+0xf6>
 8002c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d005      	beq.n	8002c9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c96:	f043 0204 	orr.w	r2, r3, #4
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ca2:	f003 0308 	and.w	r3, r3, #8
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d011      	beq.n	8002cce <HAL_UART_IRQHandler+0x126>
 8002caa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d105      	bne.n	8002cc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002cb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d005      	beq.n	8002cce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc6:	f043 0208 	orr.w	r2, r3, #8
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f000 81f2 	beq.w	80030bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d008      	beq.n	8002cf6 <HAL_UART_IRQHandler+0x14e>
 8002ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ce8:	f003 0320 	and.w	r3, r3, #32
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d002      	beq.n	8002cf6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f000 fb8c 	bl	800340e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	bf14      	ite	ne
 8002d04:	2301      	movne	r3, #1
 8002d06:	2300      	moveq	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d12:	f003 0308 	and.w	r3, r3, #8
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d103      	bne.n	8002d22 <HAL_UART_IRQHandler+0x17a>
 8002d1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d04f      	beq.n	8002dc2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 fa96 	bl	8003254 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	695b      	ldr	r3, [r3, #20]
 8002d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d041      	beq.n	8002dba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	3314      	adds	r3, #20
 8002d3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d44:	e853 3f00 	ldrex	r3, [r3]
 8002d48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002d4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	3314      	adds	r3, #20
 8002d5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002d62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002d66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002d6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002d72:	e841 2300 	strex	r3, r2, [r1]
 8002d76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002d7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1d9      	bne.n	8002d36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d013      	beq.n	8002db2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8e:	4a7e      	ldr	r2, [pc, #504]	; (8002f88 <HAL_UART_IRQHandler+0x3e0>)
 8002d90:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fe fb8e 	bl	80014b8 <HAL_DMA_Abort_IT>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d016      	beq.n	8002dd0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da8:	687a      	ldr	r2, [r7, #4]
 8002daa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002dac:	4610      	mov	r0, r2
 8002dae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db0:	e00e      	b.n	8002dd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f993 	bl	80030de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002db8:	e00a      	b.n	8002dd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f98f 	bl	80030de <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dc0:	e006      	b.n	8002dd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f98b 	bl	80030de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8002dce:	e175      	b.n	80030bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dd0:	bf00      	nop
    return;
 8002dd2:	e173      	b.n	80030bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	f040 814f 	bne.w	800307c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8148 	beq.w	800307c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002df0:	f003 0310 	and.w	r3, r3, #16
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 8141 	beq.w	800307c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	60bb      	str	r3, [r7, #8]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	60bb      	str	r3, [r7, #8]
 8002e0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 80b6 	beq.w	8002f8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002e2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f000 8145 	beq.w	80030c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002e3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	f080 813e 	bcs.w	80030c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002e4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	f000 8088 	beq.w	8002f68 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	330c      	adds	r3, #12
 8002e5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e66:	e853 3f00 	ldrex	r3, [r3]
 8002e6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002e6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	330c      	adds	r3, #12
 8002e80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002e84:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002e88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002e90:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002e94:	e841 2300 	strex	r3, r2, [r1]
 8002e98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002e9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1d9      	bne.n	8002e58 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	3314      	adds	r3, #20
 8002eaa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002eac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002eae:	e853 3f00 	ldrex	r3, [r3]
 8002eb2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002eb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002eb6:	f023 0301 	bic.w	r3, r3, #1
 8002eba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	3314      	adds	r3, #20
 8002ec4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002ec8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002ecc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ece:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002ed0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002ed4:	e841 2300 	strex	r3, r2, [r1]
 8002ed8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002eda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1e1      	bne.n	8002ea4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	3314      	adds	r3, #20
 8002ee6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002eea:	e853 3f00 	ldrex	r3, [r3]
 8002eee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002ef0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ef2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	3314      	adds	r3, #20
 8002f00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002f04:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002f06:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f08:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002f0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f0c:	e841 2300 	strex	r3, r2, [r1]
 8002f10:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002f12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1e3      	bne.n	8002ee0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	330c      	adds	r3, #12
 8002f2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f30:	e853 3f00 	ldrex	r3, [r3]
 8002f34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f38:	f023 0310 	bic.w	r3, r3, #16
 8002f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	330c      	adds	r3, #12
 8002f46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002f4a:	65ba      	str	r2, [r7, #88]	; 0x58
 8002f4c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002f50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002f52:	e841 2300 	strex	r3, r2, [r1]
 8002f56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002f58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1e3      	bne.n	8002f26 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe fa6d 	bl	8001442 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2202      	movs	r2, #2
 8002f6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f8b6 	bl	80030f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002f84:	e09c      	b.n	80030c0 <HAL_UART_IRQHandler+0x518>
 8002f86:	bf00      	nop
 8002f88:	08003319 	.word	0x08003319
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002fa0:	b29b      	uxth	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 808e 	beq.w	80030c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002fa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 8089 	beq.w	80030c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	330c      	adds	r3, #12
 8002fb8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fbc:	e853 3f00 	ldrex	r3, [r3]
 8002fc0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fc4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002fc8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	330c      	adds	r3, #12
 8002fd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002fd6:	647a      	str	r2, [r7, #68]	; 0x44
 8002fd8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fda:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002fdc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002fde:	e841 2300 	strex	r3, r2, [r1]
 8002fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d1e3      	bne.n	8002fb2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	3314      	adds	r3, #20
 8002ff0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff4:	e853 3f00 	ldrex	r3, [r3]
 8002ff8:	623b      	str	r3, [r7, #32]
   return(result);
 8002ffa:	6a3b      	ldr	r3, [r7, #32]
 8002ffc:	f023 0301 	bic.w	r3, r3, #1
 8003000:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3314      	adds	r3, #20
 800300a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800300e:	633a      	str	r2, [r7, #48]	; 0x30
 8003010:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003012:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003014:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003016:	e841 2300 	strex	r3, r2, [r1]
 800301a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800301c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1e3      	bne.n	8002fea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	330c      	adds	r3, #12
 8003036:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	e853 3f00 	ldrex	r3, [r3]
 800303e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f023 0310 	bic.w	r3, r3, #16
 8003046:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	330c      	adds	r3, #12
 8003050:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003054:	61fa      	str	r2, [r7, #28]
 8003056:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003058:	69b9      	ldr	r1, [r7, #24]
 800305a:	69fa      	ldr	r2, [r7, #28]
 800305c:	e841 2300 	strex	r3, r2, [r1]
 8003060:	617b      	str	r3, [r7, #20]
   return(result);
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1e3      	bne.n	8003030 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800306e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003072:	4619      	mov	r1, r3
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 f83b 	bl	80030f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800307a:	e023      	b.n	80030c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800307c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003084:	2b00      	cmp	r3, #0
 8003086:	d009      	beq.n	800309c <HAL_UART_IRQHandler+0x4f4>
 8003088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800308c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003090:	2b00      	cmp	r3, #0
 8003092:	d003      	beq.n	800309c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f000 f953 	bl	8003340 <UART_Transmit_IT>
    return;
 800309a:	e014      	b.n	80030c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800309c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80030a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00e      	beq.n	80030c6 <HAL_UART_IRQHandler+0x51e>
 80030a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80030ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f992 	bl	80033de <UART_EndTransmit_IT>
    return;
 80030ba:	e004      	b.n	80030c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80030bc:	bf00      	nop
 80030be:	e002      	b.n	80030c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80030c0:	bf00      	nop
 80030c2:	e000      	b.n	80030c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80030c4:	bf00      	nop
  }
}
 80030c6:	37e8      	adds	r7, #232	; 0xe8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	bc80      	pop	{r7}
 80030dc:	4770      	bx	lr

080030de <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80030e6:	bf00      	nop
 80030e8:	370c      	adds	r7, #12
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr

080030f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr

08003106 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b090      	sub	sp, #64	; 0x40
 800310a:	af00      	add	r7, sp, #0
 800310c:	60f8      	str	r0, [r7, #12]
 800310e:	60b9      	str	r1, [r7, #8]
 8003110:	603b      	str	r3, [r7, #0]
 8003112:	4613      	mov	r3, r2
 8003114:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003116:	e050      	b.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003118:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800311a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800311e:	d04c      	beq.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003122:	2b00      	cmp	r3, #0
 8003124:	d007      	beq.n	8003136 <UART_WaitOnFlagUntilTimeout+0x30>
 8003126:	f7fe f875 	bl	8001214 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003132:	429a      	cmp	r2, r3
 8003134:	d241      	bcs.n	80031ba <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	330c      	adds	r3, #12
 800313c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800313e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003140:	e853 3f00 	ldrex	r3, [r3]
 8003144:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800314c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	330c      	adds	r3, #12
 8003154:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003156:	637a      	str	r2, [r7, #52]	; 0x34
 8003158:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800315a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800315c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800315e:	e841 2300 	strex	r3, r2, [r1]
 8003162:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1e5      	bne.n	8003136 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	3314      	adds	r3, #20
 8003170:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	e853 3f00 	ldrex	r3, [r3]
 8003178:	613b      	str	r3, [r7, #16]
   return(result);
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	f023 0301 	bic.w	r3, r3, #1
 8003180:	63bb      	str	r3, [r7, #56]	; 0x38
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	3314      	adds	r3, #20
 8003188:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800318a:	623a      	str	r2, [r7, #32]
 800318c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318e:	69f9      	ldr	r1, [r7, #28]
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	e841 2300 	strex	r3, r2, [r1]
 8003196:	61bb      	str	r3, [r7, #24]
   return(result);
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1e5      	bne.n	800316a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2220      	movs	r2, #32
 80031a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2220      	movs	r2, #32
 80031aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e00f      	b.n	80031da <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4013      	ands	r3, r2
 80031c4:	68ba      	ldr	r2, [r7, #8]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	bf0c      	ite	eq
 80031ca:	2301      	moveq	r3, #1
 80031cc:	2300      	movne	r3, #0
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	461a      	mov	r2, r3
 80031d2:	79fb      	ldrb	r3, [r7, #7]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d09f      	beq.n	8003118 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3740      	adds	r7, #64	; 0x40
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b085      	sub	sp, #20
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	4613      	mov	r3, r2
 80031ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	88fa      	ldrh	r2, [r7, #6]
 80031fa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	88fa      	ldrh	r2, [r7, #6]
 8003200:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2222      	movs	r2, #34	; 0x22
 800320c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d007      	beq.n	8003228 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	68da      	ldr	r2, [r3, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003226:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	695a      	ldr	r2, [r3, #20]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f042 0201 	orr.w	r2, r2, #1
 8003236:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0220 	orr.w	r2, r2, #32
 8003246:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr

08003254 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003254:	b480      	push	{r7}
 8003256:	b095      	sub	sp, #84	; 0x54
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	330c      	adds	r3, #12
 8003262:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003266:	e853 3f00 	ldrex	r3, [r3]
 800326a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800326c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003272:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	330c      	adds	r3, #12
 800327a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800327c:	643a      	str	r2, [r7, #64]	; 0x40
 800327e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003280:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003282:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003284:	e841 2300 	strex	r3, r2, [r1]
 8003288:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800328a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328c:	2b00      	cmp	r3, #0
 800328e:	d1e5      	bne.n	800325c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	3314      	adds	r3, #20
 8003296:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003298:	6a3b      	ldr	r3, [r7, #32]
 800329a:	e853 3f00 	ldrex	r3, [r3]
 800329e:	61fb      	str	r3, [r7, #28]
   return(result);
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	f023 0301 	bic.w	r3, r3, #1
 80032a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	3314      	adds	r3, #20
 80032ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032b8:	e841 2300 	strex	r3, r2, [r1]
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80032be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1e5      	bne.n	8003290 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d119      	bne.n	8003300 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	330c      	adds	r3, #12
 80032d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	e853 3f00 	ldrex	r3, [r3]
 80032da:	60bb      	str	r3, [r7, #8]
   return(result);
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f023 0310 	bic.w	r3, r3, #16
 80032e2:	647b      	str	r3, [r7, #68]	; 0x44
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	330c      	adds	r3, #12
 80032ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032ec:	61ba      	str	r2, [r7, #24]
 80032ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f0:	6979      	ldr	r1, [r7, #20]
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	e841 2300 	strex	r3, r2, [r1]
 80032f8:	613b      	str	r3, [r7, #16]
   return(result);
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1e5      	bne.n	80032cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800330e:	bf00      	nop
 8003310:	3754      	adds	r7, #84	; 0x54
 8003312:	46bd      	mov	sp, r7
 8003314:	bc80      	pop	{r7}
 8003316:	4770      	bx	lr

08003318 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003324:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f7ff fed3 	bl	80030de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003338:	bf00      	nop
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003340:	b480      	push	{r7}
 8003342:	b085      	sub	sp, #20
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b21      	cmp	r3, #33	; 0x21
 8003352:	d13e      	bne.n	80033d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800335c:	d114      	bne.n	8003388 <UART_Transmit_IT+0x48>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d110      	bne.n	8003388 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	881b      	ldrh	r3, [r3, #0]
 8003370:	461a      	mov	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800337a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	1c9a      	adds	r2, r3, #2
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	621a      	str	r2, [r3, #32]
 8003386:	e008      	b.n	800339a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	1c59      	adds	r1, r3, #1
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	6211      	str	r1, [r2, #32]
 8003392:	781a      	ldrb	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800339e:	b29b      	uxth	r3, r3
 80033a0:	3b01      	subs	r3, #1
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	4619      	mov	r1, r3
 80033a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10f      	bne.n	80033ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	e000      	b.n	80033d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80033d2:	2302      	movs	r3, #2
  }
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3714      	adds	r7, #20
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr

080033de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b082      	sub	sp, #8
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68da      	ldr	r2, [r3, #12]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2220      	movs	r2, #32
 80033fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f7ff fe64 	bl	80030cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003404:	2300      	movs	r3, #0
}
 8003406:	4618      	mov	r0, r3
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b08c      	sub	sp, #48	; 0x30
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b22      	cmp	r3, #34	; 0x22
 8003420:	f040 80ae 	bne.w	8003580 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800342c:	d117      	bne.n	800345e <UART_Receive_IT+0x50>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d113      	bne.n	800345e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003436:	2300      	movs	r3, #0
 8003438:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	b29b      	uxth	r3, r3
 8003448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800344c:	b29a      	uxth	r2, r3
 800344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003450:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003456:	1c9a      	adds	r2, r3, #2
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	629a      	str	r2, [r3, #40]	; 0x28
 800345c:	e026      	b.n	80034ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003464:	2300      	movs	r3, #0
 8003466:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003470:	d007      	beq.n	8003482 <UART_Receive_IT+0x74>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10a      	bne.n	8003490 <UART_Receive_IT+0x82>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d106      	bne.n	8003490 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	b2da      	uxtb	r2, r3
 800348a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800348c:	701a      	strb	r2, [r3, #0]
 800348e:	e008      	b.n	80034a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	b2db      	uxtb	r3, r3
 8003498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800349c:	b2da      	uxtb	r2, r3
 800349e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	4619      	mov	r1, r3
 80034ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d15d      	bne.n	800357c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0220 	bic.w	r2, r2, #32
 80034ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695a      	ldr	r2, [r3, #20]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	2b01      	cmp	r3, #1
 8003504:	d135      	bne.n	8003572 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2200      	movs	r2, #0
 800350a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	330c      	adds	r3, #12
 8003512:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	e853 3f00 	ldrex	r3, [r3]
 800351a:	613b      	str	r3, [r7, #16]
   return(result);
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f023 0310 	bic.w	r3, r3, #16
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	330c      	adds	r3, #12
 800352a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800352c:	623a      	str	r2, [r7, #32]
 800352e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003530:	69f9      	ldr	r1, [r7, #28]
 8003532:	6a3a      	ldr	r2, [r7, #32]
 8003534:	e841 2300 	strex	r3, r2, [r1]
 8003538:	61bb      	str	r3, [r7, #24]
   return(result);
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1e5      	bne.n	800350c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0310 	and.w	r3, r3, #16
 800354a:	2b10      	cmp	r3, #16
 800354c:	d10a      	bne.n	8003564 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	60fb      	str	r3, [r7, #12]
 8003562:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003568:	4619      	mov	r1, r3
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7ff fdc0 	bl	80030f0 <HAL_UARTEx_RxEventCallback>
 8003570:	e002      	b.n	8003578 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fd fd86 	bl	8001084 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003578:	2300      	movs	r3, #0
 800357a:	e002      	b.n	8003582 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800357c:	2300      	movs	r3, #0
 800357e:	e000      	b.n	8003582 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003580:	2302      	movs	r3, #2
  }
}
 8003582:	4618      	mov	r0, r3
 8003584:	3730      	adds	r7, #48	; 0x30
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	691b      	ldr	r3, [r3, #16]
 800359a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689a      	ldr	r2, [r3, #8]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	431a      	orrs	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80035c6:	f023 030c 	bic.w	r3, r3, #12
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6812      	ldr	r2, [r2, #0]
 80035ce:	68b9      	ldr	r1, [r7, #8]
 80035d0:	430b      	orrs	r3, r1
 80035d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699a      	ldr	r2, [r3, #24]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a2c      	ldr	r2, [pc, #176]	; (80036a0 <UART_SetConfig+0x114>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d103      	bne.n	80035fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80035f4:	f7fe fd82 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 80035f8:	60f8      	str	r0, [r7, #12]
 80035fa:	e002      	b.n	8003602 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80035fc:	f7fe fd6a 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8003600:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	4613      	mov	r3, r2
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	4413      	add	r3, r2
 800360a:	009a      	lsls	r2, r3, #2
 800360c:	441a      	add	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	fbb2 f3f3 	udiv	r3, r2, r3
 8003618:	4a22      	ldr	r2, [pc, #136]	; (80036a4 <UART_SetConfig+0x118>)
 800361a:	fba2 2303 	umull	r2, r3, r2, r3
 800361e:	095b      	lsrs	r3, r3, #5
 8003620:	0119      	lsls	r1, r3, #4
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	4613      	mov	r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	009a      	lsls	r2, r3, #2
 800362c:	441a      	add	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	fbb2 f2f3 	udiv	r2, r2, r3
 8003638:	4b1a      	ldr	r3, [pc, #104]	; (80036a4 <UART_SetConfig+0x118>)
 800363a:	fba3 0302 	umull	r0, r3, r3, r2
 800363e:	095b      	lsrs	r3, r3, #5
 8003640:	2064      	movs	r0, #100	; 0x64
 8003642:	fb00 f303 	mul.w	r3, r0, r3
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	3332      	adds	r3, #50	; 0x32
 800364c:	4a15      	ldr	r2, [pc, #84]	; (80036a4 <UART_SetConfig+0x118>)
 800364e:	fba2 2303 	umull	r2, r3, r2, r3
 8003652:	095b      	lsrs	r3, r3, #5
 8003654:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003658:	4419      	add	r1, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	009a      	lsls	r2, r3, #2
 8003664:	441a      	add	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003670:	4b0c      	ldr	r3, [pc, #48]	; (80036a4 <UART_SetConfig+0x118>)
 8003672:	fba3 0302 	umull	r0, r3, r3, r2
 8003676:	095b      	lsrs	r3, r3, #5
 8003678:	2064      	movs	r0, #100	; 0x64
 800367a:	fb00 f303 	mul.w	r3, r0, r3
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	011b      	lsls	r3, r3, #4
 8003682:	3332      	adds	r3, #50	; 0x32
 8003684:	4a07      	ldr	r2, [pc, #28]	; (80036a4 <UART_SetConfig+0x118>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	095b      	lsrs	r3, r3, #5
 800368c:	f003 020f 	and.w	r2, r3, #15
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	440a      	add	r2, r1
 8003696:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003698:	bf00      	nop
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40013800 	.word	0x40013800
 80036a4:	51eb851f 	.word	0x51eb851f

080036a8 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e033      	b.n	8003722 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d106      	bne.n	80036d4 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f7fd fc48 	bl	8000f64 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f825 	bl	800372c <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	691a      	ldr	r2, [r3, #16]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695a      	ldr	r2, [r3, #20]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003700:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003710:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
	...

0800372c <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003734:	2300      	movs	r3, #0
 8003736:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f022 020c 	bic.w	r2, r2, #12
 8003746:	60da      	str	r2, [r3, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003756:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8003760:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6a1b      	ldr	r3, [r3, #32]
 8003766:	431a      	orrs	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 800376c:	431a      	orrs	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4313      	orrs	r3, r2
 8003772:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003776:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE));
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800378e:	f023 030c 	bic.w	r3, r3, #12
 8003792:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
   */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	431a      	orrs	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	60da      	str	r2, [r3, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695a      	ldr	r2, [r3, #20]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80037c0:	615a      	str	r2, [r3, #20]

  /*-------------------------- USART BRR Configuration -----------------------*/
  if((husart->Instance == USART1))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a53      	ldr	r2, [pc, #332]	; (8003914 <USART_SetConfig+0x1e8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d14f      	bne.n	800386c <USART_SetConfig+0x140>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80037cc:	f7fe fc96 	bl	80020fc <HAL_RCC_GetPCLK2Freq>
 80037d0:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	4613      	mov	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	009a      	lsls	r2, r3, #2
 80037dc:	441a      	add	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e8:	4a4b      	ldr	r2, [pc, #300]	; (8003918 <USART_SetConfig+0x1ec>)
 80037ea:	fba2 2303 	umull	r2, r3, r2, r3
 80037ee:	095b      	lsrs	r3, r3, #5
 80037f0:	0119      	lsls	r1, r3, #4
 80037f2:	68ba      	ldr	r2, [r7, #8]
 80037f4:	4613      	mov	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4413      	add	r3, r2
 80037fa:	009a      	lsls	r2, r3, #2
 80037fc:	441a      	add	r2, r3
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	fbb2 f2f3 	udiv	r2, r2, r3
 8003808:	4b43      	ldr	r3, [pc, #268]	; (8003918 <USART_SetConfig+0x1ec>)
 800380a:	fba3 0302 	umull	r0, r3, r3, r2
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	2064      	movs	r0, #100	; 0x64
 8003812:	fb00 f303 	mul.w	r3, r0, r3
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	3332      	adds	r3, #50	; 0x32
 800381c:	4a3e      	ldr	r2, [pc, #248]	; (8003918 <USART_SetConfig+0x1ec>)
 800381e:	fba2 2303 	umull	r2, r3, r2, r3
 8003822:	095b      	lsrs	r3, r3, #5
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 800382a:	4419      	add	r1, r3
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	4613      	mov	r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	4413      	add	r3, r2
 8003834:	009a      	lsls	r2, r3, #2
 8003836:	441a      	add	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003842:	4b35      	ldr	r3, [pc, #212]	; (8003918 <USART_SetConfig+0x1ec>)
 8003844:	fba3 0302 	umull	r0, r3, r3, r2
 8003848:	095b      	lsrs	r3, r3, #5
 800384a:	2064      	movs	r0, #100	; 0x64
 800384c:	fb00 f303 	mul.w	r3, r0, r3
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	011b      	lsls	r3, r3, #4
 8003854:	3332      	adds	r3, #50	; 0x32
 8003856:	4a30      	ldr	r2, [pc, #192]	; (8003918 <USART_SetConfig+0x1ec>)
 8003858:	fba2 2303 	umull	r2, r3, r2, r3
 800385c:	095b      	lsrs	r3, r3, #5
 800385e:	f003 020f 	and.w	r2, r3, #15
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	440a      	add	r2, r1
 8003868:	609a      	str	r2, [r3, #8]
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
}
 800386a:	e04e      	b.n	800390a <USART_SetConfig+0x1de>
    pclk = HAL_RCC_GetPCLK1Freq();
 800386c:	f7fe fc32 	bl	80020d4 <HAL_RCC_GetPCLK1Freq>
 8003870:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	4613      	mov	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	4413      	add	r3, r2
 800387a:	009a      	lsls	r2, r3, #2
 800387c:	441a      	add	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	009b      	lsls	r3, r3, #2
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	4a23      	ldr	r2, [pc, #140]	; (8003918 <USART_SetConfig+0x1ec>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	095b      	lsrs	r3, r3, #5
 8003890:	0119      	lsls	r1, r3, #4
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	4613      	mov	r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	4413      	add	r3, r2
 800389a:	009a      	lsls	r2, r3, #2
 800389c:	441a      	add	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80038a8:	4b1b      	ldr	r3, [pc, #108]	; (8003918 <USART_SetConfig+0x1ec>)
 80038aa:	fba3 0302 	umull	r0, r3, r3, r2
 80038ae:	095b      	lsrs	r3, r3, #5
 80038b0:	2064      	movs	r0, #100	; 0x64
 80038b2:	fb00 f303 	mul.w	r3, r0, r3
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	3332      	adds	r3, #50	; 0x32
 80038bc:	4a16      	ldr	r2, [pc, #88]	; (8003918 <USART_SetConfig+0x1ec>)
 80038be:	fba2 2303 	umull	r2, r3, r2, r3
 80038c2:	095b      	lsrs	r3, r3, #5
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 80038ca:	4419      	add	r1, r3
 80038cc:	68ba      	ldr	r2, [r7, #8]
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	009a      	lsls	r2, r3, #2
 80038d6:	441a      	add	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	fbb2 f2f3 	udiv	r2, r2, r3
 80038e2:	4b0d      	ldr	r3, [pc, #52]	; (8003918 <USART_SetConfig+0x1ec>)
 80038e4:	fba3 0302 	umull	r0, r3, r3, r2
 80038e8:	095b      	lsrs	r3, r3, #5
 80038ea:	2064      	movs	r0, #100	; 0x64
 80038ec:	fb00 f303 	mul.w	r3, r0, r3
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	3332      	adds	r3, #50	; 0x32
 80038f6:	4a08      	ldr	r2, [pc, #32]	; (8003918 <USART_SetConfig+0x1ec>)
 80038f8:	fba2 2303 	umull	r2, r3, r2, r3
 80038fc:	095b      	lsrs	r3, r3, #5
 80038fe:	f003 020f 	and.w	r2, r3, #15
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	440a      	add	r2, r1
 8003908:	609a      	str	r2, [r3, #8]
}
 800390a:	bf00      	nop
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40013800 	.word	0x40013800
 8003918:	51eb851f 	.word	0x51eb851f

0800391c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003922:	f3ef 8305 	mrs	r3, IPSR
 8003926:	60bb      	str	r3, [r7, #8]
  return(result);
 8003928:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10f      	bne.n	800394e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800392e:	f3ef 8310 	mrs	r3, PRIMASK
 8003932:	607b      	str	r3, [r7, #4]
  return(result);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <osKernelInitialize+0x32>
 800393a:	4b10      	ldr	r3, [pc, #64]	; (800397c <osKernelInitialize+0x60>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d109      	bne.n	8003956 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003942:	f3ef 8311 	mrs	r3, BASEPRI
 8003946:	603b      	str	r3, [r7, #0]
  return(result);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d003      	beq.n	8003956 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800394e:	f06f 0305 	mvn.w	r3, #5
 8003952:	60fb      	str	r3, [r7, #12]
 8003954:	e00c      	b.n	8003970 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003956:	4b09      	ldr	r3, [pc, #36]	; (800397c <osKernelInitialize+0x60>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d105      	bne.n	800396a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800395e:	4b07      	ldr	r3, [pc, #28]	; (800397c <osKernelInitialize+0x60>)
 8003960:	2201      	movs	r2, #1
 8003962:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003964:	2300      	movs	r3, #0
 8003966:	60fb      	str	r3, [r7, #12]
 8003968:	e002      	b.n	8003970 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800396a:	f04f 33ff 	mov.w	r3, #4294967295
 800396e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003970:	68fb      	ldr	r3, [r7, #12]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr
 800397c:	20000540 	.word	0x20000540

08003980 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003986:	f3ef 8305 	mrs	r3, IPSR
 800398a:	60bb      	str	r3, [r7, #8]
  return(result);
 800398c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10f      	bne.n	80039b2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003992:	f3ef 8310 	mrs	r3, PRIMASK
 8003996:	607b      	str	r3, [r7, #4]
  return(result);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d109      	bne.n	80039b2 <osKernelStart+0x32>
 800399e:	4b11      	ldr	r3, [pc, #68]	; (80039e4 <osKernelStart+0x64>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d109      	bne.n	80039ba <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80039a6:	f3ef 8311 	mrs	r3, BASEPRI
 80039aa:	603b      	str	r3, [r7, #0]
  return(result);
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <osKernelStart+0x3a>
    stat = osErrorISR;
 80039b2:	f06f 0305 	mvn.w	r3, #5
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	e00e      	b.n	80039d8 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80039ba:	4b0a      	ldr	r3, [pc, #40]	; (80039e4 <osKernelStart+0x64>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d107      	bne.n	80039d2 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80039c2:	4b08      	ldr	r3, [pc, #32]	; (80039e4 <osKernelStart+0x64>)
 80039c4:	2202      	movs	r2, #2
 80039c6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80039c8:	f001 f878 	bl	8004abc <vTaskStartScheduler>
      stat = osOK;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	e002      	b.n	80039d8 <osKernelStart+0x58>
    } else {
      stat = osError;
 80039d2:	f04f 33ff 	mov.w	r3, #4294967295
 80039d6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80039d8:	68fb      	ldr	r3, [r7, #12]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20000540 	.word	0x20000540

080039e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b092      	sub	sp, #72	; 0x48
 80039ec:	af04      	add	r7, sp, #16
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039f8:	f3ef 8305 	mrs	r3, IPSR
 80039fc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f040 8094 	bne.w	8003b2e <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a06:	f3ef 8310 	mrs	r3, PRIMASK
 8003a0a:	623b      	str	r3, [r7, #32]
  return(result);
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f040 808d 	bne.w	8003b2e <osThreadNew+0x146>
 8003a14:	4b48      	ldr	r3, [pc, #288]	; (8003b38 <osThreadNew+0x150>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d106      	bne.n	8003a2a <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003a1c:	f3ef 8311 	mrs	r3, BASEPRI
 8003a20:	61fb      	str	r3, [r7, #28]
  return(result);
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f040 8082 	bne.w	8003b2e <osThreadNew+0x146>
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d07e      	beq.n	8003b2e <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8003a30:	2380      	movs	r3, #128	; 0x80
 8003a32:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8003a34:	2318      	movs	r3, #24
 8003a36:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8003a38:	2300      	movs	r3, #0
 8003a3a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8003a3c:	f107 031b 	add.w	r3, r7, #27
 8003a40:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8003a42:	f04f 33ff 	mov.w	r3, #4294967295
 8003a46:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d045      	beq.n	8003ada <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d002      	beq.n	8003a5c <osThreadNew+0x74>
        name = attr->name;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d002      	beq.n	8003a6a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d008      	beq.n	8003a82 <osThreadNew+0x9a>
 8003a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a72:	2b38      	cmp	r3, #56	; 0x38
 8003a74:	d805      	bhi.n	8003a82 <osThreadNew+0x9a>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <osThreadNew+0x9e>
        return (NULL);
 8003a82:	2300      	movs	r3, #0
 8003a84:	e054      	b.n	8003b30 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d003      	beq.n	8003a96 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	089b      	lsrs	r3, r3, #2
 8003a94:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00e      	beq.n	8003abc <osThreadNew+0xd4>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	2b5b      	cmp	r3, #91	; 0x5b
 8003aa4:	d90a      	bls.n	8003abc <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d006      	beq.n	8003abc <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <osThreadNew+0xd4>
        mem = 1;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003aba:	e010      	b.n	8003ade <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10c      	bne.n	8003ade <osThreadNew+0xf6>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d108      	bne.n	8003ade <osThreadNew+0xf6>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	691b      	ldr	r3, [r3, #16]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d104      	bne.n	8003ade <osThreadNew+0xf6>
          mem = 0;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ad8:	e001      	b.n	8003ade <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8003ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d110      	bne.n	8003b06 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003aec:	9202      	str	r2, [sp, #8]
 8003aee:	9301      	str	r3, [sp, #4]
 8003af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003af8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fe12 	bl	8004724 <xTaskCreateStatic>
 8003b00:	4603      	mov	r3, r0
 8003b02:	617b      	str	r3, [r7, #20]
 8003b04:	e013      	b.n	8003b2e <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8003b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d110      	bne.n	8003b2e <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	f107 0314 	add.w	r3, r7, #20
 8003b14:	9301      	str	r3, [sp, #4]
 8003b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 fe5c 	bl	80047dc <xTaskCreate>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d001      	beq.n	8003b2e <osThreadNew+0x146>
          hTask = NULL;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003b2e:	697b      	ldr	r3, [r7, #20]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3738      	adds	r7, #56	; 0x38
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	20000540 	.word	0x20000540

08003b3c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b44:	f3ef 8305 	mrs	r3, IPSR
 8003b48:	613b      	str	r3, [r7, #16]
  return(result);
 8003b4a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10f      	bne.n	8003b70 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b50:	f3ef 8310 	mrs	r3, PRIMASK
 8003b54:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d109      	bne.n	8003b70 <osDelay+0x34>
 8003b5c:	4b0d      	ldr	r3, [pc, #52]	; (8003b94 <osDelay+0x58>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d109      	bne.n	8003b78 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003b64:	f3ef 8311 	mrs	r3, BASEPRI
 8003b68:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <osDelay+0x3c>
    stat = osErrorISR;
 8003b70:	f06f 0305 	mvn.w	r3, #5
 8003b74:	617b      	str	r3, [r7, #20]
 8003b76:	e007      	b.n	8003b88 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d002      	beq.n	8003b88 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 ff66 	bl	8004a54 <vTaskDelay>
    }
  }

  return (stat);
 8003b88:	697b      	ldr	r3, [r7, #20]
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	20000540 	.word	0x20000540

08003b98 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4a06      	ldr	r2, [pc, #24]	; (8003bc0 <vApplicationGetIdleTaskMemory+0x28>)
 8003ba8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	4a05      	ldr	r2, [pc, #20]	; (8003bc4 <vApplicationGetIdleTaskMemory+0x2c>)
 8003bae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2280      	movs	r2, #128	; 0x80
 8003bb4:	601a      	str	r2, [r3, #0]
}
 8003bb6:	bf00      	nop
 8003bb8:	3714      	adds	r7, #20
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bc80      	pop	{r7}
 8003bbe:	4770      	bx	lr
 8003bc0:	20000544 	.word	0x20000544
 8003bc4:	200005a0 	.word	0x200005a0

08003bc8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4a07      	ldr	r2, [pc, #28]	; (8003bf4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003bd8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	4a06      	ldr	r2, [pc, #24]	; (8003bf8 <vApplicationGetTimerTaskMemory+0x30>)
 8003bde:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003be6:	601a      	str	r2, [r3, #0]
}
 8003be8:	bf00      	nop
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	200007a0 	.word	0x200007a0
 8003bf8:	200007fc 	.word	0x200007fc

08003bfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f103 0208 	add.w	r2, r3, #8
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f04f 32ff 	mov.w	r2, #4294967295
 8003c14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f103 0208 	add.w	r2, r3, #8
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f103 0208 	add.w	r2, r3, #8
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	4770      	bx	lr

08003c3a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bc80      	pop	{r7}
 8003c50:	4770      	bx	lr

08003c52 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c52:	b480      	push	{r7}
 8003c54:	b085      	sub	sp, #20
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
 8003c5a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	683a      	ldr	r2, [r7, #0]
 8003c7c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	1c5a      	adds	r2, r3, #1
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	601a      	str	r2, [r3, #0]
}
 8003c8e:	bf00      	nop
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bc80      	pop	{r7}
 8003c96:	4770      	bx	lr

08003c98 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cae:	d103      	bne.n	8003cb8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	691b      	ldr	r3, [r3, #16]
 8003cb4:	60fb      	str	r3, [r7, #12]
 8003cb6:	e00c      	b.n	8003cd2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	3308      	adds	r3, #8
 8003cbc:	60fb      	str	r3, [r7, #12]
 8003cbe:	e002      	b.n	8003cc6 <vListInsert+0x2e>
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	60fb      	str	r3, [r7, #12]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d2f6      	bcs.n	8003cc0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	685a      	ldr	r2, [r3, #4]
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	601a      	str	r2, [r3, #0]
}
 8003cfe:	bf00      	nop
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bc80      	pop	{r7}
 8003d06:	4770      	bx	lr

08003d08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6892      	ldr	r2, [r2, #8]
 8003d1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	687a      	ldr	r2, [r7, #4]
 8003d26:	6852      	ldr	r2, [r2, #4]
 8003d28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d103      	bne.n	8003d3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	1e5a      	subs	r2, r3, #1
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3714      	adds	r7, #20
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bc80      	pop	{r7}
 8003d58:	4770      	bx	lr
	...

08003d5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d10a      	bne.n	8003d86 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d74:	f383 8811 	msr	BASEPRI, r3
 8003d78:	f3bf 8f6f 	isb	sy
 8003d7c:	f3bf 8f4f 	dsb	sy
 8003d80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003d82:	bf00      	nop
 8003d84:	e7fe      	b.n	8003d84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003d86:	f001 ffc9 	bl	8005d1c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d92:	68f9      	ldr	r1, [r7, #12]
 8003d94:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003d96:	fb01 f303 	mul.w	r3, r1, r3
 8003d9a:	441a      	add	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003db6:	3b01      	subs	r3, #1
 8003db8:	68f9      	ldr	r1, [r7, #12]
 8003dba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003dbc:	fb01 f303 	mul.w	r3, r1, r3
 8003dc0:	441a      	add	r2, r3
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	22ff      	movs	r2, #255	; 0xff
 8003dca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	22ff      	movs	r2, #255	; 0xff
 8003dd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d114      	bne.n	8003e06 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d01a      	beq.n	8003e1a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	3310      	adds	r3, #16
 8003de8:	4618      	mov	r0, r3
 8003dea:	f001 f8f1 	bl	8004fd0 <xTaskRemoveFromEventList>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d012      	beq.n	8003e1a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003df4:	4b0c      	ldr	r3, [pc, #48]	; (8003e28 <xQueueGenericReset+0xcc>)
 8003df6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003dfa:	601a      	str	r2, [r3, #0]
 8003dfc:	f3bf 8f4f 	dsb	sy
 8003e00:	f3bf 8f6f 	isb	sy
 8003e04:	e009      	b.n	8003e1a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	3310      	adds	r3, #16
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff fef6 	bl	8003bfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	3324      	adds	r3, #36	; 0x24
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff fef1 	bl	8003bfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003e1a:	f001 ffaf 	bl	8005d7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003e1e:	2301      	movs	r3, #1
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	e000ed04 	.word	0xe000ed04

08003e2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b08e      	sub	sp, #56	; 0x38
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
 8003e38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10a      	bne.n	8003e56 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003e52:	bf00      	nop
 8003e54:	e7fe      	b.n	8003e54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10a      	bne.n	8003e72 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e60:	f383 8811 	msr	BASEPRI, r3
 8003e64:	f3bf 8f6f 	isb	sy
 8003e68:	f3bf 8f4f 	dsb	sy
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003e6e:	bf00      	nop
 8003e70:	e7fe      	b.n	8003e70 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d002      	beq.n	8003e7e <xQueueGenericCreateStatic+0x52>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <xQueueGenericCreateStatic+0x56>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e000      	b.n	8003e84 <xQueueGenericCreateStatic+0x58>
 8003e82:	2300      	movs	r3, #0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d10a      	bne.n	8003e9e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e8c:	f383 8811 	msr	BASEPRI, r3
 8003e90:	f3bf 8f6f 	isb	sy
 8003e94:	f3bf 8f4f 	dsb	sy
 8003e98:	623b      	str	r3, [r7, #32]
}
 8003e9a:	bf00      	nop
 8003e9c:	e7fe      	b.n	8003e9c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d102      	bne.n	8003eaa <xQueueGenericCreateStatic+0x7e>
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <xQueueGenericCreateStatic+0x82>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <xQueueGenericCreateStatic+0x84>
 8003eae:	2300      	movs	r3, #0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10a      	bne.n	8003eca <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	61fb      	str	r3, [r7, #28]
}
 8003ec6:	bf00      	nop
 8003ec8:	e7fe      	b.n	8003ec8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003eca:	2350      	movs	r3, #80	; 0x50
 8003ecc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	2b50      	cmp	r3, #80	; 0x50
 8003ed2:	d00a      	beq.n	8003eea <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed8:	f383 8811 	msr	BASEPRI, r3
 8003edc:	f3bf 8f6f 	isb	sy
 8003ee0:	f3bf 8f4f 	dsb	sy
 8003ee4:	61bb      	str	r3, [r7, #24]
}
 8003ee6:	bf00      	nop
 8003ee8:	e7fe      	b.n	8003ee8 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00d      	beq.n	8003f10 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003efc:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	4613      	mov	r3, r2
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	68b9      	ldr	r1, [r7, #8]
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 f805 	bl	8003f1a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3730      	adds	r7, #48	; 0x30
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b084      	sub	sp, #16
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	60f8      	str	r0, [r7, #12]
 8003f22:	60b9      	str	r1, [r7, #8]
 8003f24:	607a      	str	r2, [r7, #4]
 8003f26:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d103      	bne.n	8003f36 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	69ba      	ldr	r2, [r7, #24]
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	e002      	b.n	8003f3c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	68ba      	ldr	r2, [r7, #8]
 8003f46:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003f48:	2101      	movs	r1, #1
 8003f4a:	69b8      	ldr	r0, [r7, #24]
 8003f4c:	f7ff ff06 	bl	8003d5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	78fa      	ldrb	r2, [r7, #3]
 8003f54:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003f58:	bf00      	nop
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08e      	sub	sp, #56	; 0x38
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d10a      	bne.n	8003f92 <xQueueGenericSend+0x32>
	__asm volatile
 8003f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f80:	f383 8811 	msr	BASEPRI, r3
 8003f84:	f3bf 8f6f 	isb	sy
 8003f88:	f3bf 8f4f 	dsb	sy
 8003f8c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003f8e:	bf00      	nop
 8003f90:	e7fe      	b.n	8003f90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d103      	bne.n	8003fa0 <xQueueGenericSend+0x40>
 8003f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <xQueueGenericSend+0x44>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e000      	b.n	8003fa6 <xQueueGenericSend+0x46>
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10a      	bne.n	8003fc0 <xQueueGenericSend+0x60>
	__asm volatile
 8003faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fae:	f383 8811 	msr	BASEPRI, r3
 8003fb2:	f3bf 8f6f 	isb	sy
 8003fb6:	f3bf 8f4f 	dsb	sy
 8003fba:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003fbc:	bf00      	nop
 8003fbe:	e7fe      	b.n	8003fbe <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d103      	bne.n	8003fce <xQueueGenericSend+0x6e>
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d101      	bne.n	8003fd2 <xQueueGenericSend+0x72>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <xQueueGenericSend+0x74>
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d10a      	bne.n	8003fee <xQueueGenericSend+0x8e>
	__asm volatile
 8003fd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fdc:	f383 8811 	msr	BASEPRI, r3
 8003fe0:	f3bf 8f6f 	isb	sy
 8003fe4:	f3bf 8f4f 	dsb	sy
 8003fe8:	623b      	str	r3, [r7, #32]
}
 8003fea:	bf00      	nop
 8003fec:	e7fe      	b.n	8003fec <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fee:	f001 f9b1 	bl	8005354 <xTaskGetSchedulerState>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d102      	bne.n	8003ffe <xQueueGenericSend+0x9e>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <xQueueGenericSend+0xa2>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e000      	b.n	8004004 <xQueueGenericSend+0xa4>
 8004002:	2300      	movs	r3, #0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10a      	bne.n	800401e <xQueueGenericSend+0xbe>
	__asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	61fb      	str	r3, [r7, #28]
}
 800401a:	bf00      	nop
 800401c:	e7fe      	b.n	800401c <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800401e:	f001 fe7d 	bl	8005d1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004024:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402a:	429a      	cmp	r2, r3
 800402c:	d302      	bcc.n	8004034 <xQueueGenericSend+0xd4>
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	2b02      	cmp	r3, #2
 8004032:	d129      	bne.n	8004088 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	68b9      	ldr	r1, [r7, #8]
 8004038:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800403a:	f000 fa07 	bl	800444c <prvCopyDataToQueue>
 800403e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004044:	2b00      	cmp	r3, #0
 8004046:	d010      	beq.n	800406a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800404a:	3324      	adds	r3, #36	; 0x24
 800404c:	4618      	mov	r0, r3
 800404e:	f000 ffbf 	bl	8004fd0 <xTaskRemoveFromEventList>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d013      	beq.n	8004080 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004058:	4b3f      	ldr	r3, [pc, #252]	; (8004158 <xQueueGenericSend+0x1f8>)
 800405a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	f3bf 8f6f 	isb	sy
 8004068:	e00a      	b.n	8004080 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800406a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406c:	2b00      	cmp	r3, #0
 800406e:	d007      	beq.n	8004080 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004070:	4b39      	ldr	r3, [pc, #228]	; (8004158 <xQueueGenericSend+0x1f8>)
 8004072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	f3bf 8f4f 	dsb	sy
 800407c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004080:	f001 fe7c 	bl	8005d7c <vPortExitCritical>
				return pdPASS;
 8004084:	2301      	movs	r3, #1
 8004086:	e063      	b.n	8004150 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d103      	bne.n	8004096 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800408e:	f001 fe75 	bl	8005d7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004092:	2300      	movs	r3, #0
 8004094:	e05c      	b.n	8004150 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004098:	2b00      	cmp	r3, #0
 800409a:	d106      	bne.n	80040aa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800409c:	f107 0314 	add.w	r3, r7, #20
 80040a0:	4618      	mov	r0, r3
 80040a2:	f000 fff9 	bl	8005098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040a6:	2301      	movs	r3, #1
 80040a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040aa:	f001 fe67 	bl	8005d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80040ae:	f000 fd6b 	bl	8004b88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80040b2:	f001 fe33 	bl	8005d1c <vPortEnterCritical>
 80040b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80040bc:	b25b      	sxtb	r3, r3
 80040be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c2:	d103      	bne.n	80040cc <xQueueGenericSend+0x16c>
 80040c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80040d2:	b25b      	sxtb	r3, r3
 80040d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d8:	d103      	bne.n	80040e2 <xQueueGenericSend+0x182>
 80040da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80040e2:	f001 fe4b 	bl	8005d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040e6:	1d3a      	adds	r2, r7, #4
 80040e8:	f107 0314 	add.w	r3, r7, #20
 80040ec:	4611      	mov	r1, r2
 80040ee:	4618      	mov	r0, r3
 80040f0:	f000 ffe8 	bl	80050c4 <xTaskCheckForTimeOut>
 80040f4:	4603      	mov	r3, r0
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d124      	bne.n	8004144 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80040fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80040fc:	f000 fa9e 	bl	800463c <prvIsQueueFull>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d018      	beq.n	8004138 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004108:	3310      	adds	r3, #16
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	4611      	mov	r1, r2
 800410e:	4618      	mov	r0, r3
 8004110:	f000 ff0e 	bl	8004f30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004114:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004116:	f000 fa29 	bl	800456c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800411a:	f000 fd43 	bl	8004ba4 <xTaskResumeAll>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	f47f af7c 	bne.w	800401e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004126:	4b0c      	ldr	r3, [pc, #48]	; (8004158 <xQueueGenericSend+0x1f8>)
 8004128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	f3bf 8f6f 	isb	sy
 8004136:	e772      	b.n	800401e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800413a:	f000 fa17 	bl	800456c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800413e:	f000 fd31 	bl	8004ba4 <xTaskResumeAll>
 8004142:	e76c      	b.n	800401e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004144:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004146:	f000 fa11 	bl	800456c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800414a:	f000 fd2b 	bl	8004ba4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800414e:	2300      	movs	r3, #0
		}
	}
}
 8004150:	4618      	mov	r0, r3
 8004152:	3738      	adds	r7, #56	; 0x38
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	e000ed04 	.word	0xe000ed04

0800415c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08e      	sub	sp, #56	; 0x38
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800416e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004170:	2b00      	cmp	r3, #0
 8004172:	d10a      	bne.n	800418a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004178:	f383 8811 	msr	BASEPRI, r3
 800417c:	f3bf 8f6f 	isb	sy
 8004180:	f3bf 8f4f 	dsb	sy
 8004184:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004186:	bf00      	nop
 8004188:	e7fe      	b.n	8004188 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d103      	bne.n	8004198 <xQueueGenericSendFromISR+0x3c>
 8004190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	2b00      	cmp	r3, #0
 8004196:	d101      	bne.n	800419c <xQueueGenericSendFromISR+0x40>
 8004198:	2301      	movs	r3, #1
 800419a:	e000      	b.n	800419e <xQueueGenericSendFromISR+0x42>
 800419c:	2300      	movs	r3, #0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10a      	bne.n	80041b8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80041a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a6:	f383 8811 	msr	BASEPRI, r3
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	623b      	str	r3, [r7, #32]
}
 80041b4:	bf00      	nop
 80041b6:	e7fe      	b.n	80041b6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d103      	bne.n	80041c6 <xQueueGenericSendFromISR+0x6a>
 80041be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d101      	bne.n	80041ca <xQueueGenericSendFromISR+0x6e>
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <xQueueGenericSendFromISR+0x70>
 80041ca:	2300      	movs	r3, #0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10a      	bne.n	80041e6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80041d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d4:	f383 8811 	msr	BASEPRI, r3
 80041d8:	f3bf 8f6f 	isb	sy
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	61fb      	str	r3, [r7, #28]
}
 80041e2:	bf00      	nop
 80041e4:	e7fe      	b.n	80041e4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80041e6:	f001 fe5b 	bl	8005ea0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80041ea:	f3ef 8211 	mrs	r2, BASEPRI
 80041ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f2:	f383 8811 	msr	BASEPRI, r3
 80041f6:	f3bf 8f6f 	isb	sy
 80041fa:	f3bf 8f4f 	dsb	sy
 80041fe:	61ba      	str	r2, [r7, #24]
 8004200:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004202:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004204:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800420a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800420c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <xQueueGenericSendFromISR+0xbc>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	2b02      	cmp	r3, #2
 8004216:	d12c      	bne.n	8004272 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800421e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	68b9      	ldr	r1, [r7, #8]
 8004226:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004228:	f000 f910 	bl	800444c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800422c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004234:	d112      	bne.n	800425c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423a:	2b00      	cmp	r3, #0
 800423c:	d016      	beq.n	800426c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800423e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004240:	3324      	adds	r3, #36	; 0x24
 8004242:	4618      	mov	r0, r3
 8004244:	f000 fec4 	bl	8004fd0 <xTaskRemoveFromEventList>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d00e      	beq.n	800426c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00b      	beq.n	800426c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	601a      	str	r2, [r3, #0]
 800425a:	e007      	b.n	800426c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800425c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004260:	3301      	adds	r3, #1
 8004262:	b2db      	uxtb	r3, r3
 8004264:	b25a      	sxtb	r2, r3
 8004266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004268:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800426c:	2301      	movs	r3, #1
 800426e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004270:	e001      	b.n	8004276 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004272:	2300      	movs	r3, #0
 8004274:	637b      	str	r3, [r7, #52]	; 0x34
 8004276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004278:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004280:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004284:	4618      	mov	r0, r3
 8004286:	3738      	adds	r7, #56	; 0x38
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b08c      	sub	sp, #48	; 0x30
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004298:	2300      	movs	r3, #0
 800429a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80042a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10a      	bne.n	80042bc <xQueueReceive+0x30>
	__asm volatile
 80042a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042aa:	f383 8811 	msr	BASEPRI, r3
 80042ae:	f3bf 8f6f 	isb	sy
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	623b      	str	r3, [r7, #32]
}
 80042b8:	bf00      	nop
 80042ba:	e7fe      	b.n	80042ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d103      	bne.n	80042ca <xQueueReceive+0x3e>
 80042c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <xQueueReceive+0x42>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e000      	b.n	80042d0 <xQueueReceive+0x44>
 80042ce:	2300      	movs	r3, #0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10a      	bne.n	80042ea <xQueueReceive+0x5e>
	__asm volatile
 80042d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	61fb      	str	r3, [r7, #28]
}
 80042e6:	bf00      	nop
 80042e8:	e7fe      	b.n	80042e8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80042ea:	f001 f833 	bl	8005354 <xTaskGetSchedulerState>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d102      	bne.n	80042fa <xQueueReceive+0x6e>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <xQueueReceive+0x72>
 80042fa:	2301      	movs	r3, #1
 80042fc:	e000      	b.n	8004300 <xQueueReceive+0x74>
 80042fe:	2300      	movs	r3, #0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <xQueueReceive+0x8e>
	__asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	61bb      	str	r3, [r7, #24]
}
 8004316:	bf00      	nop
 8004318:	e7fe      	b.n	8004318 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800431a:	f001 fcff 	bl	8005d1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800431e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004322:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01f      	beq.n	800436a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800432a:	68b9      	ldr	r1, [r7, #8]
 800432c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800432e:	f000 f8f7 	bl	8004520 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004334:	1e5a      	subs	r2, r3, #1
 8004336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004338:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800433a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00f      	beq.n	8004362 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004344:	3310      	adds	r3, #16
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fe42 	bl	8004fd0 <xTaskRemoveFromEventList>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d007      	beq.n	8004362 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004352:	4b3d      	ldr	r3, [pc, #244]	; (8004448 <xQueueReceive+0x1bc>)
 8004354:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004362:	f001 fd0b 	bl	8005d7c <vPortExitCritical>
				return pdPASS;
 8004366:	2301      	movs	r3, #1
 8004368:	e069      	b.n	800443e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d103      	bne.n	8004378 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004370:	f001 fd04 	bl	8005d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004374:	2300      	movs	r3, #0
 8004376:	e062      	b.n	800443e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800437a:	2b00      	cmp	r3, #0
 800437c:	d106      	bne.n	800438c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800437e:	f107 0310 	add.w	r3, r7, #16
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fe88 	bl	8005098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004388:	2301      	movs	r3, #1
 800438a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800438c:	f001 fcf6 	bl	8005d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004390:	f000 fbfa 	bl	8004b88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004394:	f001 fcc2 	bl	8005d1c <vPortEnterCritical>
 8004398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800439e:	b25b      	sxtb	r3, r3
 80043a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a4:	d103      	bne.n	80043ae <xQueueReceive+0x122>
 80043a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043b4:	b25b      	sxtb	r3, r3
 80043b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ba:	d103      	bne.n	80043c4 <xQueueReceive+0x138>
 80043bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043c4:	f001 fcda 	bl	8005d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80043c8:	1d3a      	adds	r2, r7, #4
 80043ca:	f107 0310 	add.w	r3, r7, #16
 80043ce:	4611      	mov	r1, r2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f000 fe77 	bl	80050c4 <xTaskCheckForTimeOut>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d123      	bne.n	8004424 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043de:	f000 f917 	bl	8004610 <prvIsQueueEmpty>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d017      	beq.n	8004418 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ea:	3324      	adds	r3, #36	; 0x24
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	4611      	mov	r1, r2
 80043f0:	4618      	mov	r0, r3
 80043f2:	f000 fd9d 	bl	8004f30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80043f8:	f000 f8b8 	bl	800456c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043fc:	f000 fbd2 	bl	8004ba4 <xTaskResumeAll>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d189      	bne.n	800431a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004406:	4b10      	ldr	r3, [pc, #64]	; (8004448 <xQueueReceive+0x1bc>)
 8004408:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	f3bf 8f4f 	dsb	sy
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	e780      	b.n	800431a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800441a:	f000 f8a7 	bl	800456c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800441e:	f000 fbc1 	bl	8004ba4 <xTaskResumeAll>
 8004422:	e77a      	b.n	800431a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004424:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004426:	f000 f8a1 	bl	800456c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800442a:	f000 fbbb 	bl	8004ba4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800442e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004430:	f000 f8ee 	bl	8004610 <prvIsQueueEmpty>
 8004434:	4603      	mov	r3, r0
 8004436:	2b00      	cmp	r3, #0
 8004438:	f43f af6f 	beq.w	800431a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800443c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800443e:	4618      	mov	r0, r3
 8004440:	3730      	adds	r7, #48	; 0x30
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	e000ed04 	.word	0xe000ed04

0800444c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004458:	2300      	movs	r3, #0
 800445a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004460:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10d      	bne.n	8004486 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d14d      	bne.n	800450e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	4618      	mov	r0, r3
 8004478:	f000 ff8a 	bl	8005390 <xTaskPriorityDisinherit>
 800447c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	605a      	str	r2, [r3, #4]
 8004484:	e043      	b.n	800450e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d119      	bne.n	80044c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6898      	ldr	r0, [r3, #8]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004494:	461a      	mov	r2, r3
 8004496:	68b9      	ldr	r1, [r7, #8]
 8004498:	f001 ff3c 	bl	8006314 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a4:	441a      	add	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	689a      	ldr	r2, [r3, #8]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d32b      	bcc.n	800450e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681a      	ldr	r2, [r3, #0]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	609a      	str	r2, [r3, #8]
 80044be:	e026      	b.n	800450e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	68d8      	ldr	r0, [r3, #12]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c8:	461a      	mov	r2, r3
 80044ca:	68b9      	ldr	r1, [r7, #8]
 80044cc:	f001 ff22 	bl	8006314 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	68da      	ldr	r2, [r3, #12]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d8:	425b      	negs	r3, r3
 80044da:	441a      	add	r2, r3
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	68da      	ldr	r2, [r3, #12]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d207      	bcs.n	80044fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	685a      	ldr	r2, [r3, #4]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	425b      	negs	r3, r3
 80044f6:	441a      	add	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d105      	bne.n	800450e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	3b01      	subs	r3, #1
 800450c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	1c5a      	adds	r2, r3, #1
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004516:	697b      	ldr	r3, [r7, #20]
}
 8004518:	4618      	mov	r0, r3
 800451a:	3718      	adds	r7, #24
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452e:	2b00      	cmp	r3, #0
 8004530:	d018      	beq.n	8004564 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453a:	441a      	add	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68da      	ldr	r2, [r3, #12]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	429a      	cmp	r2, r3
 800454a:	d303      	bcc.n	8004554 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68d9      	ldr	r1, [r3, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	461a      	mov	r2, r3
 800455e:	6838      	ldr	r0, [r7, #0]
 8004560:	f001 fed8 	bl	8006314 <memcpy>
	}
}
 8004564:	bf00      	nop
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004574:	f001 fbd2 	bl	8005d1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800457e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004580:	e011      	b.n	80045a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	2b00      	cmp	r3, #0
 8004588:	d012      	beq.n	80045b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	3324      	adds	r3, #36	; 0x24
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fd1e 	bl	8004fd0 <xTaskRemoveFromEventList>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800459a:	f000 fdf5 	bl	8005188 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800459e:	7bfb      	ldrb	r3, [r7, #15]
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	dce9      	bgt.n	8004582 <prvUnlockQueue+0x16>
 80045ae:	e000      	b.n	80045b2 <prvUnlockQueue+0x46>
					break;
 80045b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	22ff      	movs	r2, #255	; 0xff
 80045b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80045ba:	f001 fbdf 	bl	8005d7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80045be:	f001 fbad 	bl	8005d1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045ca:	e011      	b.n	80045f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	691b      	ldr	r3, [r3, #16]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d012      	beq.n	80045fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	3310      	adds	r3, #16
 80045d8:	4618      	mov	r0, r3
 80045da:	f000 fcf9 	bl	8004fd0 <xTaskRemoveFromEventList>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80045e4:	f000 fdd0 	bl	8005188 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80045e8:	7bbb      	ldrb	r3, [r7, #14]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80045f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	dce9      	bgt.n	80045cc <prvUnlockQueue+0x60>
 80045f8:	e000      	b.n	80045fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80045fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	22ff      	movs	r2, #255	; 0xff
 8004600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004604:	f001 fbba 	bl	8005d7c <vPortExitCritical>
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004618:	f001 fb80 	bl	8005d1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004620:	2b00      	cmp	r3, #0
 8004622:	d102      	bne.n	800462a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004624:	2301      	movs	r3, #1
 8004626:	60fb      	str	r3, [r7, #12]
 8004628:	e001      	b.n	800462e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800462e:	f001 fba5 	bl	8005d7c <vPortExitCritical>

	return xReturn;
 8004632:	68fb      	ldr	r3, [r7, #12]
}
 8004634:	4618      	mov	r0, r3
 8004636:	3710      	adds	r7, #16
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004644:	f001 fb6a 	bl	8005d1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004650:	429a      	cmp	r2, r3
 8004652:	d102      	bne.n	800465a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004654:	2301      	movs	r3, #1
 8004656:	60fb      	str	r3, [r7, #12]
 8004658:	e001      	b.n	800465e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800465a:	2300      	movs	r3, #0
 800465c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800465e:	f001 fb8d 	bl	8005d7c <vPortExitCritical>

	return xReturn;
 8004662:	68fb      	ldr	r3, [r7, #12]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004676:	2300      	movs	r3, #0
 8004678:	60fb      	str	r3, [r7, #12]
 800467a:	e014      	b.n	80046a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800467c:	4a0e      	ldr	r2, [pc, #56]	; (80046b8 <vQueueAddToRegistry+0x4c>)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10b      	bne.n	80046a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004688:	490b      	ldr	r1, [pc, #44]	; (80046b8 <vQueueAddToRegistry+0x4c>)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	683a      	ldr	r2, [r7, #0]
 800468e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004692:	4a09      	ldr	r2, [pc, #36]	; (80046b8 <vQueueAddToRegistry+0x4c>)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4413      	add	r3, r2
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800469e:	e006      	b.n	80046ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	3301      	adds	r3, #1
 80046a4:	60fb      	str	r3, [r7, #12]
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2b07      	cmp	r3, #7
 80046aa:	d9e7      	bls.n	800467c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80046ac:	bf00      	nop
 80046ae:	bf00      	nop
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	20000bfc 	.word	0x20000bfc

080046bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80046cc:	f001 fb26 	bl	8005d1c <vPortEnterCritical>
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80046d6:	b25b      	sxtb	r3, r3
 80046d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046dc:	d103      	bne.n	80046e6 <vQueueWaitForMessageRestricted+0x2a>
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046ec:	b25b      	sxtb	r3, r3
 80046ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046f2:	d103      	bne.n	80046fc <vQueueWaitForMessageRestricted+0x40>
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046fc:	f001 fb3e 	bl	8005d7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004704:	2b00      	cmp	r3, #0
 8004706:	d106      	bne.n	8004716 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	3324      	adds	r3, #36	; 0x24
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	68b9      	ldr	r1, [r7, #8]
 8004710:	4618      	mov	r0, r3
 8004712:	f000 fc31 	bl	8004f78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004716:	6978      	ldr	r0, [r7, #20]
 8004718:	f7ff ff28 	bl	800456c <prvUnlockQueue>
	}
 800471c:	bf00      	nop
 800471e:	3718      	adds	r7, #24
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004724:	b580      	push	{r7, lr}
 8004726:	b08e      	sub	sp, #56	; 0x38
 8004728:	af04      	add	r7, sp, #16
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
 8004730:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10a      	bne.n	800474e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	623b      	str	r3, [r7, #32]
}
 800474a:	bf00      	nop
 800474c:	e7fe      	b.n	800474c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800474e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10a      	bne.n	800476a <xTaskCreateStatic+0x46>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	61fb      	str	r3, [r7, #28]
}
 8004766:	bf00      	nop
 8004768:	e7fe      	b.n	8004768 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800476a:	235c      	movs	r3, #92	; 0x5c
 800476c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	2b5c      	cmp	r3, #92	; 0x5c
 8004772:	d00a      	beq.n	800478a <xTaskCreateStatic+0x66>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	61bb      	str	r3, [r7, #24]
}
 8004786:	bf00      	nop
 8004788:	e7fe      	b.n	8004788 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800478a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800478c:	2b00      	cmp	r3, #0
 800478e:	d01e      	beq.n	80047ce <xTaskCreateStatic+0xaa>
 8004790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004792:	2b00      	cmp	r3, #0
 8004794:	d01b      	beq.n	80047ce <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004798:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800479e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	2202      	movs	r2, #2
 80047a4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80047a8:	2300      	movs	r3, #0
 80047aa:	9303      	str	r3, [sp, #12]
 80047ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ae:	9302      	str	r3, [sp, #8]
 80047b0:	f107 0314 	add.w	r3, r7, #20
 80047b4:	9301      	str	r3, [sp, #4]
 80047b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	68b9      	ldr	r1, [r7, #8]
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 f850 	bl	8004866 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80047c8:	f000 f8d4 	bl	8004974 <prvAddNewTaskToReadyList>
 80047cc:	e001      	b.n	80047d2 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80047d2:	697b      	ldr	r3, [r7, #20]
	}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3728      	adds	r7, #40	; 0x28
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}

080047dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b08c      	sub	sp, #48	; 0x30
 80047e0:	af04      	add	r7, sp, #16
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	603b      	str	r3, [r7, #0]
 80047e8:	4613      	mov	r3, r2
 80047ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ec:	88fb      	ldrh	r3, [r7, #6]
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	4618      	mov	r0, r3
 80047f2:	f001 fb93 	bl	8005f1c <pvPortMalloc>
 80047f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00e      	beq.n	800481c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80047fe:	205c      	movs	r0, #92	; 0x5c
 8004800:	f001 fb8c 	bl	8005f1c <pvPortMalloc>
 8004804:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800480c:	69fb      	ldr	r3, [r7, #28]
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	631a      	str	r2, [r3, #48]	; 0x30
 8004812:	e005      	b.n	8004820 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004814:	6978      	ldr	r0, [r7, #20]
 8004816:	f001 fc45 	bl	80060a4 <vPortFree>
 800481a:	e001      	b.n	8004820 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800481c:	2300      	movs	r3, #0
 800481e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d017      	beq.n	8004856 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800482e:	88fa      	ldrh	r2, [r7, #6]
 8004830:	2300      	movs	r3, #0
 8004832:	9303      	str	r3, [sp, #12]
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	9302      	str	r3, [sp, #8]
 8004838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483a:	9301      	str	r3, [sp, #4]
 800483c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	68b9      	ldr	r1, [r7, #8]
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 f80e 	bl	8004866 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800484a:	69f8      	ldr	r0, [r7, #28]
 800484c:	f000 f892 	bl	8004974 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004850:	2301      	movs	r3, #1
 8004852:	61bb      	str	r3, [r7, #24]
 8004854:	e002      	b.n	800485c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004856:	f04f 33ff 	mov.w	r3, #4294967295
 800485a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800485c:	69bb      	ldr	r3, [r7, #24]
	}
 800485e:	4618      	mov	r0, r3
 8004860:	3720      	adds	r7, #32
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b088      	sub	sp, #32
 800486a:	af00      	add	r7, sp, #0
 800486c:	60f8      	str	r0, [r7, #12]
 800486e:	60b9      	str	r1, [r7, #8]
 8004870:	607a      	str	r2, [r7, #4]
 8004872:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004876:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	461a      	mov	r2, r3
 800487e:	21a5      	movs	r1, #165	; 0xa5
 8004880:	f001 fd56 	bl	8006330 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004886:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800488e:	3b01      	subs	r3, #1
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	4413      	add	r3, r2
 8004894:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	f023 0307 	bic.w	r3, r3, #7
 800489c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00a      	beq.n	80048be <prvInitialiseNewTask+0x58>
	__asm volatile
 80048a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ac:	f383 8811 	msr	BASEPRI, r3
 80048b0:	f3bf 8f6f 	isb	sy
 80048b4:	f3bf 8f4f 	dsb	sy
 80048b8:	617b      	str	r3, [r7, #20]
}
 80048ba:	bf00      	nop
 80048bc:	e7fe      	b.n	80048bc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048be:	2300      	movs	r3, #0
 80048c0:	61fb      	str	r3, [r7, #28]
 80048c2:	e012      	b.n	80048ea <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80048c4:	68ba      	ldr	r2, [r7, #8]
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	4413      	add	r3, r2
 80048ca:	7819      	ldrb	r1, [r3, #0]
 80048cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	4413      	add	r3, r2
 80048d2:	3334      	adds	r3, #52	; 0x34
 80048d4:	460a      	mov	r2, r1
 80048d6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80048d8:	68ba      	ldr	r2, [r7, #8]
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	4413      	add	r3, r2
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d006      	beq.n	80048f2 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	3301      	adds	r3, #1
 80048e8:	61fb      	str	r3, [r7, #28]
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	2b0f      	cmp	r3, #15
 80048ee:	d9e9      	bls.n	80048c4 <prvInitialiseNewTask+0x5e>
 80048f0:	e000      	b.n	80048f4 <prvInitialiseNewTask+0x8e>
		{
			break;
 80048f2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80048f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f6:	2200      	movs	r2, #0
 80048f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80048fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fe:	2b37      	cmp	r3, #55	; 0x37
 8004900:	d901      	bls.n	8004906 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004902:	2337      	movs	r3, #55	; 0x37
 8004904:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004908:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800490a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800490c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800490e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004910:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004914:	2200      	movs	r2, #0
 8004916:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800491a:	3304      	adds	r3, #4
 800491c:	4618      	mov	r0, r3
 800491e:	f7ff f98c 	bl	8003c3a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004924:	3318      	adds	r3, #24
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff f987 	bl	8003c3a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800492c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800492e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004930:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004934:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800493c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004940:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004944:	2200      	movs	r2, #0
 8004946:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	68f9      	ldr	r1, [r7, #12]
 8004954:	69b8      	ldr	r0, [r7, #24]
 8004956:	f001 f8ef 	bl	8005b38 <pxPortInitialiseStack>
 800495a:	4602      	mov	r2, r0
 800495c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800495e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004960:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800496a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800496c:	bf00      	nop
 800496e:	3720      	adds	r7, #32
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800497c:	f001 f9ce 	bl	8005d1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004980:	4b2d      	ldr	r3, [pc, #180]	; (8004a38 <prvAddNewTaskToReadyList+0xc4>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	3301      	adds	r3, #1
 8004986:	4a2c      	ldr	r2, [pc, #176]	; (8004a38 <prvAddNewTaskToReadyList+0xc4>)
 8004988:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800498a:	4b2c      	ldr	r3, [pc, #176]	; (8004a3c <prvAddNewTaskToReadyList+0xc8>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d109      	bne.n	80049a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004992:	4a2a      	ldr	r2, [pc, #168]	; (8004a3c <prvAddNewTaskToReadyList+0xc8>)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004998:	4b27      	ldr	r3, [pc, #156]	; (8004a38 <prvAddNewTaskToReadyList+0xc4>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2b01      	cmp	r3, #1
 800499e:	d110      	bne.n	80049c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80049a0:	f000 fc16 	bl	80051d0 <prvInitialiseTaskLists>
 80049a4:	e00d      	b.n	80049c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80049a6:	4b26      	ldr	r3, [pc, #152]	; (8004a40 <prvAddNewTaskToReadyList+0xcc>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d109      	bne.n	80049c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80049ae:	4b23      	ldr	r3, [pc, #140]	; (8004a3c <prvAddNewTaskToReadyList+0xc8>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d802      	bhi.n	80049c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80049bc:	4a1f      	ldr	r2, [pc, #124]	; (8004a3c <prvAddNewTaskToReadyList+0xc8>)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80049c2:	4b20      	ldr	r3, [pc, #128]	; (8004a44 <prvAddNewTaskToReadyList+0xd0>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	3301      	adds	r3, #1
 80049c8:	4a1e      	ldr	r2, [pc, #120]	; (8004a44 <prvAddNewTaskToReadyList+0xd0>)
 80049ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80049cc:	4b1d      	ldr	r3, [pc, #116]	; (8004a44 <prvAddNewTaskToReadyList+0xd0>)
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d8:	4b1b      	ldr	r3, [pc, #108]	; (8004a48 <prvAddNewTaskToReadyList+0xd4>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d903      	bls.n	80049e8 <prvAddNewTaskToReadyList+0x74>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e4:	4a18      	ldr	r2, [pc, #96]	; (8004a48 <prvAddNewTaskToReadyList+0xd4>)
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049ec:	4613      	mov	r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	4413      	add	r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	4a15      	ldr	r2, [pc, #84]	; (8004a4c <prvAddNewTaskToReadyList+0xd8>)
 80049f6:	441a      	add	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	3304      	adds	r3, #4
 80049fc:	4619      	mov	r1, r3
 80049fe:	4610      	mov	r0, r2
 8004a00:	f7ff f927 	bl	8003c52 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a04:	f001 f9ba 	bl	8005d7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a08:	4b0d      	ldr	r3, [pc, #52]	; (8004a40 <prvAddNewTaskToReadyList+0xcc>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d00e      	beq.n	8004a2e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a10:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <prvAddNewTaskToReadyList+0xc8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d207      	bcs.n	8004a2e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a1e:	4b0c      	ldr	r3, [pc, #48]	; (8004a50 <prvAddNewTaskToReadyList+0xdc>)
 8004a20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	f3bf 8f4f 	dsb	sy
 8004a2a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a2e:	bf00      	nop
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	20001110 	.word	0x20001110
 8004a3c:	20000c3c 	.word	0x20000c3c
 8004a40:	2000111c 	.word	0x2000111c
 8004a44:	2000112c 	.word	0x2000112c
 8004a48:	20001118 	.word	0x20001118
 8004a4c:	20000c40 	.word	0x20000c40
 8004a50:	e000ed04 	.word	0xe000ed04

08004a54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d017      	beq.n	8004a96 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004a66:	4b13      	ldr	r3, [pc, #76]	; (8004ab4 <vTaskDelay+0x60>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00a      	beq.n	8004a84 <vTaskDelay+0x30>
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	60bb      	str	r3, [r7, #8]
}
 8004a80:	bf00      	nop
 8004a82:	e7fe      	b.n	8004a82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004a84:	f000 f880 	bl	8004b88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004a88:	2100      	movs	r1, #0
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 fcee 	bl	800546c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004a90:	f000 f888 	bl	8004ba4 <xTaskResumeAll>
 8004a94:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d107      	bne.n	8004aac <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004a9c:	4b06      	ldr	r3, [pc, #24]	; (8004ab8 <vTaskDelay+0x64>)
 8004a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	f3bf 8f4f 	dsb	sy
 8004aa8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004aac:	bf00      	nop
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	20001138 	.word	0x20001138
 8004ab8:	e000ed04 	.word	0xe000ed04

08004abc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08a      	sub	sp, #40	; 0x28
 8004ac0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004aca:	463a      	mov	r2, r7
 8004acc:	1d39      	adds	r1, r7, #4
 8004ace:	f107 0308 	add.w	r3, r7, #8
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7ff f860 	bl	8003b98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004ad8:	6839      	ldr	r1, [r7, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	9202      	str	r2, [sp, #8]
 8004ae0:	9301      	str	r3, [sp, #4]
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	460a      	mov	r2, r1
 8004aea:	4921      	ldr	r1, [pc, #132]	; (8004b70 <vTaskStartScheduler+0xb4>)
 8004aec:	4821      	ldr	r0, [pc, #132]	; (8004b74 <vTaskStartScheduler+0xb8>)
 8004aee:	f7ff fe19 	bl	8004724 <xTaskCreateStatic>
 8004af2:	4603      	mov	r3, r0
 8004af4:	4a20      	ldr	r2, [pc, #128]	; (8004b78 <vTaskStartScheduler+0xbc>)
 8004af6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004af8:	4b1f      	ldr	r3, [pc, #124]	; (8004b78 <vTaskStartScheduler+0xbc>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d002      	beq.n	8004b06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b00:	2301      	movs	r3, #1
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	e001      	b.n	8004b0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d102      	bne.n	8004b16 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004b10:	f000 fd00 	bl	8005514 <xTimerCreateTimerTask>
 8004b14:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d116      	bne.n	8004b4a <vTaskStartScheduler+0x8e>
	__asm volatile
 8004b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b20:	f383 8811 	msr	BASEPRI, r3
 8004b24:	f3bf 8f6f 	isb	sy
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	613b      	str	r3, [r7, #16]
}
 8004b2e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004b30:	4b12      	ldr	r3, [pc, #72]	; (8004b7c <vTaskStartScheduler+0xc0>)
 8004b32:	f04f 32ff 	mov.w	r2, #4294967295
 8004b36:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b38:	4b11      	ldr	r3, [pc, #68]	; (8004b80 <vTaskStartScheduler+0xc4>)
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004b3e:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <vTaskStartScheduler+0xc8>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004b44:	f001 f878 	bl	8005c38 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004b48:	e00e      	b.n	8004b68 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b50:	d10a      	bne.n	8004b68 <vTaskStartScheduler+0xac>
	__asm volatile
 8004b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b56:	f383 8811 	msr	BASEPRI, r3
 8004b5a:	f3bf 8f6f 	isb	sy
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	60fb      	str	r3, [r7, #12]
}
 8004b64:	bf00      	nop
 8004b66:	e7fe      	b.n	8004b66 <vTaskStartScheduler+0xaa>
}
 8004b68:	bf00      	nop
 8004b6a:	3718      	adds	r7, #24
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	080063bc 	.word	0x080063bc
 8004b74:	080051a1 	.word	0x080051a1
 8004b78:	20001134 	.word	0x20001134
 8004b7c:	20001130 	.word	0x20001130
 8004b80:	2000111c 	.word	0x2000111c
 8004b84:	20001114 	.word	0x20001114

08004b88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004b8c:	4b04      	ldr	r3, [pc, #16]	; (8004ba0 <vTaskSuspendAll+0x18>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	3301      	adds	r3, #1
 8004b92:	4a03      	ldr	r2, [pc, #12]	; (8004ba0 <vTaskSuspendAll+0x18>)
 8004b94:	6013      	str	r3, [r2, #0]
}
 8004b96:	bf00      	nop
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	20001138 	.word	0x20001138

08004ba4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004baa:	2300      	movs	r3, #0
 8004bac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004bb2:	4b42      	ldr	r3, [pc, #264]	; (8004cbc <xTaskResumeAll+0x118>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d10a      	bne.n	8004bd0 <xTaskResumeAll+0x2c>
	__asm volatile
 8004bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bbe:	f383 8811 	msr	BASEPRI, r3
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	f3bf 8f4f 	dsb	sy
 8004bca:	603b      	str	r3, [r7, #0]
}
 8004bcc:	bf00      	nop
 8004bce:	e7fe      	b.n	8004bce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004bd0:	f001 f8a4 	bl	8005d1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004bd4:	4b39      	ldr	r3, [pc, #228]	; (8004cbc <xTaskResumeAll+0x118>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	4a38      	ldr	r2, [pc, #224]	; (8004cbc <xTaskResumeAll+0x118>)
 8004bdc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004bde:	4b37      	ldr	r3, [pc, #220]	; (8004cbc <xTaskResumeAll+0x118>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d162      	bne.n	8004cac <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004be6:	4b36      	ldr	r3, [pc, #216]	; (8004cc0 <xTaskResumeAll+0x11c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d05e      	beq.n	8004cac <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004bee:	e02f      	b.n	8004c50 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004bf0:	4b34      	ldr	r3, [pc, #208]	; (8004cc4 <xTaskResumeAll+0x120>)
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	3318      	adds	r3, #24
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f7ff f883 	bl	8003d08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	3304      	adds	r3, #4
 8004c06:	4618      	mov	r0, r3
 8004c08:	f7ff f87e 	bl	8003d08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c10:	4b2d      	ldr	r3, [pc, #180]	; (8004cc8 <xTaskResumeAll+0x124>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d903      	bls.n	8004c20 <xTaskResumeAll+0x7c>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c1c:	4a2a      	ldr	r2, [pc, #168]	; (8004cc8 <xTaskResumeAll+0x124>)
 8004c1e:	6013      	str	r3, [r2, #0]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c24:	4613      	mov	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4413      	add	r3, r2
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	4a27      	ldr	r2, [pc, #156]	; (8004ccc <xTaskResumeAll+0x128>)
 8004c2e:	441a      	add	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3304      	adds	r3, #4
 8004c34:	4619      	mov	r1, r3
 8004c36:	4610      	mov	r0, r2
 8004c38:	f7ff f80b 	bl	8003c52 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c40:	4b23      	ldr	r3, [pc, #140]	; (8004cd0 <xTaskResumeAll+0x12c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d302      	bcc.n	8004c50 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004c4a:	4b22      	ldr	r3, [pc, #136]	; (8004cd4 <xTaskResumeAll+0x130>)
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c50:	4b1c      	ldr	r3, [pc, #112]	; (8004cc4 <xTaskResumeAll+0x120>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1cb      	bne.n	8004bf0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004c5e:	f000 fb55 	bl	800530c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004c62:	4b1d      	ldr	r3, [pc, #116]	; (8004cd8 <xTaskResumeAll+0x134>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d010      	beq.n	8004c90 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004c6e:	f000 f845 	bl	8004cfc <xTaskIncrementTick>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004c78:	4b16      	ldr	r3, [pc, #88]	; (8004cd4 <xTaskResumeAll+0x130>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f1      	bne.n	8004c6e <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8004c8a:	4b13      	ldr	r3, [pc, #76]	; (8004cd8 <xTaskResumeAll+0x134>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004c90:	4b10      	ldr	r3, [pc, #64]	; (8004cd4 <xTaskResumeAll+0x130>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d009      	beq.n	8004cac <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004c9c:	4b0f      	ldr	r3, [pc, #60]	; (8004cdc <xTaskResumeAll+0x138>)
 8004c9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ca2:	601a      	str	r2, [r3, #0]
 8004ca4:	f3bf 8f4f 	dsb	sy
 8004ca8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004cac:	f001 f866 	bl	8005d7c <vPortExitCritical>

	return xAlreadyYielded;
 8004cb0:	68bb      	ldr	r3, [r7, #8]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	20001138 	.word	0x20001138
 8004cc0:	20001110 	.word	0x20001110
 8004cc4:	200010d0 	.word	0x200010d0
 8004cc8:	20001118 	.word	0x20001118
 8004ccc:	20000c40 	.word	0x20000c40
 8004cd0:	20000c3c 	.word	0x20000c3c
 8004cd4:	20001124 	.word	0x20001124
 8004cd8:	20001120 	.word	0x20001120
 8004cdc:	e000ed04 	.word	0xe000ed04

08004ce0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004ce6:	4b04      	ldr	r3, [pc, #16]	; (8004cf8 <xTaskGetTickCount+0x18>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004cec:	687b      	ldr	r3, [r7, #4]
}
 8004cee:	4618      	mov	r0, r3
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr
 8004cf8:	20001114 	.word	0x20001114

08004cfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b086      	sub	sp, #24
 8004d00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d06:	4b51      	ldr	r3, [pc, #324]	; (8004e4c <xTaskIncrementTick+0x150>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f040 808e 	bne.w	8004e2c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d10:	4b4f      	ldr	r3, [pc, #316]	; (8004e50 <xTaskIncrementTick+0x154>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3301      	adds	r3, #1
 8004d16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004d18:	4a4d      	ldr	r2, [pc, #308]	; (8004e50 <xTaskIncrementTick+0x154>)
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d120      	bne.n	8004d66 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004d24:	4b4b      	ldr	r3, [pc, #300]	; (8004e54 <xTaskIncrementTick+0x158>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00a      	beq.n	8004d44 <xTaskIncrementTick+0x48>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	603b      	str	r3, [r7, #0]
}
 8004d40:	bf00      	nop
 8004d42:	e7fe      	b.n	8004d42 <xTaskIncrementTick+0x46>
 8004d44:	4b43      	ldr	r3, [pc, #268]	; (8004e54 <xTaskIncrementTick+0x158>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60fb      	str	r3, [r7, #12]
 8004d4a:	4b43      	ldr	r3, [pc, #268]	; (8004e58 <xTaskIncrementTick+0x15c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a41      	ldr	r2, [pc, #260]	; (8004e54 <xTaskIncrementTick+0x158>)
 8004d50:	6013      	str	r3, [r2, #0]
 8004d52:	4a41      	ldr	r2, [pc, #260]	; (8004e58 <xTaskIncrementTick+0x15c>)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6013      	str	r3, [r2, #0]
 8004d58:	4b40      	ldr	r3, [pc, #256]	; (8004e5c <xTaskIncrementTick+0x160>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	4a3f      	ldr	r2, [pc, #252]	; (8004e5c <xTaskIncrementTick+0x160>)
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	f000 fad3 	bl	800530c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004d66:	4b3e      	ldr	r3, [pc, #248]	; (8004e60 <xTaskIncrementTick+0x164>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d34e      	bcc.n	8004e0e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d70:	4b38      	ldr	r3, [pc, #224]	; (8004e54 <xTaskIncrementTick+0x158>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <xTaskIncrementTick+0x82>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e000      	b.n	8004d80 <xTaskIncrementTick+0x84>
 8004d7e:	2300      	movs	r3, #0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d004      	beq.n	8004d8e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d84:	4b36      	ldr	r3, [pc, #216]	; (8004e60 <xTaskIncrementTick+0x164>)
 8004d86:	f04f 32ff 	mov.w	r2, #4294967295
 8004d8a:	601a      	str	r2, [r3, #0]
					break;
 8004d8c:	e03f      	b.n	8004e0e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004d8e:	4b31      	ldr	r3, [pc, #196]	; (8004e54 <xTaskIncrementTick+0x158>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d203      	bcs.n	8004dae <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004da6:	4a2e      	ldr	r2, [pc, #184]	; (8004e60 <xTaskIncrementTick+0x164>)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6013      	str	r3, [r2, #0]
						break;
 8004dac:	e02f      	b.n	8004e0e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	3304      	adds	r3, #4
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fe ffa8 	bl	8003d08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d004      	beq.n	8004dca <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	3318      	adds	r3, #24
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fe ff9f 	bl	8003d08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dce:	4b25      	ldr	r3, [pc, #148]	; (8004e64 <xTaskIncrementTick+0x168>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d903      	bls.n	8004dde <xTaskIncrementTick+0xe2>
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dda:	4a22      	ldr	r2, [pc, #136]	; (8004e64 <xTaskIncrementTick+0x168>)
 8004ddc:	6013      	str	r3, [r2, #0]
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004de2:	4613      	mov	r3, r2
 8004de4:	009b      	lsls	r3, r3, #2
 8004de6:	4413      	add	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4a1f      	ldr	r2, [pc, #124]	; (8004e68 <xTaskIncrementTick+0x16c>)
 8004dec:	441a      	add	r2, r3
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	3304      	adds	r3, #4
 8004df2:	4619      	mov	r1, r3
 8004df4:	4610      	mov	r0, r2
 8004df6:	f7fe ff2c 	bl	8003c52 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfe:	4b1b      	ldr	r3, [pc, #108]	; (8004e6c <xTaskIncrementTick+0x170>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d3b3      	bcc.n	8004d70 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e0c:	e7b0      	b.n	8004d70 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e0e:	4b17      	ldr	r3, [pc, #92]	; (8004e6c <xTaskIncrementTick+0x170>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e14:	4914      	ldr	r1, [pc, #80]	; (8004e68 <xTaskIncrementTick+0x16c>)
 8004e16:	4613      	mov	r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4413      	add	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	440b      	add	r3, r1
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d907      	bls.n	8004e36 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004e26:	2301      	movs	r3, #1
 8004e28:	617b      	str	r3, [r7, #20]
 8004e2a:	e004      	b.n	8004e36 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004e2c:	4b10      	ldr	r3, [pc, #64]	; (8004e70 <xTaskIncrementTick+0x174>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3301      	adds	r3, #1
 8004e32:	4a0f      	ldr	r2, [pc, #60]	; (8004e70 <xTaskIncrementTick+0x174>)
 8004e34:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004e36:	4b0f      	ldr	r3, [pc, #60]	; (8004e74 <xTaskIncrementTick+0x178>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004e42:	697b      	ldr	r3, [r7, #20]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3718      	adds	r7, #24
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	20001138 	.word	0x20001138
 8004e50:	20001114 	.word	0x20001114
 8004e54:	200010c8 	.word	0x200010c8
 8004e58:	200010cc 	.word	0x200010cc
 8004e5c:	20001128 	.word	0x20001128
 8004e60:	20001130 	.word	0x20001130
 8004e64:	20001118 	.word	0x20001118
 8004e68:	20000c40 	.word	0x20000c40
 8004e6c:	20000c3c 	.word	0x20000c3c
 8004e70:	20001120 	.word	0x20001120
 8004e74:	20001124 	.word	0x20001124

08004e78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004e7e:	4b27      	ldr	r3, [pc, #156]	; (8004f1c <vTaskSwitchContext+0xa4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004e86:	4b26      	ldr	r3, [pc, #152]	; (8004f20 <vTaskSwitchContext+0xa8>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004e8c:	e041      	b.n	8004f12 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8004e8e:	4b24      	ldr	r3, [pc, #144]	; (8004f20 <vTaskSwitchContext+0xa8>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004e94:	4b23      	ldr	r3, [pc, #140]	; (8004f24 <vTaskSwitchContext+0xac>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	60fb      	str	r3, [r7, #12]
 8004e9a:	e010      	b.n	8004ebe <vTaskSwitchContext+0x46>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10a      	bne.n	8004eb8 <vTaskSwitchContext+0x40>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	607b      	str	r3, [r7, #4]
}
 8004eb4:	bf00      	nop
 8004eb6:	e7fe      	b.n	8004eb6 <vTaskSwitchContext+0x3e>
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	60fb      	str	r3, [r7, #12]
 8004ebe:	491a      	ldr	r1, [pc, #104]	; (8004f28 <vTaskSwitchContext+0xb0>)
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	440b      	add	r3, r1
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0e4      	beq.n	8004e9c <vTaskSwitchContext+0x24>
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	4413      	add	r3, r2
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4a12      	ldr	r2, [pc, #72]	; (8004f28 <vTaskSwitchContext+0xb0>)
 8004ede:	4413      	add	r3, r2
 8004ee0:	60bb      	str	r3, [r7, #8]
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	605a      	str	r2, [r3, #4]
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	3308      	adds	r3, #8
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d104      	bne.n	8004f02 <vTaskSwitchContext+0x8a>
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	605a      	str	r2, [r3, #4]
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	4a08      	ldr	r2, [pc, #32]	; (8004f2c <vTaskSwitchContext+0xb4>)
 8004f0a:	6013      	str	r3, [r2, #0]
 8004f0c:	4a05      	ldr	r2, [pc, #20]	; (8004f24 <vTaskSwitchContext+0xac>)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6013      	str	r3, [r2, #0]
}
 8004f12:	bf00      	nop
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bc80      	pop	{r7}
 8004f1a:	4770      	bx	lr
 8004f1c:	20001138 	.word	0x20001138
 8004f20:	20001124 	.word	0x20001124
 8004f24:	20001118 	.word	0x20001118
 8004f28:	20000c40 	.word	0x20000c40
 8004f2c:	20000c3c 	.word	0x20000c3c

08004f30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10a      	bne.n	8004f56 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	60fb      	str	r3, [r7, #12]
}
 8004f52:	bf00      	nop
 8004f54:	e7fe      	b.n	8004f54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f56:	4b07      	ldr	r3, [pc, #28]	; (8004f74 <vTaskPlaceOnEventList+0x44>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	3318      	adds	r3, #24
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f7fe fe9a 	bl	8003c98 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004f64:	2101      	movs	r1, #1
 8004f66:	6838      	ldr	r0, [r7, #0]
 8004f68:	f000 fa80 	bl	800546c <prvAddCurrentTaskToDelayedList>
}
 8004f6c:	bf00      	nop
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	20000c3c 	.word	0x20000c3c

08004f78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b086      	sub	sp, #24
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10a      	bne.n	8004fa0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f8e:	f383 8811 	msr	BASEPRI, r3
 8004f92:	f3bf 8f6f 	isb	sy
 8004f96:	f3bf 8f4f 	dsb	sy
 8004f9a:	617b      	str	r3, [r7, #20]
}
 8004f9c:	bf00      	nop
 8004f9e:	e7fe      	b.n	8004f9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fa0:	4b0a      	ldr	r3, [pc, #40]	; (8004fcc <vTaskPlaceOnEventListRestricted+0x54>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3318      	adds	r3, #24
 8004fa6:	4619      	mov	r1, r3
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f7fe fe52 	bl	8003c52 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d002      	beq.n	8004fba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fb8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	68b8      	ldr	r0, [r7, #8]
 8004fbe:	f000 fa55 	bl	800546c <prvAddCurrentTaskToDelayedList>
	}
 8004fc2:	bf00      	nop
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	20000c3c 	.word	0x20000c3c

08004fd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10a      	bne.n	8004ffc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	60fb      	str	r3, [r7, #12]
}
 8004ff8:	bf00      	nop
 8004ffa:	e7fe      	b.n	8004ffa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	3318      	adds	r3, #24
 8005000:	4618      	mov	r0, r3
 8005002:	f7fe fe81 	bl	8003d08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005006:	4b1e      	ldr	r3, [pc, #120]	; (8005080 <xTaskRemoveFromEventList+0xb0>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d11d      	bne.n	800504a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	3304      	adds	r3, #4
 8005012:	4618      	mov	r0, r3
 8005014:	f7fe fe78 	bl	8003d08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <xTaskRemoveFromEventList+0xb4>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	429a      	cmp	r2, r3
 8005022:	d903      	bls.n	800502c <xTaskRemoveFromEventList+0x5c>
 8005024:	693b      	ldr	r3, [r7, #16]
 8005026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005028:	4a16      	ldr	r2, [pc, #88]	; (8005084 <xTaskRemoveFromEventList+0xb4>)
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005030:	4613      	mov	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4a13      	ldr	r2, [pc, #76]	; (8005088 <xTaskRemoveFromEventList+0xb8>)
 800503a:	441a      	add	r2, r3
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	3304      	adds	r3, #4
 8005040:	4619      	mov	r1, r3
 8005042:	4610      	mov	r0, r2
 8005044:	f7fe fe05 	bl	8003c52 <vListInsertEnd>
 8005048:	e005      	b.n	8005056 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	3318      	adds	r3, #24
 800504e:	4619      	mov	r1, r3
 8005050:	480e      	ldr	r0, [pc, #56]	; (800508c <xTaskRemoveFromEventList+0xbc>)
 8005052:	f7fe fdfe 	bl	8003c52 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800505a:	4b0d      	ldr	r3, [pc, #52]	; (8005090 <xTaskRemoveFromEventList+0xc0>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005060:	429a      	cmp	r2, r3
 8005062:	d905      	bls.n	8005070 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005064:	2301      	movs	r3, #1
 8005066:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005068:	4b0a      	ldr	r3, [pc, #40]	; (8005094 <xTaskRemoveFromEventList+0xc4>)
 800506a:	2201      	movs	r2, #1
 800506c:	601a      	str	r2, [r3, #0]
 800506e:	e001      	b.n	8005074 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8005074:	697b      	ldr	r3, [r7, #20]
}
 8005076:	4618      	mov	r0, r3
 8005078:	3718      	adds	r7, #24
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	20001138 	.word	0x20001138
 8005084:	20001118 	.word	0x20001118
 8005088:	20000c40 	.word	0x20000c40
 800508c:	200010d0 	.word	0x200010d0
 8005090:	20000c3c 	.word	0x20000c3c
 8005094:	20001124 	.word	0x20001124

08005098 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050a0:	4b06      	ldr	r3, [pc, #24]	; (80050bc <vTaskInternalSetTimeOutState+0x24>)
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050a8:	4b05      	ldr	r3, [pc, #20]	; (80050c0 <vTaskInternalSetTimeOutState+0x28>)
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	605a      	str	r2, [r3, #4]
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	20001128 	.word	0x20001128
 80050c0:	20001114 	.word	0x20001114

080050c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b088      	sub	sp, #32
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d10a      	bne.n	80050ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	613b      	str	r3, [r7, #16]
}
 80050e6:	bf00      	nop
 80050e8:	e7fe      	b.n	80050e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d10a      	bne.n	8005106 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	60fb      	str	r3, [r7, #12]
}
 8005102:	bf00      	nop
 8005104:	e7fe      	b.n	8005104 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005106:	f000 fe09 	bl	8005d1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800510a:	4b1d      	ldr	r3, [pc, #116]	; (8005180 <xTaskCheckForTimeOut+0xbc>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005122:	d102      	bne.n	800512a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005124:	2300      	movs	r3, #0
 8005126:	61fb      	str	r3, [r7, #28]
 8005128:	e023      	b.n	8005172 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	4b15      	ldr	r3, [pc, #84]	; (8005184 <xTaskCheckForTimeOut+0xc0>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	429a      	cmp	r2, r3
 8005134:	d007      	beq.n	8005146 <xTaskCheckForTimeOut+0x82>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	429a      	cmp	r2, r3
 800513e:	d302      	bcc.n	8005146 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005140:	2301      	movs	r3, #1
 8005142:	61fb      	str	r3, [r7, #28]
 8005144:	e015      	b.n	8005172 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	697a      	ldr	r2, [r7, #20]
 800514c:	429a      	cmp	r2, r3
 800514e:	d20b      	bcs.n	8005168 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	1ad2      	subs	r2, r2, r3
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7ff ff9b 	bl	8005098 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005162:	2300      	movs	r3, #0
 8005164:	61fb      	str	r3, [r7, #28]
 8005166:	e004      	b.n	8005172 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2200      	movs	r2, #0
 800516c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800516e:	2301      	movs	r3, #1
 8005170:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005172:	f000 fe03 	bl	8005d7c <vPortExitCritical>

	return xReturn;
 8005176:	69fb      	ldr	r3, [r7, #28]
}
 8005178:	4618      	mov	r0, r3
 800517a:	3720      	adds	r7, #32
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	20001114 	.word	0x20001114
 8005184:	20001128 	.word	0x20001128

08005188 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800518c:	4b03      	ldr	r3, [pc, #12]	; (800519c <vTaskMissedYield+0x14>)
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]
}
 8005192:	bf00      	nop
 8005194:	46bd      	mov	sp, r7
 8005196:	bc80      	pop	{r7}
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	20001124 	.word	0x20001124

080051a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051a8:	f000 f852 	bl	8005250 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051ac:	4b06      	ldr	r3, [pc, #24]	; (80051c8 <prvIdleTask+0x28>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d9f9      	bls.n	80051a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80051b4:	4b05      	ldr	r3, [pc, #20]	; (80051cc <prvIdleTask+0x2c>)
 80051b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	f3bf 8f4f 	dsb	sy
 80051c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80051c4:	e7f0      	b.n	80051a8 <prvIdleTask+0x8>
 80051c6:	bf00      	nop
 80051c8:	20000c40 	.word	0x20000c40
 80051cc:	e000ed04 	.word	0xe000ed04

080051d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051d6:	2300      	movs	r3, #0
 80051d8:	607b      	str	r3, [r7, #4]
 80051da:	e00c      	b.n	80051f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	4613      	mov	r3, r2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	4413      	add	r3, r2
 80051e4:	009b      	lsls	r3, r3, #2
 80051e6:	4a12      	ldr	r2, [pc, #72]	; (8005230 <prvInitialiseTaskLists+0x60>)
 80051e8:	4413      	add	r3, r2
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7fe fd06 	bl	8003bfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	3301      	adds	r3, #1
 80051f4:	607b      	str	r3, [r7, #4]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b37      	cmp	r3, #55	; 0x37
 80051fa:	d9ef      	bls.n	80051dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80051fc:	480d      	ldr	r0, [pc, #52]	; (8005234 <prvInitialiseTaskLists+0x64>)
 80051fe:	f7fe fcfd 	bl	8003bfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005202:	480d      	ldr	r0, [pc, #52]	; (8005238 <prvInitialiseTaskLists+0x68>)
 8005204:	f7fe fcfa 	bl	8003bfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005208:	480c      	ldr	r0, [pc, #48]	; (800523c <prvInitialiseTaskLists+0x6c>)
 800520a:	f7fe fcf7 	bl	8003bfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800520e:	480c      	ldr	r0, [pc, #48]	; (8005240 <prvInitialiseTaskLists+0x70>)
 8005210:	f7fe fcf4 	bl	8003bfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005214:	480b      	ldr	r0, [pc, #44]	; (8005244 <prvInitialiseTaskLists+0x74>)
 8005216:	f7fe fcf1 	bl	8003bfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800521a:	4b0b      	ldr	r3, [pc, #44]	; (8005248 <prvInitialiseTaskLists+0x78>)
 800521c:	4a05      	ldr	r2, [pc, #20]	; (8005234 <prvInitialiseTaskLists+0x64>)
 800521e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005220:	4b0a      	ldr	r3, [pc, #40]	; (800524c <prvInitialiseTaskLists+0x7c>)
 8005222:	4a05      	ldr	r2, [pc, #20]	; (8005238 <prvInitialiseTaskLists+0x68>)
 8005224:	601a      	str	r2, [r3, #0]
}
 8005226:	bf00      	nop
 8005228:	3708      	adds	r7, #8
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	20000c40 	.word	0x20000c40
 8005234:	200010a0 	.word	0x200010a0
 8005238:	200010b4 	.word	0x200010b4
 800523c:	200010d0 	.word	0x200010d0
 8005240:	200010e4 	.word	0x200010e4
 8005244:	200010fc 	.word	0x200010fc
 8005248:	200010c8 	.word	0x200010c8
 800524c:	200010cc 	.word	0x200010cc

08005250 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005256:	e019      	b.n	800528c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005258:	f000 fd60 	bl	8005d1c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800525c:	4b10      	ldr	r3, [pc, #64]	; (80052a0 <prvCheckTasksWaitingTermination+0x50>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	3304      	adds	r3, #4
 8005268:	4618      	mov	r0, r3
 800526a:	f7fe fd4d 	bl	8003d08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800526e:	4b0d      	ldr	r3, [pc, #52]	; (80052a4 <prvCheckTasksWaitingTermination+0x54>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	3b01      	subs	r3, #1
 8005274:	4a0b      	ldr	r2, [pc, #44]	; (80052a4 <prvCheckTasksWaitingTermination+0x54>)
 8005276:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005278:	4b0b      	ldr	r3, [pc, #44]	; (80052a8 <prvCheckTasksWaitingTermination+0x58>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	3b01      	subs	r3, #1
 800527e:	4a0a      	ldr	r2, [pc, #40]	; (80052a8 <prvCheckTasksWaitingTermination+0x58>)
 8005280:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005282:	f000 fd7b 	bl	8005d7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f810 	bl	80052ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800528c:	4b06      	ldr	r3, [pc, #24]	; (80052a8 <prvCheckTasksWaitingTermination+0x58>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1e1      	bne.n	8005258 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005294:	bf00      	nop
 8005296:	bf00      	nop
 8005298:	3708      	adds	r7, #8
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
 800529e:	bf00      	nop
 80052a0:	200010e4 	.word	0x200010e4
 80052a4:	20001110 	.word	0x20001110
 80052a8:	200010f8 	.word	0x200010f8

080052ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d108      	bne.n	80052d0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c2:	4618      	mov	r0, r3
 80052c4:	f000 feee 	bl	80060a4 <vPortFree>
				vPortFree( pxTCB );
 80052c8:	6878      	ldr	r0, [r7, #4]
 80052ca:	f000 feeb 	bl	80060a4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80052ce:	e018      	b.n	8005302 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d103      	bne.n	80052e2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 fee2 	bl	80060a4 <vPortFree>
	}
 80052e0:	e00f      	b.n	8005302 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d00a      	beq.n	8005302 <prvDeleteTCB+0x56>
	__asm volatile
 80052ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052f0:	f383 8811 	msr	BASEPRI, r3
 80052f4:	f3bf 8f6f 	isb	sy
 80052f8:	f3bf 8f4f 	dsb	sy
 80052fc:	60fb      	str	r3, [r7, #12]
}
 80052fe:	bf00      	nop
 8005300:	e7fe      	b.n	8005300 <prvDeleteTCB+0x54>
	}
 8005302:	bf00      	nop
 8005304:	3710      	adds	r7, #16
 8005306:	46bd      	mov	sp, r7
 8005308:	bd80      	pop	{r7, pc}
	...

0800530c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005312:	4b0e      	ldr	r3, [pc, #56]	; (800534c <prvResetNextTaskUnblockTime+0x40>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <prvResetNextTaskUnblockTime+0x14>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <prvResetNextTaskUnblockTime+0x16>
 8005320:	2300      	movs	r3, #0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d004      	beq.n	8005330 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005326:	4b0a      	ldr	r3, [pc, #40]	; (8005350 <prvResetNextTaskUnblockTime+0x44>)
 8005328:	f04f 32ff 	mov.w	r2, #4294967295
 800532c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800532e:	e008      	b.n	8005342 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005330:	4b06      	ldr	r3, [pc, #24]	; (800534c <prvResetNextTaskUnblockTime+0x40>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	4a04      	ldr	r2, [pc, #16]	; (8005350 <prvResetNextTaskUnblockTime+0x44>)
 8005340:	6013      	str	r3, [r2, #0]
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	bc80      	pop	{r7}
 800534a:	4770      	bx	lr
 800534c:	200010c8 	.word	0x200010c8
 8005350:	20001130 	.word	0x20001130

08005354 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800535a:	4b0b      	ldr	r3, [pc, #44]	; (8005388 <xTaskGetSchedulerState+0x34>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d102      	bne.n	8005368 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005362:	2301      	movs	r3, #1
 8005364:	607b      	str	r3, [r7, #4]
 8005366:	e008      	b.n	800537a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005368:	4b08      	ldr	r3, [pc, #32]	; (800538c <xTaskGetSchedulerState+0x38>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d102      	bne.n	8005376 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005370:	2302      	movs	r3, #2
 8005372:	607b      	str	r3, [r7, #4]
 8005374:	e001      	b.n	800537a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005376:	2300      	movs	r3, #0
 8005378:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800537a:	687b      	ldr	r3, [r7, #4]
	}
 800537c:	4618      	mov	r0, r3
 800537e:	370c      	adds	r7, #12
 8005380:	46bd      	mov	sp, r7
 8005382:	bc80      	pop	{r7}
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	2000111c 	.word	0x2000111c
 800538c:	20001138 	.word	0x20001138

08005390 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005390:	b580      	push	{r7, lr}
 8005392:	b086      	sub	sp, #24
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800539c:	2300      	movs	r3, #0
 800539e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d056      	beq.n	8005454 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80053a6:	4b2e      	ldr	r3, [pc, #184]	; (8005460 <xTaskPriorityDisinherit+0xd0>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d00a      	beq.n	80053c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	60fb      	str	r3, [r7, #12]
}
 80053c2:	bf00      	nop
 80053c4:	e7fe      	b.n	80053c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10a      	bne.n	80053e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80053ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d2:	f383 8811 	msr	BASEPRI, r3
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	60bb      	str	r3, [r7, #8]
}
 80053e0:	bf00      	nop
 80053e2:	e7fe      	b.n	80053e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e8:	1e5a      	subs	r2, r3, #1
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d02c      	beq.n	8005454 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d128      	bne.n	8005454 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	3304      	adds	r3, #4
 8005406:	4618      	mov	r0, r3
 8005408:	f7fe fc7e 	bl	8003d08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005418:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005424:	4b0f      	ldr	r3, [pc, #60]	; (8005464 <xTaskPriorityDisinherit+0xd4>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	429a      	cmp	r2, r3
 800542a:	d903      	bls.n	8005434 <xTaskPriorityDisinherit+0xa4>
 800542c:	693b      	ldr	r3, [r7, #16]
 800542e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005430:	4a0c      	ldr	r2, [pc, #48]	; (8005464 <xTaskPriorityDisinherit+0xd4>)
 8005432:	6013      	str	r3, [r2, #0]
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005438:	4613      	mov	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4a09      	ldr	r2, [pc, #36]	; (8005468 <xTaskPriorityDisinherit+0xd8>)
 8005442:	441a      	add	r2, r3
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	3304      	adds	r3, #4
 8005448:	4619      	mov	r1, r3
 800544a:	4610      	mov	r0, r2
 800544c:	f7fe fc01 	bl	8003c52 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005450:	2301      	movs	r3, #1
 8005452:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005454:	697b      	ldr	r3, [r7, #20]
	}
 8005456:	4618      	mov	r0, r3
 8005458:	3718      	adds	r7, #24
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	20000c3c 	.word	0x20000c3c
 8005464:	20001118 	.word	0x20001118
 8005468:	20000c40 	.word	0x20000c40

0800546c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005476:	4b21      	ldr	r3, [pc, #132]	; (80054fc <prvAddCurrentTaskToDelayedList+0x90>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800547c:	4b20      	ldr	r3, [pc, #128]	; (8005500 <prvAddCurrentTaskToDelayedList+0x94>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3304      	adds	r3, #4
 8005482:	4618      	mov	r0, r3
 8005484:	f7fe fc40 	bl	8003d08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548e:	d10a      	bne.n	80054a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d007      	beq.n	80054a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005496:	4b1a      	ldr	r3, [pc, #104]	; (8005500 <prvAddCurrentTaskToDelayedList+0x94>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	3304      	adds	r3, #4
 800549c:	4619      	mov	r1, r3
 800549e:	4819      	ldr	r0, [pc, #100]	; (8005504 <prvAddCurrentTaskToDelayedList+0x98>)
 80054a0:	f7fe fbd7 	bl	8003c52 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80054a4:	e026      	b.n	80054f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4413      	add	r3, r2
 80054ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80054ae:	4b14      	ldr	r3, [pc, #80]	; (8005500 <prvAddCurrentTaskToDelayedList+0x94>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80054b6:	68ba      	ldr	r2, [r7, #8]
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d209      	bcs.n	80054d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054be:	4b12      	ldr	r3, [pc, #72]	; (8005508 <prvAddCurrentTaskToDelayedList+0x9c>)
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	4b0f      	ldr	r3, [pc, #60]	; (8005500 <prvAddCurrentTaskToDelayedList+0x94>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	3304      	adds	r3, #4
 80054c8:	4619      	mov	r1, r3
 80054ca:	4610      	mov	r0, r2
 80054cc:	f7fe fbe4 	bl	8003c98 <vListInsert>
}
 80054d0:	e010      	b.n	80054f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80054d2:	4b0e      	ldr	r3, [pc, #56]	; (800550c <prvAddCurrentTaskToDelayedList+0xa0>)
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	4b0a      	ldr	r3, [pc, #40]	; (8005500 <prvAddCurrentTaskToDelayedList+0x94>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	3304      	adds	r3, #4
 80054dc:	4619      	mov	r1, r3
 80054de:	4610      	mov	r0, r2
 80054e0:	f7fe fbda 	bl	8003c98 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80054e4:	4b0a      	ldr	r3, [pc, #40]	; (8005510 <prvAddCurrentTaskToDelayedList+0xa4>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68ba      	ldr	r2, [r7, #8]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d202      	bcs.n	80054f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80054ee:	4a08      	ldr	r2, [pc, #32]	; (8005510 <prvAddCurrentTaskToDelayedList+0xa4>)
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	6013      	str	r3, [r2, #0]
}
 80054f4:	bf00      	nop
 80054f6:	3710      	adds	r7, #16
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}
 80054fc:	20001114 	.word	0x20001114
 8005500:	20000c3c 	.word	0x20000c3c
 8005504:	200010fc 	.word	0x200010fc
 8005508:	200010cc 	.word	0x200010cc
 800550c:	200010c8 	.word	0x200010c8
 8005510:	20001130 	.word	0x20001130

08005514 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b08a      	sub	sp, #40	; 0x28
 8005518:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800551a:	2300      	movs	r3, #0
 800551c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800551e:	f000 facb 	bl	8005ab8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005522:	4b1c      	ldr	r3, [pc, #112]	; (8005594 <xTimerCreateTimerTask+0x80>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d021      	beq.n	800556e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800552e:	2300      	movs	r3, #0
 8005530:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005532:	1d3a      	adds	r2, r7, #4
 8005534:	f107 0108 	add.w	r1, r7, #8
 8005538:	f107 030c 	add.w	r3, r7, #12
 800553c:	4618      	mov	r0, r3
 800553e:	f7fe fb43 	bl	8003bc8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005542:	6879      	ldr	r1, [r7, #4]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	68fa      	ldr	r2, [r7, #12]
 8005548:	9202      	str	r2, [sp, #8]
 800554a:	9301      	str	r3, [sp, #4]
 800554c:	2302      	movs	r3, #2
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	2300      	movs	r3, #0
 8005552:	460a      	mov	r2, r1
 8005554:	4910      	ldr	r1, [pc, #64]	; (8005598 <xTimerCreateTimerTask+0x84>)
 8005556:	4811      	ldr	r0, [pc, #68]	; (800559c <xTimerCreateTimerTask+0x88>)
 8005558:	f7ff f8e4 	bl	8004724 <xTaskCreateStatic>
 800555c:	4603      	mov	r3, r0
 800555e:	4a10      	ldr	r2, [pc, #64]	; (80055a0 <xTimerCreateTimerTask+0x8c>)
 8005560:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005562:	4b0f      	ldr	r3, [pc, #60]	; (80055a0 <xTimerCreateTimerTask+0x8c>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800556a:	2301      	movs	r3, #1
 800556c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10a      	bne.n	800558a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005578:	f383 8811 	msr	BASEPRI, r3
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	613b      	str	r3, [r7, #16]
}
 8005586:	bf00      	nop
 8005588:	e7fe      	b.n	8005588 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800558a:	697b      	ldr	r3, [r7, #20]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	2000116c 	.word	0x2000116c
 8005598:	080063c4 	.word	0x080063c4
 800559c:	080056c1 	.word	0x080056c1
 80055a0:	20001170 	.word	0x20001170

080055a4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08a      	sub	sp, #40	; 0x28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
 80055b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80055b2:	2300      	movs	r3, #0
 80055b4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <xTimerGenericCommand+0x2e>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	623b      	str	r3, [r7, #32]
}
 80055ce:	bf00      	nop
 80055d0:	e7fe      	b.n	80055d0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80055d2:	4b1a      	ldr	r3, [pc, #104]	; (800563c <xTimerGenericCommand+0x98>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d02a      	beq.n	8005630 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	2b05      	cmp	r3, #5
 80055ea:	dc18      	bgt.n	800561e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80055ec:	f7ff feb2 	bl	8005354 <xTaskGetSchedulerState>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d109      	bne.n	800560a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80055f6:	4b11      	ldr	r3, [pc, #68]	; (800563c <xTimerGenericCommand+0x98>)
 80055f8:	6818      	ldr	r0, [r3, #0]
 80055fa:	f107 0110 	add.w	r1, r7, #16
 80055fe:	2300      	movs	r3, #0
 8005600:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005602:	f7fe fcad 	bl	8003f60 <xQueueGenericSend>
 8005606:	6278      	str	r0, [r7, #36]	; 0x24
 8005608:	e012      	b.n	8005630 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800560a:	4b0c      	ldr	r3, [pc, #48]	; (800563c <xTimerGenericCommand+0x98>)
 800560c:	6818      	ldr	r0, [r3, #0]
 800560e:	f107 0110 	add.w	r1, r7, #16
 8005612:	2300      	movs	r3, #0
 8005614:	2200      	movs	r2, #0
 8005616:	f7fe fca3 	bl	8003f60 <xQueueGenericSend>
 800561a:	6278      	str	r0, [r7, #36]	; 0x24
 800561c:	e008      	b.n	8005630 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800561e:	4b07      	ldr	r3, [pc, #28]	; (800563c <xTimerGenericCommand+0x98>)
 8005620:	6818      	ldr	r0, [r3, #0]
 8005622:	f107 0110 	add.w	r1, r7, #16
 8005626:	2300      	movs	r3, #0
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	f7fe fd97 	bl	800415c <xQueueGenericSendFromISR>
 800562e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005632:	4618      	mov	r0, r3
 8005634:	3728      	adds	r7, #40	; 0x28
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	2000116c 	.word	0x2000116c

08005640 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af02      	add	r7, sp, #8
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800564a:	4b1c      	ldr	r3, [pc, #112]	; (80056bc <prvProcessExpiredTimer+0x7c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	3304      	adds	r3, #4
 8005658:	4618      	mov	r0, r3
 800565a:	f7fe fb55 	bl	8003d08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d122      	bne.n	80056ac <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	699a      	ldr	r2, [r3, #24]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	18d1      	adds	r1, r2, r3
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	683a      	ldr	r2, [r7, #0]
 8005672:	6978      	ldr	r0, [r7, #20]
 8005674:	f000 f8c8 	bl	8005808 <prvInsertTimerInActiveList>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d016      	beq.n	80056ac <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800567e:	2300      	movs	r3, #0
 8005680:	9300      	str	r3, [sp, #0]
 8005682:	2300      	movs	r3, #0
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	2100      	movs	r1, #0
 8005688:	6978      	ldr	r0, [r7, #20]
 800568a:	f7ff ff8b 	bl	80055a4 <xTimerGenericCommand>
 800568e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d10a      	bne.n	80056ac <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8005696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800569a:	f383 8811 	msr	BASEPRI, r3
 800569e:	f3bf 8f6f 	isb	sy
 80056a2:	f3bf 8f4f 	dsb	sy
 80056a6:	60fb      	str	r3, [r7, #12]
}
 80056a8:	bf00      	nop
 80056aa:	e7fe      	b.n	80056aa <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	6978      	ldr	r0, [r7, #20]
 80056b2:	4798      	blx	r3
}
 80056b4:	bf00      	nop
 80056b6:	3718      	adds	r7, #24
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	20001164 	.word	0x20001164

080056c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b084      	sub	sp, #16
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80056c8:	f107 0308 	add.w	r3, r7, #8
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 f857 	bl	8005780 <prvGetNextExpireTime>
 80056d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	4619      	mov	r1, r3
 80056d8:	68f8      	ldr	r0, [r7, #12]
 80056da:	f000 f803 	bl	80056e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80056de:	f000 f8d5 	bl	800588c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80056e2:	e7f1      	b.n	80056c8 <prvTimerTask+0x8>

080056e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80056ee:	f7ff fa4b 	bl	8004b88 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80056f2:	f107 0308 	add.w	r3, r7, #8
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 f866 	bl	80057c8 <prvSampleTimeNow>
 80056fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d130      	bne.n	8005766 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10a      	bne.n	8005720 <prvProcessTimerOrBlockTask+0x3c>
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	429a      	cmp	r2, r3
 8005710:	d806      	bhi.n	8005720 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005712:	f7ff fa47 	bl	8004ba4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005716:	68f9      	ldr	r1, [r7, #12]
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f7ff ff91 	bl	8005640 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800571e:	e024      	b.n	800576a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d008      	beq.n	8005738 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005726:	4b13      	ldr	r3, [pc, #76]	; (8005774 <prvProcessTimerOrBlockTask+0x90>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	bf0c      	ite	eq
 8005730:	2301      	moveq	r3, #1
 8005732:	2300      	movne	r3, #0
 8005734:	b2db      	uxtb	r3, r3
 8005736:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005738:	4b0f      	ldr	r3, [pc, #60]	; (8005778 <prvProcessTimerOrBlockTask+0x94>)
 800573a:	6818      	ldr	r0, [r3, #0]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	4619      	mov	r1, r3
 8005746:	f7fe ffb9 	bl	80046bc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800574a:	f7ff fa2b 	bl	8004ba4 <xTaskResumeAll>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d10a      	bne.n	800576a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005754:	4b09      	ldr	r3, [pc, #36]	; (800577c <prvProcessTimerOrBlockTask+0x98>)
 8005756:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	f3bf 8f6f 	isb	sy
}
 8005764:	e001      	b.n	800576a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005766:	f7ff fa1d 	bl	8004ba4 <xTaskResumeAll>
}
 800576a:	bf00      	nop
 800576c:	3710      	adds	r7, #16
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}
 8005772:	bf00      	nop
 8005774:	20001168 	.word	0x20001168
 8005778:	2000116c 	.word	0x2000116c
 800577c:	e000ed04 	.word	0xe000ed04

08005780 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005780:	b480      	push	{r7}
 8005782:	b085      	sub	sp, #20
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005788:	4b0e      	ldr	r3, [pc, #56]	; (80057c4 <prvGetNextExpireTime+0x44>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	bf0c      	ite	eq
 8005792:	2301      	moveq	r3, #1
 8005794:	2300      	movne	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	461a      	mov	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d105      	bne.n	80057b2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80057a6:	4b07      	ldr	r3, [pc, #28]	; (80057c4 <prvGetNextExpireTime+0x44>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	60fb      	str	r3, [r7, #12]
 80057b0:	e001      	b.n	80057b6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80057b6:	68fb      	ldr	r3, [r7, #12]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	20001164 	.word	0x20001164

080057c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80057d0:	f7ff fa86 	bl	8004ce0 <xTaskGetTickCount>
 80057d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80057d6:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <prvSampleTimeNow+0x3c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	429a      	cmp	r2, r3
 80057de:	d205      	bcs.n	80057ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80057e0:	f000 f908 	bl	80059f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	601a      	str	r2, [r3, #0]
 80057ea:	e002      	b.n	80057f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80057f2:	4a04      	ldr	r2, [pc, #16]	; (8005804 <prvSampleTimeNow+0x3c>)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80057f8:	68fb      	ldr	r3, [r7, #12]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3710      	adds	r7, #16
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20001174 	.word	0x20001174

08005808 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
 8005814:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	68ba      	ldr	r2, [r7, #8]
 800581e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	429a      	cmp	r2, r3
 800582c:	d812      	bhi.n	8005854 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800582e:	687a      	ldr	r2, [r7, #4]
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	1ad2      	subs	r2, r2, r3
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	699b      	ldr	r3, [r3, #24]
 8005838:	429a      	cmp	r2, r3
 800583a:	d302      	bcc.n	8005842 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800583c:	2301      	movs	r3, #1
 800583e:	617b      	str	r3, [r7, #20]
 8005840:	e01b      	b.n	800587a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005842:	4b10      	ldr	r3, [pc, #64]	; (8005884 <prvInsertTimerInActiveList+0x7c>)
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	3304      	adds	r3, #4
 800584a:	4619      	mov	r1, r3
 800584c:	4610      	mov	r0, r2
 800584e:	f7fe fa23 	bl	8003c98 <vListInsert>
 8005852:	e012      	b.n	800587a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	429a      	cmp	r2, r3
 800585a:	d206      	bcs.n	800586a <prvInsertTimerInActiveList+0x62>
 800585c:	68ba      	ldr	r2, [r7, #8]
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d302      	bcc.n	800586a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005864:	2301      	movs	r3, #1
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e007      	b.n	800587a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800586a:	4b07      	ldr	r3, [pc, #28]	; (8005888 <prvInsertTimerInActiveList+0x80>)
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3304      	adds	r3, #4
 8005872:	4619      	mov	r1, r3
 8005874:	4610      	mov	r0, r2
 8005876:	f7fe fa0f 	bl	8003c98 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800587a:	697b      	ldr	r3, [r7, #20]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3718      	adds	r7, #24
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	20001168 	.word	0x20001168
 8005888:	20001164 	.word	0x20001164

0800588c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b08e      	sub	sp, #56	; 0x38
 8005890:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005892:	e09d      	b.n	80059d0 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	da18      	bge.n	80058cc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800589a:	1d3b      	adds	r3, r7, #4
 800589c:	3304      	adds	r3, #4
 800589e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80058a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10a      	bne.n	80058bc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80058a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058aa:	f383 8811 	msr	BASEPRI, r3
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	61fb      	str	r3, [r7, #28]
}
 80058b8:	bf00      	nop
 80058ba:	e7fe      	b.n	80058ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80058bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058c2:	6850      	ldr	r0, [r2, #4]
 80058c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058c6:	6892      	ldr	r2, [r2, #8]
 80058c8:	4611      	mov	r1, r2
 80058ca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	db7d      	blt.n	80059ce <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80058d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d004      	beq.n	80058e8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e0:	3304      	adds	r3, #4
 80058e2:	4618      	mov	r0, r3
 80058e4:	f7fe fa10 	bl	8003d08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80058e8:	463b      	mov	r3, r7
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff ff6c 	bl	80057c8 <prvSampleTimeNow>
 80058f0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b09      	cmp	r3, #9
 80058f6:	d86b      	bhi.n	80059d0 <prvProcessReceivedCommands+0x144>
 80058f8:	a201      	add	r2, pc, #4	; (adr r2, 8005900 <prvProcessReceivedCommands+0x74>)
 80058fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fe:	bf00      	nop
 8005900:	08005929 	.word	0x08005929
 8005904:	08005929 	.word	0x08005929
 8005908:	08005929 	.word	0x08005929
 800590c:	080059d1 	.word	0x080059d1
 8005910:	08005985 	.word	0x08005985
 8005914:	080059bd 	.word	0x080059bd
 8005918:	08005929 	.word	0x08005929
 800591c:	08005929 	.word	0x08005929
 8005920:	080059d1 	.word	0x080059d1
 8005924:	08005985 	.word	0x08005985
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592c:	699b      	ldr	r3, [r3, #24]
 800592e:	18d1      	adds	r1, r2, r3
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005934:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005936:	f7ff ff67 	bl	8005808 <prvInsertTimerInActiveList>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d047      	beq.n	80059d0 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005944:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005946:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	2b01      	cmp	r3, #1
 800594e:	d13f      	bne.n	80059d0 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	441a      	add	r2, r3
 8005958:	2300      	movs	r3, #0
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	2300      	movs	r3, #0
 800595e:	2100      	movs	r1, #0
 8005960:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005962:	f7ff fe1f 	bl	80055a4 <xTimerGenericCommand>
 8005966:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d130      	bne.n	80059d0 <prvProcessReceivedCommands+0x144>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	61bb      	str	r3, [r7, #24]
}
 8005980:	bf00      	nop
 8005982:	e7fe      	b.n	8005982 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005988:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800598a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10a      	bne.n	80059a8 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8005992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005996:	f383 8811 	msr	BASEPRI, r3
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	617b      	str	r3, [r7, #20]
}
 80059a4:	bf00      	nop
 80059a6:	e7fe      	b.n	80059a6 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80059a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059aa:	699a      	ldr	r2, [r3, #24]
 80059ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ae:	18d1      	adds	r1, r2, r3
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059b6:	f7ff ff27 	bl	8005808 <prvInsertTimerInActiveList>
					break;
 80059ba:	e009      	b.n	80059d0 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80059bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d104      	bne.n	80059d0 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 80059c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059c8:	f000 fb6c 	bl	80060a4 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80059cc:	e000      	b.n	80059d0 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80059ce:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80059d0:	4b07      	ldr	r3, [pc, #28]	; (80059f0 <prvProcessReceivedCommands+0x164>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	1d39      	adds	r1, r7, #4
 80059d6:	2200      	movs	r2, #0
 80059d8:	4618      	mov	r0, r3
 80059da:	f7fe fc57 	bl	800428c <xQueueReceive>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	f47f af57 	bne.w	8005894 <prvProcessReceivedCommands+0x8>
	}
}
 80059e6:	bf00      	nop
 80059e8:	bf00      	nop
 80059ea:	3730      	adds	r7, #48	; 0x30
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	2000116c 	.word	0x2000116c

080059f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b088      	sub	sp, #32
 80059f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80059fa:	e045      	b.n	8005a88 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059fc:	4b2c      	ldr	r3, [pc, #176]	; (8005ab0 <prvSwitchTimerLists+0xbc>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a06:	4b2a      	ldr	r3, [pc, #168]	; (8005ab0 <prvSwitchTimerLists+0xbc>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	3304      	adds	r3, #4
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fe f977 	bl	8003d08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d12e      	bne.n	8005a88 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	4413      	add	r3, r2
 8005a32:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	429a      	cmp	r2, r3
 8005a3a:	d90e      	bls.n	8005a5a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005a48:	4b19      	ldr	r3, [pc, #100]	; (8005ab0 <prvSwitchTimerLists+0xbc>)
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	3304      	adds	r3, #4
 8005a50:	4619      	mov	r1, r3
 8005a52:	4610      	mov	r0, r2
 8005a54:	f7fe f920 	bl	8003c98 <vListInsert>
 8005a58:	e016      	b.n	8005a88 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	2100      	movs	r1, #0
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f7ff fd9d 	bl	80055a4 <xTimerGenericCommand>
 8005a6a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10a      	bne.n	8005a88 <prvSwitchTimerLists+0x94>
	__asm volatile
 8005a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	603b      	str	r3, [r7, #0]
}
 8005a84:	bf00      	nop
 8005a86:	e7fe      	b.n	8005a86 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005a88:	4b09      	ldr	r3, [pc, #36]	; (8005ab0 <prvSwitchTimerLists+0xbc>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1b4      	bne.n	80059fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005a92:	4b07      	ldr	r3, [pc, #28]	; (8005ab0 <prvSwitchTimerLists+0xbc>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005a98:	4b06      	ldr	r3, [pc, #24]	; (8005ab4 <prvSwitchTimerLists+0xc0>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a04      	ldr	r2, [pc, #16]	; (8005ab0 <prvSwitchTimerLists+0xbc>)
 8005a9e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005aa0:	4a04      	ldr	r2, [pc, #16]	; (8005ab4 <prvSwitchTimerLists+0xc0>)
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	6013      	str	r3, [r2, #0]
}
 8005aa6:	bf00      	nop
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20001164 	.word	0x20001164
 8005ab4:	20001168 	.word	0x20001168

08005ab8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005abe:	f000 f92d 	bl	8005d1c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005ac2:	4b15      	ldr	r3, [pc, #84]	; (8005b18 <prvCheckForValidListAndQueue+0x60>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d120      	bne.n	8005b0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005aca:	4814      	ldr	r0, [pc, #80]	; (8005b1c <prvCheckForValidListAndQueue+0x64>)
 8005acc:	f7fe f896 	bl	8003bfc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005ad0:	4813      	ldr	r0, [pc, #76]	; (8005b20 <prvCheckForValidListAndQueue+0x68>)
 8005ad2:	f7fe f893 	bl	8003bfc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005ad6:	4b13      	ldr	r3, [pc, #76]	; (8005b24 <prvCheckForValidListAndQueue+0x6c>)
 8005ad8:	4a10      	ldr	r2, [pc, #64]	; (8005b1c <prvCheckForValidListAndQueue+0x64>)
 8005ada:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005adc:	4b12      	ldr	r3, [pc, #72]	; (8005b28 <prvCheckForValidListAndQueue+0x70>)
 8005ade:	4a10      	ldr	r2, [pc, #64]	; (8005b20 <prvCheckForValidListAndQueue+0x68>)
 8005ae0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	4b11      	ldr	r3, [pc, #68]	; (8005b2c <prvCheckForValidListAndQueue+0x74>)
 8005ae8:	4a11      	ldr	r2, [pc, #68]	; (8005b30 <prvCheckForValidListAndQueue+0x78>)
 8005aea:	2110      	movs	r1, #16
 8005aec:	200a      	movs	r0, #10
 8005aee:	f7fe f99d 	bl	8003e2c <xQueueGenericCreateStatic>
 8005af2:	4603      	mov	r3, r0
 8005af4:	4a08      	ldr	r2, [pc, #32]	; (8005b18 <prvCheckForValidListAndQueue+0x60>)
 8005af6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005af8:	4b07      	ldr	r3, [pc, #28]	; (8005b18 <prvCheckForValidListAndQueue+0x60>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d005      	beq.n	8005b0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005b00:	4b05      	ldr	r3, [pc, #20]	; (8005b18 <prvCheckForValidListAndQueue+0x60>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	490b      	ldr	r1, [pc, #44]	; (8005b34 <prvCheckForValidListAndQueue+0x7c>)
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7fe fdb0 	bl	800466c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005b0c:	f000 f936 	bl	8005d7c <vPortExitCritical>
}
 8005b10:	bf00      	nop
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	2000116c 	.word	0x2000116c
 8005b1c:	2000113c 	.word	0x2000113c
 8005b20:	20001150 	.word	0x20001150
 8005b24:	20001164 	.word	0x20001164
 8005b28:	20001168 	.word	0x20001168
 8005b2c:	20001218 	.word	0x20001218
 8005b30:	20001178 	.word	0x20001178
 8005b34:	080063cc 	.word	0x080063cc

08005b38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b085      	sub	sp, #20
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	3b04      	subs	r3, #4
 8005b48:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005b50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3b04      	subs	r3, #4
 8005b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f023 0201 	bic.w	r2, r3, #1
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	3b04      	subs	r3, #4
 8005b66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b68:	4a08      	ldr	r2, [pc, #32]	; (8005b8c <pxPortInitialiseStack+0x54>)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	3b14      	subs	r3, #20
 8005b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	3b20      	subs	r3, #32
 8005b7e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b80:	68fb      	ldr	r3, [r7, #12]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bc80      	pop	{r7}
 8005b8a:	4770      	bx	lr
 8005b8c:	08005b91 	.word	0x08005b91

08005b90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b90:	b480      	push	{r7}
 8005b92:	b085      	sub	sp, #20
 8005b94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005b96:	2300      	movs	r3, #0
 8005b98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b9a:	4b12      	ldr	r3, [pc, #72]	; (8005be4 <prvTaskExitError+0x54>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba2:	d00a      	beq.n	8005bba <prvTaskExitError+0x2a>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	60fb      	str	r3, [r7, #12]
}
 8005bb6:	bf00      	nop
 8005bb8:	e7fe      	b.n	8005bb8 <prvTaskExitError+0x28>
	__asm volatile
 8005bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbe:	f383 8811 	msr	BASEPRI, r3
 8005bc2:	f3bf 8f6f 	isb	sy
 8005bc6:	f3bf 8f4f 	dsb	sy
 8005bca:	60bb      	str	r3, [r7, #8]
}
 8005bcc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005bce:	bf00      	nop
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d0fc      	beq.n	8005bd0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bd6:	bf00      	nop
 8005bd8:	bf00      	nop
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bc80      	pop	{r7}
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	2000000c 	.word	0x2000000c
	...

08005bf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005bf0:	4b07      	ldr	r3, [pc, #28]	; (8005c10 <pxCurrentTCBConst2>)
 8005bf2:	6819      	ldr	r1, [r3, #0]
 8005bf4:	6808      	ldr	r0, [r1, #0]
 8005bf6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005bfa:	f380 8809 	msr	PSP, r0
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f04f 0000 	mov.w	r0, #0
 8005c06:	f380 8811 	msr	BASEPRI, r0
 8005c0a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005c0e:	4770      	bx	lr

08005c10 <pxCurrentTCBConst2>:
 8005c10:	20000c3c 	.word	0x20000c3c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005c14:	bf00      	nop
 8005c16:	bf00      	nop

08005c18 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005c18:	4806      	ldr	r0, [pc, #24]	; (8005c34 <prvPortStartFirstTask+0x1c>)
 8005c1a:	6800      	ldr	r0, [r0, #0]
 8005c1c:	6800      	ldr	r0, [r0, #0]
 8005c1e:	f380 8808 	msr	MSP, r0
 8005c22:	b662      	cpsie	i
 8005c24:	b661      	cpsie	f
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	f3bf 8f6f 	isb	sy
 8005c2e:	df00      	svc	0
 8005c30:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005c32:	bf00      	nop
 8005c34:	e000ed08 	.word	0xe000ed08

08005c38 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c3e:	4b32      	ldr	r3, [pc, #200]	; (8005d08 <xPortStartScheduler+0xd0>)
 8005c40:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	22ff      	movs	r2, #255	; 0xff
 8005c4e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c58:	78fb      	ldrb	r3, [r7, #3]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005c60:	b2da      	uxtb	r2, r3
 8005c62:	4b2a      	ldr	r3, [pc, #168]	; (8005d0c <xPortStartScheduler+0xd4>)
 8005c64:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005c66:	4b2a      	ldr	r3, [pc, #168]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005c68:	2207      	movs	r2, #7
 8005c6a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c6c:	e009      	b.n	8005c82 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005c6e:	4b28      	ldr	r3, [pc, #160]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	3b01      	subs	r3, #1
 8005c74:	4a26      	ldr	r2, [pc, #152]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005c76:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005c78:	78fb      	ldrb	r3, [r7, #3]
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c82:	78fb      	ldrb	r3, [r7, #3]
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c8a:	2b80      	cmp	r3, #128	; 0x80
 8005c8c:	d0ef      	beq.n	8005c6e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005c8e:	4b20      	ldr	r3, [pc, #128]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f1c3 0307 	rsb	r3, r3, #7
 8005c96:	2b04      	cmp	r3, #4
 8005c98:	d00a      	beq.n	8005cb0 <xPortStartScheduler+0x78>
	__asm volatile
 8005c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9e:	f383 8811 	msr	BASEPRI, r3
 8005ca2:	f3bf 8f6f 	isb	sy
 8005ca6:	f3bf 8f4f 	dsb	sy
 8005caa:	60bb      	str	r3, [r7, #8]
}
 8005cac:	bf00      	nop
 8005cae:	e7fe      	b.n	8005cae <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005cb0:	4b17      	ldr	r3, [pc, #92]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	021b      	lsls	r3, r3, #8
 8005cb6:	4a16      	ldr	r2, [pc, #88]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005cb8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005cba:	4b15      	ldr	r3, [pc, #84]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005cc2:	4a13      	ldr	r2, [pc, #76]	; (8005d10 <xPortStartScheduler+0xd8>)
 8005cc4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005cce:	4b11      	ldr	r3, [pc, #68]	; (8005d14 <xPortStartScheduler+0xdc>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a10      	ldr	r2, [pc, #64]	; (8005d14 <xPortStartScheduler+0xdc>)
 8005cd4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005cd8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005cda:	4b0e      	ldr	r3, [pc, #56]	; (8005d14 <xPortStartScheduler+0xdc>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a0d      	ldr	r2, [pc, #52]	; (8005d14 <xPortStartScheduler+0xdc>)
 8005ce0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005ce4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ce6:	f000 f8b9 	bl	8005e5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005cea:	4b0b      	ldr	r3, [pc, #44]	; (8005d18 <xPortStartScheduler+0xe0>)
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005cf0:	f7ff ff92 	bl	8005c18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005cf4:	f7ff f8c0 	bl	8004e78 <vTaskSwitchContext>
	prvTaskExitError();
 8005cf8:	f7ff ff4a 	bl	8005b90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005cfc:	2300      	movs	r3, #0
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	e000e400 	.word	0xe000e400
 8005d0c:	20001268 	.word	0x20001268
 8005d10:	2000126c 	.word	0x2000126c
 8005d14:	e000ed20 	.word	0xe000ed20
 8005d18:	2000000c 	.word	0x2000000c

08005d1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
	__asm volatile
 8005d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d26:	f383 8811 	msr	BASEPRI, r3
 8005d2a:	f3bf 8f6f 	isb	sy
 8005d2e:	f3bf 8f4f 	dsb	sy
 8005d32:	607b      	str	r3, [r7, #4]
}
 8005d34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005d36:	4b0f      	ldr	r3, [pc, #60]	; (8005d74 <vPortEnterCritical+0x58>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	4a0d      	ldr	r2, [pc, #52]	; (8005d74 <vPortEnterCritical+0x58>)
 8005d3e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d40:	4b0c      	ldr	r3, [pc, #48]	; (8005d74 <vPortEnterCritical+0x58>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d10f      	bne.n	8005d68 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d48:	4b0b      	ldr	r3, [pc, #44]	; (8005d78 <vPortEnterCritical+0x5c>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00a      	beq.n	8005d68 <vPortEnterCritical+0x4c>
	__asm volatile
 8005d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d56:	f383 8811 	msr	BASEPRI, r3
 8005d5a:	f3bf 8f6f 	isb	sy
 8005d5e:	f3bf 8f4f 	dsb	sy
 8005d62:	603b      	str	r3, [r7, #0]
}
 8005d64:	bf00      	nop
 8005d66:	e7fe      	b.n	8005d66 <vPortEnterCritical+0x4a>
	}
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bc80      	pop	{r7}
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	2000000c 	.word	0x2000000c
 8005d78:	e000ed04 	.word	0xe000ed04

08005d7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005d82:	4b11      	ldr	r3, [pc, #68]	; (8005dc8 <vPortExitCritical+0x4c>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10a      	bne.n	8005da0 <vPortExitCritical+0x24>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	607b      	str	r3, [r7, #4]
}
 8005d9c:	bf00      	nop
 8005d9e:	e7fe      	b.n	8005d9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005da0:	4b09      	ldr	r3, [pc, #36]	; (8005dc8 <vPortExitCritical+0x4c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	3b01      	subs	r3, #1
 8005da6:	4a08      	ldr	r2, [pc, #32]	; (8005dc8 <vPortExitCritical+0x4c>)
 8005da8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005daa:	4b07      	ldr	r3, [pc, #28]	; (8005dc8 <vPortExitCritical+0x4c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d105      	bne.n	8005dbe <vPortExitCritical+0x42>
 8005db2:	2300      	movs	r3, #0
 8005db4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	f383 8811 	msr	BASEPRI, r3
}
 8005dbc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005dbe:	bf00      	nop
 8005dc0:	370c      	adds	r7, #12
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bc80      	pop	{r7}
 8005dc6:	4770      	bx	lr
 8005dc8:	2000000c 	.word	0x2000000c
 8005dcc:	00000000 	.word	0x00000000

08005dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005dd0:	f3ef 8009 	mrs	r0, PSP
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	4b0d      	ldr	r3, [pc, #52]	; (8005e10 <pxCurrentTCBConst>)
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005de0:	6010      	str	r0, [r2, #0]
 8005de2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005de6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005dea:	f380 8811 	msr	BASEPRI, r0
 8005dee:	f7ff f843 	bl	8004e78 <vTaskSwitchContext>
 8005df2:	f04f 0000 	mov.w	r0, #0
 8005df6:	f380 8811 	msr	BASEPRI, r0
 8005dfa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005dfe:	6819      	ldr	r1, [r3, #0]
 8005e00:	6808      	ldr	r0, [r1, #0]
 8005e02:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005e06:	f380 8809 	msr	PSP, r0
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	4770      	bx	lr

08005e10 <pxCurrentTCBConst>:
 8005e10:	20000c3c 	.word	0x20000c3c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop

08005e18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b082      	sub	sp, #8
 8005e1c:	af00      	add	r7, sp, #0
	__asm volatile
 8005e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e22:	f383 8811 	msr	BASEPRI, r3
 8005e26:	f3bf 8f6f 	isb	sy
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	607b      	str	r3, [r7, #4]
}
 8005e30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005e32:	f7fe ff63 	bl	8004cfc <xTaskIncrementTick>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d003      	beq.n	8005e44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005e3c:	4b06      	ldr	r3, [pc, #24]	; (8005e58 <xPortSysTickHandler+0x40>)
 8005e3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	2300      	movs	r3, #0
 8005e46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	f383 8811 	msr	BASEPRI, r3
}
 8005e4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005e50:	bf00      	nop
 8005e52:	3708      	adds	r7, #8
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	e000ed04 	.word	0xe000ed04

08005e5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e60:	4b0a      	ldr	r3, [pc, #40]	; (8005e8c <vPortSetupTimerInterrupt+0x30>)
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e66:	4b0a      	ldr	r3, [pc, #40]	; (8005e90 <vPortSetupTimerInterrupt+0x34>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e6c:	4b09      	ldr	r3, [pc, #36]	; (8005e94 <vPortSetupTimerInterrupt+0x38>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a09      	ldr	r2, [pc, #36]	; (8005e98 <vPortSetupTimerInterrupt+0x3c>)
 8005e72:	fba2 2303 	umull	r2, r3, r2, r3
 8005e76:	099b      	lsrs	r3, r3, #6
 8005e78:	4a08      	ldr	r2, [pc, #32]	; (8005e9c <vPortSetupTimerInterrupt+0x40>)
 8005e7a:	3b01      	subs	r3, #1
 8005e7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005e7e:	4b03      	ldr	r3, [pc, #12]	; (8005e8c <vPortSetupTimerInterrupt+0x30>)
 8005e80:	2207      	movs	r2, #7
 8005e82:	601a      	str	r2, [r3, #0]
}
 8005e84:	bf00      	nop
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bc80      	pop	{r7}
 8005e8a:	4770      	bx	lr
 8005e8c:	e000e010 	.word	0xe000e010
 8005e90:	e000e018 	.word	0xe000e018
 8005e94:	20000000 	.word	0x20000000
 8005e98:	10624dd3 	.word	0x10624dd3
 8005e9c:	e000e014 	.word	0xe000e014

08005ea0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005ea6:	f3ef 8305 	mrs	r3, IPSR
 8005eaa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2b0f      	cmp	r3, #15
 8005eb0:	d914      	bls.n	8005edc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005eb2:	4a16      	ldr	r2, [pc, #88]	; (8005f0c <vPortValidateInterruptPriority+0x6c>)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	4413      	add	r3, r2
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005ebc:	4b14      	ldr	r3, [pc, #80]	; (8005f10 <vPortValidateInterruptPriority+0x70>)
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	7afa      	ldrb	r2, [r7, #11]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d20a      	bcs.n	8005edc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8005ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eca:	f383 8811 	msr	BASEPRI, r3
 8005ece:	f3bf 8f6f 	isb	sy
 8005ed2:	f3bf 8f4f 	dsb	sy
 8005ed6:	607b      	str	r3, [r7, #4]
}
 8005ed8:	bf00      	nop
 8005eda:	e7fe      	b.n	8005eda <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005edc:	4b0d      	ldr	r3, [pc, #52]	; (8005f14 <vPortValidateInterruptPriority+0x74>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005ee4:	4b0c      	ldr	r3, [pc, #48]	; (8005f18 <vPortValidateInterruptPriority+0x78>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d90a      	bls.n	8005f02 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8005eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ef0:	f383 8811 	msr	BASEPRI, r3
 8005ef4:	f3bf 8f6f 	isb	sy
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	603b      	str	r3, [r7, #0]
}
 8005efe:	bf00      	nop
 8005f00:	e7fe      	b.n	8005f00 <vPortValidateInterruptPriority+0x60>
	}
 8005f02:	bf00      	nop
 8005f04:	3714      	adds	r7, #20
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bc80      	pop	{r7}
 8005f0a:	4770      	bx	lr
 8005f0c:	e000e3f0 	.word	0xe000e3f0
 8005f10:	20001268 	.word	0x20001268
 8005f14:	e000ed0c 	.word	0xe000ed0c
 8005f18:	2000126c 	.word	0x2000126c

08005f1c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b08a      	sub	sp, #40	; 0x28
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f24:	2300      	movs	r3, #0
 8005f26:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005f28:	f7fe fe2e 	bl	8004b88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005f2c:	4b58      	ldr	r3, [pc, #352]	; (8006090 <pvPortMalloc+0x174>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005f34:	f000 f910 	bl	8006158 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f38:	4b56      	ldr	r3, [pc, #344]	; (8006094 <pvPortMalloc+0x178>)
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4013      	ands	r3, r2
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f040 808e 	bne.w	8006062 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d01d      	beq.n	8005f88 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005f4c:	2208      	movs	r2, #8
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4413      	add	r3, r2
 8005f52:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f003 0307 	and.w	r3, r3, #7
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d014      	beq.n	8005f88 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f023 0307 	bic.w	r3, r3, #7
 8005f64:	3308      	adds	r3, #8
 8005f66:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f003 0307 	and.w	r3, r3, #7
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00a      	beq.n	8005f88 <pvPortMalloc+0x6c>
	__asm volatile
 8005f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f76:	f383 8811 	msr	BASEPRI, r3
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	f3bf 8f4f 	dsb	sy
 8005f82:	617b      	str	r3, [r7, #20]
}
 8005f84:	bf00      	nop
 8005f86:	e7fe      	b.n	8005f86 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d069      	beq.n	8006062 <pvPortMalloc+0x146>
 8005f8e:	4b42      	ldr	r3, [pc, #264]	; (8006098 <pvPortMalloc+0x17c>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	687a      	ldr	r2, [r7, #4]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d864      	bhi.n	8006062 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005f98:	4b40      	ldr	r3, [pc, #256]	; (800609c <pvPortMalloc+0x180>)
 8005f9a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005f9c:	4b3f      	ldr	r3, [pc, #252]	; (800609c <pvPortMalloc+0x180>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005fa2:	e004      	b.n	8005fae <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d903      	bls.n	8005fc0 <pvPortMalloc+0xa4>
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1f1      	bne.n	8005fa4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005fc0:	4b33      	ldr	r3, [pc, #204]	; (8006090 <pvPortMalloc+0x174>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d04b      	beq.n	8006062 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005fca:	6a3b      	ldr	r3, [r7, #32]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2208      	movs	r2, #8
 8005fd0:	4413      	add	r3, r2
 8005fd2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	6a3b      	ldr	r3, [r7, #32]
 8005fda:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	1ad2      	subs	r2, r2, r3
 8005fe4:	2308      	movs	r3, #8
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d91f      	bls.n	800602c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	f003 0307 	and.w	r3, r3, #7
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <pvPortMalloc+0xf8>
	__asm volatile
 8005ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006002:	f383 8811 	msr	BASEPRI, r3
 8006006:	f3bf 8f6f 	isb	sy
 800600a:	f3bf 8f4f 	dsb	sy
 800600e:	613b      	str	r3, [r7, #16]
}
 8006010:	bf00      	nop
 8006012:	e7fe      	b.n	8006012 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006016:	685a      	ldr	r2, [r3, #4]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	1ad2      	subs	r2, r2, r3
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006026:	69b8      	ldr	r0, [r7, #24]
 8006028:	f000 f8f8 	bl	800621c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800602c:	4b1a      	ldr	r3, [pc, #104]	; (8006098 <pvPortMalloc+0x17c>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	4a18      	ldr	r2, [pc, #96]	; (8006098 <pvPortMalloc+0x17c>)
 8006038:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800603a:	4b17      	ldr	r3, [pc, #92]	; (8006098 <pvPortMalloc+0x17c>)
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	4b18      	ldr	r3, [pc, #96]	; (80060a0 <pvPortMalloc+0x184>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	429a      	cmp	r2, r3
 8006044:	d203      	bcs.n	800604e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006046:	4b14      	ldr	r3, [pc, #80]	; (8006098 <pvPortMalloc+0x17c>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a15      	ldr	r2, [pc, #84]	; (80060a0 <pvPortMalloc+0x184>)
 800604c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800604e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006050:	685a      	ldr	r2, [r3, #4]
 8006052:	4b10      	ldr	r3, [pc, #64]	; (8006094 <pvPortMalloc+0x178>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	431a      	orrs	r2, r3
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006062:	f7fe fd9f 	bl	8004ba4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	f003 0307 	and.w	r3, r3, #7
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00a      	beq.n	8006086 <pvPortMalloc+0x16a>
	__asm volatile
 8006070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006074:	f383 8811 	msr	BASEPRI, r3
 8006078:	f3bf 8f6f 	isb	sy
 800607c:	f3bf 8f4f 	dsb	sy
 8006080:	60fb      	str	r3, [r7, #12]
}
 8006082:	bf00      	nop
 8006084:	e7fe      	b.n	8006084 <pvPortMalloc+0x168>
	return pvReturn;
 8006086:	69fb      	ldr	r3, [r7, #28]
}
 8006088:	4618      	mov	r0, r3
 800608a:	3728      	adds	r7, #40	; 0x28
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	20002a30 	.word	0x20002a30
 8006094:	20002a3c 	.word	0x20002a3c
 8006098:	20002a34 	.word	0x20002a34
 800609c:	20002a28 	.word	0x20002a28
 80060a0:	20002a38 	.word	0x20002a38

080060a4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d048      	beq.n	8006148 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80060b6:	2308      	movs	r3, #8
 80060b8:	425b      	negs	r3, r3
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	4413      	add	r3, r2
 80060be:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	685a      	ldr	r2, [r3, #4]
 80060c8:	4b21      	ldr	r3, [pc, #132]	; (8006150 <vPortFree+0xac>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4013      	ands	r3, r2
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d10a      	bne.n	80060e8 <vPortFree+0x44>
	__asm volatile
 80060d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d6:	f383 8811 	msr	BASEPRI, r3
 80060da:	f3bf 8f6f 	isb	sy
 80060de:	f3bf 8f4f 	dsb	sy
 80060e2:	60fb      	str	r3, [r7, #12]
}
 80060e4:	bf00      	nop
 80060e6:	e7fe      	b.n	80060e6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00a      	beq.n	8006106 <vPortFree+0x62>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	60bb      	str	r3, [r7, #8]
}
 8006102:	bf00      	nop
 8006104:	e7fe      	b.n	8006104 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006106:	693b      	ldr	r3, [r7, #16]
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	4b11      	ldr	r3, [pc, #68]	; (8006150 <vPortFree+0xac>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4013      	ands	r3, r2
 8006110:	2b00      	cmp	r3, #0
 8006112:	d019      	beq.n	8006148 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d115      	bne.n	8006148 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	685a      	ldr	r2, [r3, #4]
 8006120:	4b0b      	ldr	r3, [pc, #44]	; (8006150 <vPortFree+0xac>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	43db      	mvns	r3, r3
 8006126:	401a      	ands	r2, r3
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800612c:	f7fe fd2c 	bl	8004b88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	4b07      	ldr	r3, [pc, #28]	; (8006154 <vPortFree+0xb0>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4413      	add	r3, r2
 800613a:	4a06      	ldr	r2, [pc, #24]	; (8006154 <vPortFree+0xb0>)
 800613c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800613e:	6938      	ldr	r0, [r7, #16]
 8006140:	f000 f86c 	bl	800621c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006144:	f7fe fd2e 	bl	8004ba4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006148:	bf00      	nop
 800614a:	3718      	adds	r7, #24
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	20002a3c 	.word	0x20002a3c
 8006154:	20002a34 	.word	0x20002a34

08006158 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800615e:	f241 73b8 	movw	r3, #6072	; 0x17b8
 8006162:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006164:	4b27      	ldr	r3, [pc, #156]	; (8006204 <prvHeapInit+0xac>)
 8006166:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f003 0307 	and.w	r3, r3, #7
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00c      	beq.n	800618c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	3307      	adds	r3, #7
 8006176:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f023 0307 	bic.w	r3, r3, #7
 800617e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	4a1f      	ldr	r2, [pc, #124]	; (8006204 <prvHeapInit+0xac>)
 8006188:	4413      	add	r3, r2
 800618a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006190:	4a1d      	ldr	r2, [pc, #116]	; (8006208 <prvHeapInit+0xb0>)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006196:	4b1c      	ldr	r3, [pc, #112]	; (8006208 <prvHeapInit+0xb0>)
 8006198:	2200      	movs	r2, #0
 800619a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	4413      	add	r3, r2
 80061a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80061a4:	2208      	movs	r2, #8
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	1a9b      	subs	r3, r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f023 0307 	bic.w	r3, r3, #7
 80061b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4a15      	ldr	r2, [pc, #84]	; (800620c <prvHeapInit+0xb4>)
 80061b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80061ba:	4b14      	ldr	r3, [pc, #80]	; (800620c <prvHeapInit+0xb4>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2200      	movs	r2, #0
 80061c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80061c2:	4b12      	ldr	r3, [pc, #72]	; (800620c <prvHeapInit+0xb4>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2200      	movs	r2, #0
 80061c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	1ad2      	subs	r2, r2, r3
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80061d8:	4b0c      	ldr	r3, [pc, #48]	; (800620c <prvHeapInit+0xb4>)
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	4a0a      	ldr	r2, [pc, #40]	; (8006210 <prvHeapInit+0xb8>)
 80061e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	4a09      	ldr	r2, [pc, #36]	; (8006214 <prvHeapInit+0xbc>)
 80061ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80061f0:	4b09      	ldr	r3, [pc, #36]	; (8006218 <prvHeapInit+0xc0>)
 80061f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80061f6:	601a      	str	r2, [r3, #0]
}
 80061f8:	bf00      	nop
 80061fa:	3714      	adds	r7, #20
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bc80      	pop	{r7}
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	20001270 	.word	0x20001270
 8006208:	20002a28 	.word	0x20002a28
 800620c:	20002a30 	.word	0x20002a30
 8006210:	20002a38 	.word	0x20002a38
 8006214:	20002a34 	.word	0x20002a34
 8006218:	20002a3c 	.word	0x20002a3c

0800621c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800621c:	b480      	push	{r7}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006224:	4b27      	ldr	r3, [pc, #156]	; (80062c4 <prvInsertBlockIntoFreeList+0xa8>)
 8006226:	60fb      	str	r3, [r7, #12]
 8006228:	e002      	b.n	8006230 <prvInsertBlockIntoFreeList+0x14>
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	60fb      	str	r3, [r7, #12]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	429a      	cmp	r2, r3
 8006238:	d8f7      	bhi.n	800622a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	4413      	add	r3, r2
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	429a      	cmp	r2, r3
 800624a:	d108      	bne.n	800625e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	685a      	ldr	r2, [r3, #4]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	441a      	add	r2, r3
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	441a      	add	r2, r3
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	429a      	cmp	r2, r3
 8006270:	d118      	bne.n	80062a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	4b14      	ldr	r3, [pc, #80]	; (80062c8 <prvInsertBlockIntoFreeList+0xac>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d00d      	beq.n	800629a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	441a      	add	r2, r3
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	e008      	b.n	80062ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800629a:	4b0b      	ldr	r3, [pc, #44]	; (80062c8 <prvInsertBlockIntoFreeList+0xac>)
 800629c:	681a      	ldr	r2, [r3, #0]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	601a      	str	r2, [r3, #0]
 80062a2:	e003      	b.n	80062ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d002      	beq.n	80062ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062ba:	bf00      	nop
 80062bc:	3714      	adds	r7, #20
 80062be:	46bd      	mov	sp, r7
 80062c0:	bc80      	pop	{r7}
 80062c2:	4770      	bx	lr
 80062c4:	20002a28 	.word	0x20002a28
 80062c8:	20002a30 	.word	0x20002a30

080062cc <__libc_init_array>:
 80062cc:	b570      	push	{r4, r5, r6, lr}
 80062ce:	2600      	movs	r6, #0
 80062d0:	4d0c      	ldr	r5, [pc, #48]	; (8006304 <__libc_init_array+0x38>)
 80062d2:	4c0d      	ldr	r4, [pc, #52]	; (8006308 <__libc_init_array+0x3c>)
 80062d4:	1b64      	subs	r4, r4, r5
 80062d6:	10a4      	asrs	r4, r4, #2
 80062d8:	42a6      	cmp	r6, r4
 80062da:	d109      	bne.n	80062f0 <__libc_init_array+0x24>
 80062dc:	f000 f830 	bl	8006340 <_init>
 80062e0:	2600      	movs	r6, #0
 80062e2:	4d0a      	ldr	r5, [pc, #40]	; (800630c <__libc_init_array+0x40>)
 80062e4:	4c0a      	ldr	r4, [pc, #40]	; (8006310 <__libc_init_array+0x44>)
 80062e6:	1b64      	subs	r4, r4, r5
 80062e8:	10a4      	asrs	r4, r4, #2
 80062ea:	42a6      	cmp	r6, r4
 80062ec:	d105      	bne.n	80062fa <__libc_init_array+0x2e>
 80062ee:	bd70      	pop	{r4, r5, r6, pc}
 80062f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80062f4:	4798      	blx	r3
 80062f6:	3601      	adds	r6, #1
 80062f8:	e7ee      	b.n	80062d8 <__libc_init_array+0xc>
 80062fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80062fe:	4798      	blx	r3
 8006300:	3601      	adds	r6, #1
 8006302:	e7f2      	b.n	80062ea <__libc_init_array+0x1e>
 8006304:	080064fc 	.word	0x080064fc
 8006308:	080064fc 	.word	0x080064fc
 800630c:	080064fc 	.word	0x080064fc
 8006310:	08006500 	.word	0x08006500

08006314 <memcpy>:
 8006314:	440a      	add	r2, r1
 8006316:	4291      	cmp	r1, r2
 8006318:	f100 33ff 	add.w	r3, r0, #4294967295
 800631c:	d100      	bne.n	8006320 <memcpy+0xc>
 800631e:	4770      	bx	lr
 8006320:	b510      	push	{r4, lr}
 8006322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006326:	4291      	cmp	r1, r2
 8006328:	f803 4f01 	strb.w	r4, [r3, #1]!
 800632c:	d1f9      	bne.n	8006322 <memcpy+0xe>
 800632e:	bd10      	pop	{r4, pc}

08006330 <memset>:
 8006330:	4603      	mov	r3, r0
 8006332:	4402      	add	r2, r0
 8006334:	4293      	cmp	r3, r2
 8006336:	d100      	bne.n	800633a <memset+0xa>
 8006338:	4770      	bx	lr
 800633a:	f803 1b01 	strb.w	r1, [r3], #1
 800633e:	e7f9      	b.n	8006334 <memset+0x4>

08006340 <_init>:
 8006340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006342:	bf00      	nop
 8006344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006346:	bc08      	pop	{r3}
 8006348:	469e      	mov	lr, r3
 800634a:	4770      	bx	lr

0800634c <_fini>:
 800634c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800634e:	bf00      	nop
 8006350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006352:	bc08      	pop	{r3}
 8006354:	469e      	mov	lr, r3
 8006356:	4770      	bx	lr
