INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_simple_adder_top -prj simple_adder.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s simple_adder 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/centos_share/Vivado_Tutorials/vivado_hls_tutorials/lesson_1/lesson_1_proj/solution1/sim/verilog/simple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/centos_share/Vivado_Tutorials/vivado_hls_tutorials/lesson_1/lesson_1_proj/solution1/sim/verilog/simple_adder.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simple_adder_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_adder
Compiling module xil_defaultlib.apatb_simple_adder_top
Built simulation snapshot simple_adder
