\hypertarget{classaddress__decoder}{}\section{address\+\_\+decoder Entity Reference}
\label{classaddress__decoder}\index{address\+\_\+decoder@{address\+\_\+decoder}}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classaddress__decoder_a208b4a843c28bfacfc6c74a4276b6bdc}{ieee} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classaddress__decoder_a857dcc5744990407561591d2d5707aa6}{std\+\_\+logic\+\_\+1164}   
\item 
\hyperlink{classaddress__decoder_abad2c79fa67df291d77257264ebeb001}{std\+\_\+logic\+\_\+arith}   
\item 
\hyperlink{classaddress__decoder_a267da23b46488123df8cd107a646dbb5}{std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classaddress__decoder_a437e5699fd8034e3f753abeedaea13f1}{a11}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_acd015df1a3bf79033001ea825f46afb0}{a10}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_a479b78cc93591b44abbb3df1fcc41b1c}{a9}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_ac954cc9f3cb642d4a50e8c9124bf3e0d}{a8}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_a25ffe17e2a2d6a68046cebb718fec50d}{ram\+\_\+cs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_a1a7cd4949de62d9b22d7ac1b2a9efac8}{adc\+\_\+cs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_a8d973d4ad0aa63435f405096541c8968}{oled\+\_\+cs}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classaddress__decoder_a0e038af843b8b3cdf7ddf1968d935a1a}{oled\+\_\+dc}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 7 of file address\+\_\+decoder.\+vhdl.



\subsection{Member Data Documentation}
\index{address\+\_\+decoder@{address\+\_\+decoder}!a10@{a10}}
\index{a10@{a10}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{a10}{a10}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a10} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_acd015df1a3bf79033001ea825f46afb0}{}\label{classaddress__decoder_acd015df1a3bf79033001ea825f46afb0}


Definition at line 10 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!a11@{a11}}
\index{a11@{a11}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{a11}{a11}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a11} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_a437e5699fd8034e3f753abeedaea13f1}{}\label{classaddress__decoder_a437e5699fd8034e3f753abeedaea13f1}


Definition at line 9 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!a8@{a8}}
\index{a8@{a8}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{a8}{a8}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a8} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_ac954cc9f3cb642d4a50e8c9124bf3e0d}{}\label{classaddress__decoder_ac954cc9f3cb642d4a50e8c9124bf3e0d}


Definition at line 12 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!a9@{a9}}
\index{a9@{a9}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{a9}{a9}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf a9} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_a479b78cc93591b44abbb3df1fcc41b1c}{}\label{classaddress__decoder_a479b78cc93591b44abbb3df1fcc41b1c}


Definition at line 11 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!adc\+\_\+cs@{adc\+\_\+cs}}
\index{adc\+\_\+cs@{adc\+\_\+cs}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{adc\+\_\+cs}{adc_cs}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adc\+\_\+cs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_a1a7cd4949de62d9b22d7ac1b2a9efac8}{}\label{classaddress__decoder_a1a7cd4949de62d9b22d7ac1b2a9efac8}


Definition at line 15 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!ieee@{ieee}}
\index{ieee@{ieee}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{ieee}{ieee}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\hypertarget{classaddress__decoder_a208b4a843c28bfacfc6c74a4276b6bdc}{}\label{classaddress__decoder_a208b4a843c28bfacfc6c74a4276b6bdc}


Definition at line 2 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!oled\+\_\+cs@{oled\+\_\+cs}}
\index{oled\+\_\+cs@{oled\+\_\+cs}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{oled\+\_\+cs}{oled_cs}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oled\+\_\+cs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_a8d973d4ad0aa63435f405096541c8968}{}\label{classaddress__decoder_a8d973d4ad0aa63435f405096541c8968}


Definition at line 16 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!oled\+\_\+dc@{oled\+\_\+dc}}
\index{oled\+\_\+dc@{oled\+\_\+dc}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{oled\+\_\+dc}{oled_dc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oled\+\_\+dc} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_a0e038af843b8b3cdf7ddf1968d935a1a}{}\label{classaddress__decoder_a0e038af843b8b3cdf7ddf1968d935a1a}


Definition at line 17 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!ram\+\_\+cs@{ram\+\_\+cs}}
\index{ram\+\_\+cs@{ram\+\_\+cs}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{ram\+\_\+cs}{ram_cs}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ram\+\_\+cs} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classaddress__decoder_a25ffe17e2a2d6a68046cebb718fec50d}{}\label{classaddress__decoder_a25ffe17e2a2d6a68046cebb718fec50d}


Definition at line 14 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std_logic_1164}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\hypertarget{classaddress__decoder_a857dcc5744990407561591d2d5707aa6}{}\label{classaddress__decoder_a857dcc5744990407561591d2d5707aa6}


Definition at line 3 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{std\+\_\+logic\+\_\+arith}{std_logic_arith}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\hypertarget{classaddress__decoder_abad2c79fa67df291d77257264ebeb001}{}\label{classaddress__decoder_abad2c79fa67df291d77257264ebeb001}


Definition at line 4 of file address\+\_\+decoder.\+vhdl.

\index{address\+\_\+decoder@{address\+\_\+decoder}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!address\+\_\+decoder@{address\+\_\+decoder}}
\subsubsection[{\texorpdfstring{std\+\_\+logic\+\_\+unsigned}{std_logic_unsigned}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\hypertarget{classaddress__decoder_a267da23b46488123df8cd107a646dbb5}{}\label{classaddress__decoder_a267da23b46488123df8cd107a646dbb5}


Definition at line 5 of file address\+\_\+decoder.\+vhdl.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Node1/\hyperlink{address__decoder_8vhdl}{address\+\_\+decoder.\+vhdl}\end{DoxyCompactItemize}
