// Seed: 1116697552
module module_0 (
    input  wire  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri   id_4,
    output tri0  id_5
);
  assign id_5 = 1;
  wire id_7 = ({-1, id_0} + id_2);
  assign module_1.id_0 = 0;
  logic id_8;
  logic id_9, id_10;
endmodule
module module_1 #(
    parameter id_2 = 32'd55
) (
    input  tri1 id_0,
    input  wor  id_1,
    output tri1 _id_2,
    output wand id_3,
    input  tri  id_4,
    inout  wand id_5,
    inout  wand id_6
);
  wire id_8;
  wire [id_2  -  -1 : -1] id_9;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_6,
      id_4,
      id_5
  );
endmodule
