================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |      77      | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   6,425      | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   5,619      | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   6,417      | user inline pragmas are applied                                                        |
|               | (4) simplification          |   6,417      | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 325,019 *    | user array partition pragmas are applied                                               |
|               | (2) simplification          |   5,619      | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   5,619      | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   5,619      | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   6,419      | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   5,619      | loop and instruction simplification                                                    |
|               | (2) parallelization         |   5,619      | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   5,619      | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   5,619      | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |  11,225      | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |  11,234      | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
    * - Exceeded design size warning message threshold

* Instructions per Function for each Compilation Phase
+-----------+-------------+--------------+---------------+--------------+-------------+---------------+
| Function  | Location    | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-----------+-------------+--------------+---------------+--------------+-------------+---------------+
| + kernel  | bicg.cpp:63 | 77           | 6,417         | 6,419        | 5,619       | 11,234        |
|    stageS | bicg.cpp:16 | 37           | 3,127         | 3,128        | 2,738       | 3,913         |
|    stageQ | bicg.cpp:41 | 37           | 3,287         | 3,288        | 2,878       | 4,113         |
+-----------+-------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


