$date
	Thu Sep 30 17:15:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_full_adder $end
$scope module UUT $end
$var wire 1 ! Cin $end
$var wire 1 " a $end
$var wire 1 # b $end
$var reg 1 $ Cout $end
$var reg 1 % p $end
$var reg 1 & q $end
$var reg 1 ' sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1'
1%
1"
#2000
0"
1#
#3000
1$
0'
1&
0%
1"
#4000
0$
1'
0&
0"
0#
1!
#5000
1$
0'
1%
1"
#6000
0"
1#
#7000
1'
1&
0%
1"
#8000
